Timing Analyzer report for Bootloader
Thu Dec 16 22:30:02 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 100C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 100C Model Setup Summary
  9. Slow 1200mV 100C Model Hold Summary
 10. Slow 1200mV 100C Model Recovery Summary
 11. Slow 1200mV 100C Model Removal Summary
 12. Slow 1200mV 100C Model Minimum Pulse Width Summary
 13. Slow 1200mV 100C Model Setup: 'PHY_CLK125'
 14. Slow 1200mV 100C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 100C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 100C Model Setup: 'PHY_RX_CLOCK_2'
 17. Slow 1200mV 100C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 100C Model Setup: 'PHY_RX_CLOCK'
 19. Slow 1200mV 100C Model Hold: 'PHY_RX_CLOCK'
 20. Slow 1200mV 100C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 100C Model Hold: 'PHY_RX_CLOCK_2'
 22. Slow 1200mV 100C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 23. Slow 1200mV 100C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 24. Slow 1200mV 100C Model Hold: 'PHY_CLK125'
 25. Slow 1200mV 100C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 100C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 100C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 100C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 29. Slow 1200mV 100C Model Metastability Summary
 30. Slow 1200mV -40C Model Fmax Summary
 31. Slow 1200mV -40C Model Setup Summary
 32. Slow 1200mV -40C Model Hold Summary
 33. Slow 1200mV -40C Model Recovery Summary
 34. Slow 1200mV -40C Model Removal Summary
 35. Slow 1200mV -40C Model Minimum Pulse Width Summary
 36. Slow 1200mV -40C Model Setup: 'PHY_CLK125'
 37. Slow 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 39. Slow 1200mV -40C Model Setup: 'PHY_RX_CLOCK_2'
 40. Slow 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 41. Slow 1200mV -40C Model Setup: 'PHY_RX_CLOCK'
 42. Slow 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 43. Slow 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 44. Slow 1200mV -40C Model Hold: 'PHY_RX_CLOCK_2'
 45. Slow 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 46. Slow 1200mV -40C Model Hold: 'PHY_RX_CLOCK'
 47. Slow 1200mV -40C Model Hold: 'PHY_CLK125'
 48. Slow 1200mV -40C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 49. Slow 1200mV -40C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 50. Slow 1200mV -40C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 51. Slow 1200mV -40C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 52. Slow 1200mV -40C Model Metastability Summary
 53. Fast 1200mV -40C Model Setup Summary
 54. Fast 1200mV -40C Model Hold Summary
 55. Fast 1200mV -40C Model Recovery Summary
 56. Fast 1200mV -40C Model Removal Summary
 57. Fast 1200mV -40C Model Minimum Pulse Width Summary
 58. Fast 1200mV -40C Model Setup: 'PHY_CLK125'
 59. Fast 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 60. Fast 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 61. Fast 1200mV -40C Model Setup: 'PHY_RX_CLOCK_2'
 62. Fast 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 63. Fast 1200mV -40C Model Setup: 'PHY_RX_CLOCK'
 64. Fast 1200mV -40C Model Hold: 'PHY_RX_CLOCK'
 65. Fast 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 66. Fast 1200mV -40C Model Hold: 'PHY_RX_CLOCK_2'
 67. Fast 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'
 68. Fast 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 69. Fast 1200mV -40C Model Hold: 'PHY_CLK125'
 70. Fast 1200mV -40C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 71. Fast 1200mV -40C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 72. Fast 1200mV -40C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 73. Fast 1200mV -40C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 74. Fast 1200mV -40C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv n40c Model)
 79. Signal Integrity Metrics (Slow 1200mv 100c Model)
 80. Signal Integrity Metrics (Fast 1200mv n40c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths Summary
 88. Clock Status Summary
 89. Unconstrained Input Ports
 90. Unconstrained Output Ports
 91. Unconstrained Input Ports
 92. Unconstrained Output Ports
 93. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Bootloader                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29I7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.30        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.9%      ;
;     Processor 3            ;   2.7%      ;
;     Processors 4-16        ;   1.7%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; Bootloader.sdc ; OK     ; Thu Dec 16 22:30:01 2021 ;
+----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master     ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+--------------------------------------------------------+----------------------------------------------------------+
; PHY_CLK125                                           ; Base      ; 8.000   ; 125.0 MHz ; 0.000 ; 4.000   ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                        ; { PHY_CLK125 }                                           ;
; PHY_RX_CLOCK                                         ; Base      ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000  ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                        ; { PHY_RX_CLOCK }                                         ;
; PHY_RX_CLOCK_2                                       ; Base      ; 80.000  ; 12.5 MHz  ; 0.000 ; 40.000  ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                        ; { PHY_RX_CLOCK_2 }                                       ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; PHY_CLK125 ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 80.000  ; 12.5 MHz  ; 0.000 ; 40.000  ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; PHY_CLK125 ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 400.000 ; 2.5 MHz   ; 0.000 ; 200.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; PHY_CLK125 ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[3] } ;
+------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+--------------------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                                                                                 ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 56.59 MHz  ; 40.0 MHz        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin)                ;
; 68.43 MHz  ; 68.43 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 73.81 MHz  ; 73.81 MHz       ; PHY_RX_CLOCK_2                                       ;                                                               ;
; 169.41 MHz ; 169.41 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;                                                               ;
; 257.73 MHz ; 250.0 MHz       ; PHY_RX_CLOCK                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
; 297.62 MHz ; 250.0 MHz       ; PHY_CLK125                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                                          ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PHY_CLK125                                           ; 4.640  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 11.165 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 14.902 ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 33.226 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 35.307 ; 0.000         ;
; PHY_RX_CLOCK                                         ; 36.120 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PHY_RX_CLOCK                                         ; 0.345 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.369 ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 0.394 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.406 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.407 ; 0.000         ;
; PHY_CLK125                                           ; 0.410 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery Summary                                       ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 31.764 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 37.777 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.399  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 41.496 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; PHY_CLK125                                           ; 3.753   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.671   ; 0.000         ;
; PHY_RX_CLOCK                                         ; 19.667  ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 39.674  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.705  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 199.705 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'PHY_CLK125'                                                                    ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 4.640 ; HB_counter[1]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 3.277      ;
; 4.658 ; HB_counter[1]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 3.259      ;
; 4.702 ; HB_counter[2]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 3.215      ;
; 4.774 ; HB_counter[1]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 3.143      ;
; 4.791 ; HB_counter[0]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 3.126      ;
; 4.792 ; HB_counter[1]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 3.125      ;
; 4.821 ; HB_counter[0]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 3.096      ;
; 4.829 ; HB_counter[4]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 3.088      ;
; 4.836 ; HB_counter[2]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 3.081      ;
; 4.852 ; HB_counter[2]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 3.065      ;
; 4.908 ; HB_counter[1]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 3.009      ;
; 4.918 ; HB_counter[3]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.999      ;
; 4.925 ; HB_counter[0]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.992      ;
; 4.926 ; HB_counter[1]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.991      ;
; 4.955 ; HB_counter[0]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.962      ;
; 4.960 ; HB_counter[3]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.957      ;
; 4.963 ; HB_counter[6]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.954      ;
; 4.963 ; HB_counter[4]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.954      ;
; 4.970 ; HB_counter[2]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.947      ;
; 4.979 ; HB_counter[4]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.938      ;
; 4.986 ; HB_counter[2]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.931      ;
; 5.042 ; HB_counter[1]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.875      ;
; 5.052 ; HB_counter[3]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.865      ;
; 5.057 ; HB_counter[5]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.860      ;
; 5.059 ; HB_counter[0]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.858      ;
; 5.060 ; HB_counter[1]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.857      ;
; 5.087 ; HB_counter[5]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.830      ;
; 5.089 ; HB_counter[0]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.828      ;
; 5.094 ; HB_counter[3]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.823      ;
; 5.097 ; HB_counter[6]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.820      ;
; 5.097 ; HB_counter[4]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.820      ;
; 5.103 ; HB_counter[8]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.814      ;
; 5.104 ; HB_counter[2]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.813      ;
; 5.113 ; HB_counter[6]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.804      ;
; 5.113 ; HB_counter[4]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.804      ;
; 5.120 ; HB_counter[2]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.797      ;
; 5.176 ; HB_counter[1]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.741      ;
; 5.186 ; HB_counter[3]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.731      ;
; 5.191 ; HB_counter[7]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.726      ;
; 5.191 ; HB_counter[5]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.726      ;
; 5.193 ; HB_counter[0]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.724      ;
; 5.194 ; HB_counter[1]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.723      ;
; 5.221 ; HB_counter[7]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.696      ;
; 5.221 ; HB_counter[5]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.696      ;
; 5.223 ; HB_counter[0]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.694      ;
; 5.228 ; HB_counter[3]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.689      ;
; 5.231 ; HB_counter[6]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.686      ;
; 5.231 ; HB_counter[4]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.686      ;
; 5.237 ; HB_counter[8]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.680      ;
; 5.238 ; HB_counter[10] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.679      ;
; 5.238 ; HB_counter[2]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.679      ;
; 5.247 ; HB_counter[6]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.670      ;
; 5.247 ; HB_counter[4]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.670      ;
; 5.253 ; HB_counter[8]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.664      ;
; 5.254 ; HB_counter[2]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.663      ;
; 5.310 ; HB_counter[1]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.607      ;
; 5.320 ; HB_counter[3]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.597      ;
; 5.325 ; HB_counter[7]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.592      ;
; 5.325 ; HB_counter[5]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.592      ;
; 5.326 ; HB_counter[9]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.591      ;
; 5.327 ; HB_counter[0]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.590      ;
; 5.328 ; HB_counter[1]  ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.589      ;
; 5.355 ; HB_counter[7]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.562      ;
; 5.355 ; HB_counter[5]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.562      ;
; 5.356 ; HB_counter[9]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.561      ;
; 5.357 ; HB_counter[0]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.560      ;
; 5.362 ; HB_counter[3]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.555      ;
; 5.365 ; HB_counter[6]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.552      ;
; 5.365 ; HB_counter[4]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.552      ;
; 5.371 ; HB_counter[8]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.546      ;
; 5.372 ; HB_counter[10] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.545      ;
; 5.372 ; HB_counter[2]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.545      ;
; 5.373 ; HB_counter[12] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.544      ;
; 5.381 ; HB_counter[6]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.536      ;
; 5.381 ; HB_counter[4]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.536      ;
; 5.387 ; HB_counter[8]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.530      ;
; 5.388 ; HB_counter[10] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.529      ;
; 5.388 ; HB_counter[2]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.529      ;
; 5.444 ; HB_counter[1]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.473      ;
; 5.454 ; HB_counter[3]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.463      ;
; 5.459 ; HB_counter[7]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.458      ;
; 5.459 ; HB_counter[5]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.458      ;
; 5.460 ; HB_counter[9]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.457      ;
; 5.461 ; HB_counter[1]  ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.455      ;
; 5.461 ; HB_counter[11] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.456      ;
; 5.461 ; HB_counter[0]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.456      ;
; 5.489 ; HB_counter[7]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.428      ;
; 5.489 ; HB_counter[5]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.428      ;
; 5.490 ; HB_counter[11] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.427      ;
; 5.490 ; HB_counter[9]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.427      ;
; 5.491 ; HB_counter[0]  ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.426      ;
; 5.496 ; HB_counter[3]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.421      ;
; 5.499 ; HB_counter[6]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.418      ;
; 5.499 ; HB_counter[4]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.418      ;
; 5.500 ; HB_counter[14] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.416      ;
; 5.505 ; HB_counter[8]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.412      ;
; 5.506 ; HB_counter[10] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.411      ;
; 5.506 ; HB_counter[2]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.411      ;
; 5.507 ; HB_counter[12] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.410      ;
; 5.515 ; HB_counter[6]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.081     ; 2.402      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 11.165 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[2]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.232      ; 6.266      ;
; 11.271 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[0]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.232      ; 6.160      ;
; 11.504 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[1]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.232      ; 5.927      ;
; 11.546 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[4] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 5.886      ;
; 11.635 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[5]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.232      ; 5.796      ;
; 11.972 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[6]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.232      ; 5.459      ;
; 12.661 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[3] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 4.771      ;
; 12.962 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 6.900      ;
; 12.964 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 6.898      ;
; 13.005 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 6.857      ;
; 13.007 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 6.855      ;
; 13.053 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 6.809      ;
; 13.055 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 6.807      ;
; 13.129 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 4.303      ;
; 13.159 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.129     ; 6.710      ;
; 13.160 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 6.702      ;
; 13.161 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.129     ; 6.708      ;
; 13.162 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 6.700      ;
; 13.266 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 6.596      ;
; 13.268 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 6.594      ;
; 13.286 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 6.576      ;
; 13.288 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 6.574      ;
; 13.296 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.129     ; 6.573      ;
; 13.298 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.129     ; 6.571      ;
; 13.314 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 6.548      ;
; 13.316 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 6.546      ;
; 13.382 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.129     ; 6.487      ;
; 13.384 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.129     ; 6.485      ;
; 13.394 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.463      ;
; 13.394 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.463      ;
; 13.394 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.463      ;
; 13.394 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.463      ;
; 13.394 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.463      ;
; 13.394 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.463      ;
; 13.434 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.423      ;
; 13.434 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.423      ;
; 13.434 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.423      ;
; 13.434 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.423      ;
; 13.434 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.423      ;
; 13.434 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.423      ;
; 13.436 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.423      ;
; 13.436 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.423      ;
; 13.436 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.423      ;
; 13.436 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.423      ;
; 13.436 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.423      ;
; 13.436 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.423      ;
; 13.436 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.423      ;
; 13.436 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.423      ;
; 13.436 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.423      ;
; 13.436 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.423      ;
; 13.451 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[2] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 3.981      ;
; 13.463 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.129     ; 6.406      ;
; 13.465 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.129     ; 6.404      ;
; 13.485 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.372      ;
; 13.485 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.372      ;
; 13.485 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.372      ;
; 13.485 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.372      ;
; 13.485 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.372      ;
; 13.485 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.372      ;
; 13.488 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.371      ;
; 13.488 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.371      ;
; 13.488 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.371      ;
; 13.488 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.371      ;
; 13.488 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.371      ;
; 13.488 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.371      ;
; 13.488 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.371      ;
; 13.488 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.371      ;
; 13.488 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.371      ;
; 13.488 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.371      ;
; 13.490 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.135     ; 6.373      ;
; 13.492 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.135     ; 6.371      ;
; 13.522 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[1] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 3.910      ;
; 13.527 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.332      ;
; 13.527 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.332      ;
; 13.527 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.332      ;
; 13.527 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.332      ;
; 13.527 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.332      ;
; 13.527 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.332      ;
; 13.527 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.332      ;
; 13.527 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.332      ;
; 13.527 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.332      ;
; 13.527 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 6.332      ;
; 13.550 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.129     ; 6.319      ;
; 13.552 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.129     ; 6.317      ;
; 13.589 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.268      ;
; 13.589 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.268      ;
; 13.589 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.268      ;
; 13.589 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.268      ;
; 13.589 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.268      ;
; 13.589 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 6.268      ;
; 13.591 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 6.273      ;
; 13.591 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 6.273      ;
; 13.591 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 6.273      ;
; 13.591 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 6.273      ;
; 13.591 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 6.273      ;
; 13.591 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 6.273      ;
; 13.633 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.132     ; 6.233      ;
; 13.633 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.132     ; 6.233      ;
; 13.633 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.132     ; 6.233      ;
; 13.633 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.132     ; 6.233      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                      ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.902 ; send_more  ; temp_MAC[42] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 4.863      ;
; 14.902 ; send_more  ; temp_MAC[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 4.863      ;
; 14.902 ; send_more  ; temp_MAC[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 4.863      ;
; 14.902 ; send_more  ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 4.863      ;
; 14.902 ; send_more  ; temp_MAC[41] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 4.863      ;
; 14.902 ; send_more  ; temp_MAC[44] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 4.863      ;
; 14.902 ; send_more  ; temp_MAC[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 4.863      ;
; 14.902 ; send_more  ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.233     ; 4.863      ;
; 14.923 ; send_more  ; temp_MAC[34] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.239     ; 4.836      ;
; 14.923 ; send_more  ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.239     ; 4.836      ;
; 14.923 ; send_more  ; temp_MAC[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.239     ; 4.836      ;
; 14.923 ; send_more  ; temp_MAC[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.239     ; 4.836      ;
; 14.923 ; send_more  ; temp_MAC[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.239     ; 4.836      ;
; 14.923 ; send_more  ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.239     ; 4.836      ;
; 14.923 ; send_more  ; temp_MAC[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.239     ; 4.836      ;
; 14.936 ; send_more  ; temp_MAC[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 4.831      ;
; 14.936 ; send_more  ; temp_MAC[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 4.831      ;
; 14.936 ; send_more  ; temp_MAC[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 4.831      ;
; 14.936 ; send_more  ; temp_MAC[38] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 4.831      ;
; 14.936 ; send_more  ; temp_MAC[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 4.831      ;
; 14.936 ; send_more  ; temp_MAC[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 4.831      ;
; 14.936 ; send_more  ; temp_MAC[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 4.831      ;
; 14.936 ; send_more  ; temp_MAC[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 4.831      ;
; 14.936 ; send_more  ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 4.831      ;
; 14.938 ; send_more  ; temp_MAC[45] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 4.828      ;
; 14.938 ; send_more  ; temp_MAC[37] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 4.828      ;
; 14.938 ; send_more  ; temp_MAC[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 4.828      ;
; 14.938 ; send_more  ; temp_MAC[43] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 4.828      ;
; 14.938 ; send_more  ; temp_MAC[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 4.828      ;
; 14.938 ; send_more  ; temp_MAC[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 4.828      ;
; 14.938 ; send_more  ; temp_MAC[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 4.828      ;
; 14.938 ; send_more  ; temp_MAC[46] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 4.828      ;
; 14.938 ; send_more  ; temp_MAC[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.232     ; 4.828      ;
; 14.944 ; send_more  ; temp_MAC[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.238     ; 4.816      ;
; 14.944 ; send_more  ; temp_MAC[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.238     ; 4.816      ;
; 14.944 ; send_more  ; temp_MAC[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.238     ; 4.816      ;
; 14.944 ; send_more  ; temp_MAC[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.238     ; 4.816      ;
; 14.944 ; send_more  ; temp_MAC[33] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.238     ; 4.816      ;
; 14.944 ; send_more  ; temp_MAC[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.238     ; 4.816      ;
; 14.944 ; send_more  ; temp_MAC[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.238     ; 4.816      ;
; 14.947 ; send_more  ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.236     ; 4.815      ;
; 14.947 ; send_more  ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.236     ; 4.815      ;
; 14.947 ; send_more  ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.236     ; 4.815      ;
; 14.947 ; send_more  ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.236     ; 4.815      ;
; 14.947 ; send_more  ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.236     ; 4.815      ;
; 14.947 ; send_more  ; temp_MAC[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.236     ; 4.815      ;
; 14.947 ; send_more  ; temp_MAC[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.236     ; 4.815      ;
; 14.947 ; send_more  ; temp_MAC[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.236     ; 4.815      ;
; 15.419 ; erase_done ; temp_MAC[42] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.219     ; 4.360      ;
; 15.419 ; erase_done ; temp_MAC[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.219     ; 4.360      ;
; 15.419 ; erase_done ; temp_MAC[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.219     ; 4.360      ;
; 15.419 ; erase_done ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.219     ; 4.360      ;
; 15.419 ; erase_done ; temp_MAC[41] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.219     ; 4.360      ;
; 15.419 ; erase_done ; temp_MAC[44] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.219     ; 4.360      ;
; 15.419 ; erase_done ; temp_MAC[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.219     ; 4.360      ;
; 15.419 ; erase_done ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.219     ; 4.360      ;
; 15.440 ; erase_done ; temp_MAC[34] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.225     ; 4.333      ;
; 15.440 ; erase_done ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.225     ; 4.333      ;
; 15.440 ; erase_done ; temp_MAC[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.225     ; 4.333      ;
; 15.440 ; erase_done ; temp_MAC[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.225     ; 4.333      ;
; 15.440 ; erase_done ; temp_MAC[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.225     ; 4.333      ;
; 15.440 ; erase_done ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.225     ; 4.333      ;
; 15.440 ; erase_done ; temp_MAC[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.225     ; 4.333      ;
; 15.453 ; erase_done ; temp_MAC[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.217     ; 4.328      ;
; 15.453 ; erase_done ; temp_MAC[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.217     ; 4.328      ;
; 15.453 ; erase_done ; temp_MAC[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.217     ; 4.328      ;
; 15.453 ; erase_done ; temp_MAC[38] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.217     ; 4.328      ;
; 15.453 ; erase_done ; temp_MAC[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.217     ; 4.328      ;
; 15.453 ; erase_done ; temp_MAC[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.217     ; 4.328      ;
; 15.453 ; erase_done ; temp_MAC[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.217     ; 4.328      ;
; 15.453 ; erase_done ; temp_MAC[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.217     ; 4.328      ;
; 15.453 ; erase_done ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.217     ; 4.328      ;
; 15.455 ; erase_done ; temp_MAC[45] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.218     ; 4.325      ;
; 15.455 ; erase_done ; temp_MAC[37] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.218     ; 4.325      ;
; 15.455 ; erase_done ; temp_MAC[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.218     ; 4.325      ;
; 15.455 ; erase_done ; temp_MAC[43] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.218     ; 4.325      ;
; 15.455 ; erase_done ; temp_MAC[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.218     ; 4.325      ;
; 15.455 ; erase_done ; temp_MAC[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.218     ; 4.325      ;
; 15.455 ; erase_done ; temp_MAC[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.218     ; 4.325      ;
; 15.455 ; erase_done ; temp_MAC[46] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.218     ; 4.325      ;
; 15.455 ; erase_done ; temp_MAC[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.218     ; 4.325      ;
; 15.461 ; erase_done ; temp_MAC[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.224     ; 4.313      ;
; 15.461 ; erase_done ; temp_MAC[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.224     ; 4.313      ;
; 15.461 ; erase_done ; temp_MAC[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.224     ; 4.313      ;
; 15.461 ; erase_done ; temp_MAC[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.224     ; 4.313      ;
; 15.461 ; erase_done ; temp_MAC[33] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.224     ; 4.313      ;
; 15.461 ; erase_done ; temp_MAC[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.224     ; 4.313      ;
; 15.461 ; erase_done ; temp_MAC[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.224     ; 4.313      ;
; 15.464 ; erase_done ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.222     ; 4.312      ;
; 15.464 ; erase_done ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.222     ; 4.312      ;
; 15.464 ; erase_done ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.222     ; 4.312      ;
; 15.464 ; erase_done ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.222     ; 4.312      ;
; 15.464 ; erase_done ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.222     ; 4.312      ;
; 15.464 ; erase_done ; temp_MAC[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.222     ; 4.312      ;
; 15.464 ; erase_done ; temp_MAC[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.222     ; 4.312      ;
; 15.464 ; erase_done ; temp_MAC[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.222     ; 4.312      ;
; 15.585 ; send_more  ; temp_IP[18]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.248     ; 4.165      ;
; 15.585 ; send_more  ; temp_IP[15]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.248     ; 4.165      ;
; 15.585 ; send_more  ; temp_IP[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.248     ; 4.165      ;
; 15.586 ; send_more  ; temp_IP[20]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.250     ; 4.162      ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'PHY_RX_CLOCK_2'                                                                             ;
+--------+----------------+-----------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-----------------------+----------------+----------------+--------------+------------+------------+
; 33.226 ; PHY_output[51] ; data_match            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.033     ; 6.739      ;
; 33.415 ; PHY_output[51] ; PHY_Rx_state.START    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.033     ; 6.550      ;
; 33.596 ; PHY_output[39] ; IP_to_write[12]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 6.359      ;
; 33.596 ; PHY_output[39] ; IP_to_write[1]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 6.359      ;
; 33.596 ; PHY_output[39] ; IP_to_write[3]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 6.359      ;
; 33.596 ; PHY_output[39] ; IP_to_write[10]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 6.359      ;
; 33.600 ; PHY_output[39] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.040     ; 6.358      ;
; 33.600 ; PHY_output[39] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.040     ; 6.358      ;
; 33.600 ; PHY_output[39] ; IP_to_write[8]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.040     ; 6.358      ;
; 33.600 ; PHY_output[39] ; IP_to_write[13]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.040     ; 6.358      ;
; 33.600 ; PHY_output[39] ; IP_to_write[16]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.040     ; 6.358      ;
; 33.634 ; PHY_output[39] ; IP_to_write[11]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 6.321      ;
; 33.634 ; PHY_output[39] ; IP_to_write[9]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 6.321      ;
; 33.634 ; PHY_output[39] ; IP_to_write[2]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 6.321      ;
; 33.717 ; PHY_output[36] ; IP_to_write[12]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 6.238      ;
; 33.717 ; PHY_output[36] ; IP_to_write[1]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 6.238      ;
; 33.717 ; PHY_output[36] ; IP_to_write[3]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 6.238      ;
; 33.717 ; PHY_output[36] ; IP_to_write[10]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 6.238      ;
; 33.721 ; PHY_output[36] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.040     ; 6.237      ;
; 33.721 ; PHY_output[36] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.040     ; 6.237      ;
; 33.721 ; PHY_output[36] ; IP_to_write[8]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.040     ; 6.237      ;
; 33.721 ; PHY_output[36] ; IP_to_write[13]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.040     ; 6.237      ;
; 33.721 ; PHY_output[36] ; IP_to_write[16]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.040     ; 6.237      ;
; 33.725 ; PHY_output[15] ; data_match            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.027     ; 6.246      ;
; 33.734 ; PHY_output[51] ; PHY_Rx_state.GET_TYPE ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.033     ; 6.231      ;
; 33.742 ; PHY_output[54] ; IP_to_write[12]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.046     ; 6.210      ;
; 33.742 ; PHY_output[54] ; IP_to_write[1]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.046     ; 6.210      ;
; 33.742 ; PHY_output[54] ; IP_to_write[3]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.046     ; 6.210      ;
; 33.742 ; PHY_output[54] ; IP_to_write[10]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.046     ; 6.210      ;
; 33.746 ; PHY_output[54] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 6.209      ;
; 33.746 ; PHY_output[54] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 6.209      ;
; 33.746 ; PHY_output[54] ; IP_to_write[8]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 6.209      ;
; 33.746 ; PHY_output[54] ; IP_to_write[13]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 6.209      ;
; 33.746 ; PHY_output[54] ; IP_to_write[16]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 6.209      ;
; 33.755 ; PHY_output[36] ; IP_to_write[11]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 6.200      ;
; 33.755 ; PHY_output[36] ; IP_to_write[9]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 6.200      ;
; 33.755 ; PHY_output[36] ; IP_to_write[2]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 6.200      ;
; 33.780 ; PHY_output[54] ; IP_to_write[11]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.046     ; 6.172      ;
; 33.780 ; PHY_output[54] ; IP_to_write[9]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.046     ; 6.172      ;
; 33.780 ; PHY_output[54] ; IP_to_write[2]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.046     ; 6.172      ;
; 33.851 ; PHY_output[20] ; data_match            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.021     ; 6.126      ;
; 33.902 ; PHY_output[15] ; PHY_Rx_state.START    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.027     ; 6.069      ;
; 33.904 ; PHY_output[39] ; IP_to_write[23]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.039     ; 6.055      ;
; 33.904 ; PHY_output[39] ; IP_to_write[22]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.039     ; 6.055      ;
; 33.904 ; PHY_output[39] ; IP_to_write[21]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.039     ; 6.055      ;
; 33.904 ; PHY_output[39] ; IP_to_write[19]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.039     ; 6.055      ;
; 33.904 ; PHY_output[39] ; IP_to_write[18]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.039     ; 6.055      ;
; 33.904 ; PHY_output[39] ; IP_to_write[17]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.039     ; 6.055      ;
; 33.904 ; PHY_output[39] ; IP_to_write[4]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.039     ; 6.055      ;
; 33.904 ; PHY_output[39] ; IP_to_write[20]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.039     ; 6.055      ;
; 33.930 ; PHY_output[39] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 6.025      ;
; 33.973 ; PHY_output[53] ; data_match            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.032     ; 5.993      ;
; 33.975 ; PHY_output[39] ; IP_to_write[0]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.037     ; 5.986      ;
; 33.975 ; PHY_output[39] ; IP_to_write[5]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.037     ; 5.986      ;
; 33.975 ; PHY_output[39] ; IP_to_write[14]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.037     ; 5.986      ;
; 33.975 ; PHY_output[39] ; IP_to_write[15]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.037     ; 5.986      ;
; 34.007 ; PHY_output[55] ; IP_to_write[12]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.046     ; 5.945      ;
; 34.007 ; PHY_output[55] ; IP_to_write[1]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.046     ; 5.945      ;
; 34.007 ; PHY_output[55] ; IP_to_write[3]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.046     ; 5.945      ;
; 34.007 ; PHY_output[55] ; IP_to_write[10]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.046     ; 5.945      ;
; 34.020 ; PHY_output[55] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 5.935      ;
; 34.020 ; PHY_output[55] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 5.935      ;
; 34.020 ; PHY_output[55] ; IP_to_write[8]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 5.935      ;
; 34.020 ; PHY_output[55] ; IP_to_write[13]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 5.935      ;
; 34.020 ; PHY_output[55] ; IP_to_write[16]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 5.935      ;
; 34.021 ; PHY_output[54] ; PHY_Rx_state.READIP   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.034     ; 5.943      ;
; 34.022 ; PHY_output[54] ; PHY_Rx_state.READMAC  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.034     ; 5.942      ;
; 34.025 ; PHY_output[54] ; PHY_Rx_state.WRITEIP  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.034     ; 5.939      ;
; 34.025 ; PHY_output[36] ; IP_to_write[23]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.039     ; 5.934      ;
; 34.025 ; PHY_output[36] ; IP_to_write[22]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.039     ; 5.934      ;
; 34.025 ; PHY_output[36] ; IP_to_write[21]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.039     ; 5.934      ;
; 34.025 ; PHY_output[36] ; IP_to_write[19]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.039     ; 5.934      ;
; 34.025 ; PHY_output[36] ; IP_to_write[18]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.039     ; 5.934      ;
; 34.025 ; PHY_output[36] ; IP_to_write[17]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.039     ; 5.934      ;
; 34.025 ; PHY_output[36] ; IP_to_write[4]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.039     ; 5.934      ;
; 34.025 ; PHY_output[36] ; IP_to_write[20]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.039     ; 5.934      ;
; 34.028 ; PHY_output[20] ; PHY_Rx_state.START    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.021     ; 5.949      ;
; 34.031 ; PHY_output[38] ; IP_to_write[12]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 5.924      ;
; 34.031 ; PHY_output[38] ; IP_to_write[1]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 5.924      ;
; 34.031 ; PHY_output[38] ; IP_to_write[3]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 5.924      ;
; 34.031 ; PHY_output[38] ; IP_to_write[10]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 5.924      ;
; 34.032 ; PHY_output[49] ; IP_to_write[12]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.045     ; 5.921      ;
; 34.032 ; PHY_output[49] ; IP_to_write[1]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.045     ; 5.921      ;
; 34.032 ; PHY_output[49] ; IP_to_write[3]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.045     ; 5.921      ;
; 34.032 ; PHY_output[49] ; IP_to_write[10]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.045     ; 5.921      ;
; 34.035 ; PHY_output[38] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.040     ; 5.923      ;
; 34.035 ; PHY_output[38] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.040     ; 5.923      ;
; 34.035 ; PHY_output[38] ; IP_to_write[8]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.040     ; 5.923      ;
; 34.035 ; PHY_output[38] ; IP_to_write[13]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.040     ; 5.923      ;
; 34.035 ; PHY_output[38] ; IP_to_write[16]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.040     ; 5.923      ;
; 34.036 ; PHY_output[49] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.042     ; 5.920      ;
; 34.036 ; PHY_output[49] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.042     ; 5.920      ;
; 34.036 ; PHY_output[49] ; IP_to_write[8]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.042     ; 5.920      ;
; 34.036 ; PHY_output[49] ; IP_to_write[13]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.042     ; 5.920      ;
; 34.036 ; PHY_output[49] ; IP_to_write[16]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.042     ; 5.920      ;
; 34.039 ; PHY_output[39] ; IP_to_write[30]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.037     ; 5.922      ;
; 34.039 ; PHY_output[39] ; IP_to_write[29]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.037     ; 5.922      ;
; 34.039 ; PHY_output[39] ; IP_to_write[25]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.037     ; 5.922      ;
; 34.039 ; PHY_output[39] ; IP_to_write[24]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.037     ; 5.922      ;
; 34.039 ; PHY_output[39] ; IP_to_write[26]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.037     ; 5.922      ;
+--------+----------------+-----------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                           ;
+---------+------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 35.307  ; write_PHY                    ; MDIO:MDIO_inst|preamble[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.234     ; 4.457      ;
; 35.307  ; write_PHY                    ; MDIO:MDIO_inst|preamble[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.234     ; 4.457      ;
; 35.307  ; write_PHY                    ; MDIO:MDIO_inst|preamble[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.234     ; 4.457      ;
; 35.307  ; write_PHY                    ; MDIO:MDIO_inst|preamble[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.234     ; 4.457      ;
; 35.307  ; write_PHY                    ; MDIO:MDIO_inst|preamble[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.234     ; 4.457      ;
; 35.307  ; write_PHY                    ; MDIO:MDIO_inst|preamble[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.234     ; 4.457      ;
; 35.307  ; write_PHY                    ; MDIO:MDIO_inst|preamble[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.234     ; 4.457      ;
; 35.848  ; read_PHY                     ; MDIO:MDIO_inst|preamble2[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.247     ; 3.903      ;
; 35.848  ; read_PHY                     ; MDIO:MDIO_inst|preamble2[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.247     ; 3.903      ;
; 35.848  ; read_PHY                     ; MDIO:MDIO_inst|preamble2[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.247     ; 3.903      ;
; 35.848  ; read_PHY                     ; MDIO:MDIO_inst|preamble2[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.247     ; 3.903      ;
; 35.848  ; read_PHY                     ; MDIO:MDIO_inst|preamble2[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.247     ; 3.903      ;
; 35.848  ; read_PHY                     ; MDIO:MDIO_inst|preamble2[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.247     ; 3.903      ;
; 35.970  ; read_PHY                     ; MDIO:MDIO_inst|address2[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.233     ; 3.795      ;
; 35.971  ; read_PHY                     ; MDIO:MDIO_inst|address2[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.233     ; 3.794      ;
; 36.023  ; read_PHY                     ; MDIO:MDIO_inst|address2[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.233     ; 3.742      ;
; 36.094  ; write_PHY                    ; MDIO:MDIO_inst|address[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.252     ; 3.652      ;
; 36.094  ; write_PHY                    ; MDIO:MDIO_inst|address[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.252     ; 3.652      ;
; 36.126  ; write_PHY                    ; MDIO:MDIO_inst|loop_count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.250     ; 3.622      ;
; 36.126  ; write_PHY                    ; MDIO:MDIO_inst|loop_count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.250     ; 3.622      ;
; 36.126  ; write_PHY                    ; MDIO:MDIO_inst|loop_count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.250     ; 3.622      ;
; 36.126  ; write_PHY                    ; MDIO:MDIO_inst|loop_count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.250     ; 3.622      ;
; 36.126  ; write_PHY                    ; MDIO:MDIO_inst|loop_count[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.250     ; 3.622      ;
; 36.152  ; read_PHY                     ; MDIO:MDIO_inst|read_count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.234     ; 3.612      ;
; 36.152  ; read_PHY                     ; MDIO:MDIO_inst|read_count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.234     ; 3.612      ;
; 36.152  ; read_PHY                     ; MDIO:MDIO_inst|read_count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.234     ; 3.612      ;
; 36.152  ; read_PHY                     ; MDIO:MDIO_inst|read_count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.234     ; 3.612      ;
; 36.152  ; read_PHY                     ; MDIO:MDIO_inst|read_count[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.234     ; 3.612      ;
; 36.234  ; write_PHY                    ; MDIO:MDIO_inst|MDIO            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.250     ; 3.514      ;
; 36.269  ; read_PHY                     ; MDIO:MDIO_inst|temp_address[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.235     ; 3.494      ;
; 36.269  ; read_PHY                     ; MDIO:MDIO_inst|temp_address[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.235     ; 3.494      ;
; 36.269  ; read_PHY                     ; MDIO:MDIO_inst|temp_address[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.235     ; 3.494      ;
; 36.435  ; read_PHY                     ; MDIO:MDIO_inst|temp_address[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.234     ; 3.329      ;
; 36.515  ; read_PHY                     ; MDIO:MDIO_inst|read[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.234     ; 3.249      ;
; 36.564  ; write_PHY                    ; MDIO:MDIO_inst|address[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.252     ; 3.182      ;
; 36.756  ; write_PHY                    ; MDIO:MDIO_inst|write[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.251     ; 2.991      ;
; 37.762  ; write_PHY                    ; MDIO:MDIO_inst|write_done      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.251     ; 1.985      ;
; 37.914  ; read_PHY                     ; MDIO:MDIO_inst|read_done       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.233     ; 1.851      ;
; 37.920  ; read_PHY                     ; MDIO:MDIO_inst|temp_address[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.233     ; 1.845      ;
; 394.097 ; MDIO:MDIO_inst|mask[3]       ; MDIO:MDIO_inst|preamble[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.837      ;
; 394.097 ; MDIO:MDIO_inst|mask[3]       ; MDIO:MDIO_inst|preamble[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.837      ;
; 394.097 ; MDIO:MDIO_inst|mask[3]       ; MDIO:MDIO_inst|preamble[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.837      ;
; 394.097 ; MDIO:MDIO_inst|mask[3]       ; MDIO:MDIO_inst|preamble[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.837      ;
; 394.097 ; MDIO:MDIO_inst|mask[3]       ; MDIO:MDIO_inst|preamble[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.837      ;
; 394.097 ; MDIO:MDIO_inst|mask[3]       ; MDIO:MDIO_inst|preamble[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.837      ;
; 394.097 ; MDIO:MDIO_inst|mask[3]       ; MDIO:MDIO_inst|preamble[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.837      ;
; 394.101 ; MDIO:MDIO_inst|mask[1]       ; MDIO:MDIO_inst|preamble[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.833      ;
; 394.101 ; MDIO:MDIO_inst|mask[1]       ; MDIO:MDIO_inst|preamble[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.833      ;
; 394.101 ; MDIO:MDIO_inst|mask[1]       ; MDIO:MDIO_inst|preamble[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.833      ;
; 394.101 ; MDIO:MDIO_inst|mask[1]       ; MDIO:MDIO_inst|preamble[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.833      ;
; 394.101 ; MDIO:MDIO_inst|mask[1]       ; MDIO:MDIO_inst|preamble[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.833      ;
; 394.101 ; MDIO:MDIO_inst|mask[1]       ; MDIO:MDIO_inst|preamble[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.833      ;
; 394.101 ; MDIO:MDIO_inst|mask[1]       ; MDIO:MDIO_inst|preamble[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.833      ;
; 394.244 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.079     ; 5.675      ;
; 394.244 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.079     ; 5.675      ;
; 394.272 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.083     ; 5.643      ;
; 394.272 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.083     ; 5.643      ;
; 394.272 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.083     ; 5.643      ;
; 394.272 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.083     ; 5.643      ;
; 394.286 ; MDIO:MDIO_inst|mask[2]       ; MDIO:MDIO_inst|preamble[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.648      ;
; 394.286 ; MDIO:MDIO_inst|mask[2]       ; MDIO:MDIO_inst|preamble[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.648      ;
; 394.286 ; MDIO:MDIO_inst|mask[2]       ; MDIO:MDIO_inst|preamble[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.648      ;
; 394.286 ; MDIO:MDIO_inst|mask[2]       ; MDIO:MDIO_inst|preamble[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.648      ;
; 394.286 ; MDIO:MDIO_inst|mask[2]       ; MDIO:MDIO_inst|preamble[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.648      ;
; 394.286 ; MDIO:MDIO_inst|mask[2]       ; MDIO:MDIO_inst|preamble[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.648      ;
; 394.286 ; MDIO:MDIO_inst|mask[2]       ; MDIO:MDIO_inst|preamble[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.648      ;
; 394.304 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 5.613      ;
; 394.304 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 5.613      ;
; 394.304 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 5.613      ;
; 394.304 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 5.613      ;
; 394.304 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 5.613      ;
; 394.304 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 5.613      ;
; 394.304 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 5.613      ;
; 394.304 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 5.613      ;
; 394.304 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 5.613      ;
; 394.304 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 5.613      ;
; 394.304 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.081     ; 5.613      ;
; 394.410 ; MDIO:MDIO_inst|mask[0]       ; MDIO:MDIO_inst|preamble[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.524      ;
; 394.410 ; MDIO:MDIO_inst|mask[0]       ; MDIO:MDIO_inst|preamble[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.524      ;
; 394.410 ; MDIO:MDIO_inst|mask[0]       ; MDIO:MDIO_inst|preamble[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.524      ;
; 394.410 ; MDIO:MDIO_inst|mask[0]       ; MDIO:MDIO_inst|preamble[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.524      ;
; 394.410 ; MDIO:MDIO_inst|mask[0]       ; MDIO:MDIO_inst|preamble[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.524      ;
; 394.410 ; MDIO:MDIO_inst|mask[0]       ; MDIO:MDIO_inst|preamble[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.524      ;
; 394.410 ; MDIO:MDIO_inst|mask[0]       ; MDIO:MDIO_inst|preamble[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.524      ;
; 394.546 ; MDIO:MDIO_inst|loop_count[0] ; MDIO:MDIO_inst|preamble[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.388      ;
; 394.546 ; MDIO:MDIO_inst|loop_count[0] ; MDIO:MDIO_inst|preamble[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.388      ;
; 394.546 ; MDIO:MDIO_inst|loop_count[0] ; MDIO:MDIO_inst|preamble[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.388      ;
; 394.546 ; MDIO:MDIO_inst|loop_count[0] ; MDIO:MDIO_inst|preamble[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.388      ;
; 394.546 ; MDIO:MDIO_inst|loop_count[0] ; MDIO:MDIO_inst|preamble[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.388      ;
; 394.546 ; MDIO:MDIO_inst|loop_count[0] ; MDIO:MDIO_inst|preamble[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.388      ;
; 394.546 ; MDIO:MDIO_inst|loop_count[0] ; MDIO:MDIO_inst|preamble[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.388      ;
; 394.561 ; MDIO:MDIO_inst|loop_count[2] ; MDIO:MDIO_inst|preamble[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.373      ;
; 394.561 ; MDIO:MDIO_inst|loop_count[2] ; MDIO:MDIO_inst|preamble[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.373      ;
; 394.561 ; MDIO:MDIO_inst|loop_count[2] ; MDIO:MDIO_inst|preamble[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.373      ;
; 394.561 ; MDIO:MDIO_inst|loop_count[2] ; MDIO:MDIO_inst|preamble[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.373      ;
; 394.561 ; MDIO:MDIO_inst|loop_count[2] ; MDIO:MDIO_inst|preamble[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.373      ;
; 394.561 ; MDIO:MDIO_inst|loop_count[2] ; MDIO:MDIO_inst|preamble[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.373      ;
; 394.561 ; MDIO:MDIO_inst|loop_count[2] ; MDIO:MDIO_inst|preamble[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.064     ; 5.373      ;
; 394.571 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.083     ; 5.344      ;
; 394.571 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.083     ; 5.344      ;
+---------+------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 36.120 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.069     ; 3.809      ;
; 36.120 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.069     ; 3.809      ;
; 36.120 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.069     ; 3.809      ;
; 36.120 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.069     ; 3.809      ;
; 36.246 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.673      ;
; 36.246 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.673      ;
; 36.246 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.673      ;
; 36.246 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.673      ;
; 36.316 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.603      ;
; 36.316 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.603      ;
; 36.316 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.603      ;
; 36.316 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.603      ;
; 36.353 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.069     ; 3.576      ;
; 36.417 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.502      ;
; 36.417 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.502      ;
; 36.417 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.502      ;
; 36.417 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.502      ;
; 36.467 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.452      ;
; 36.476 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.443      ;
; 36.476 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.443      ;
; 36.476 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.443      ;
; 36.476 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.443      ;
; 36.480 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.439      ;
; 36.480 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.439      ;
; 36.480 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.439      ;
; 36.480 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.439      ;
; 36.549 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.370      ;
; 36.638 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.281      ;
; 36.642 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.277      ;
; 36.642 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.277      ;
; 36.642 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.277      ;
; 36.642 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.277      ;
; 36.658 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.261      ;
; 36.658 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.261      ;
; 36.658 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.261      ;
; 36.658 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.261      ;
; 36.661 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.069     ; 3.268      ;
; 36.661 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.069     ; 3.268      ;
; 36.661 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.069     ; 3.268      ;
; 36.664 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.255      ;
; 36.664 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.255      ;
; 36.664 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.255      ;
; 36.664 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.255      ;
; 36.697 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.222      ;
; 36.703 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.216      ;
; 36.815 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.097      ;
; 36.819 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 3.093      ;
; 36.863 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.056      ;
; 36.879 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.040      ;
; 36.885 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.034      ;
; 36.923 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.996      ;
; 36.923 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.996      ;
; 36.924 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.995      ;
; 36.933 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.986      ;
; 36.933 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.986      ;
; 36.933 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.986      ;
; 36.933 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.986      ;
; 36.954 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.965      ;
; 36.954 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.965      ;
; 36.954 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.965      ;
; 36.954 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.965      ;
; 36.977 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.935      ;
; 36.980 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.939      ;
; 36.980 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.939      ;
; 36.980 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.939      ;
; 36.983 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.929      ;
; 37.018 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.894      ;
; 37.054 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.084     ; 2.860      ;
; 37.058 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.084     ; 2.856      ;
; 37.094 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.825      ;
; 37.094 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.825      ;
; 37.095 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.824      ;
; 37.144 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.775      ;
; 37.144 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.775      ;
; 37.144 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.775      ;
; 37.153 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.766      ;
; 37.153 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.766      ;
; 37.154 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.765      ;
; 37.154 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.765      ;
; 37.175 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 2.744      ;
; 37.175 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.737      ;
; 37.209 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.298      ; 3.128      ;
; 37.209 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.298      ; 3.128      ;
; 37.211 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.304      ; 3.132      ;
; 37.216 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.084     ; 2.698      ;
; 37.222 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.084     ; 2.692      ;
; 37.224 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.298      ; 3.113      ;
; 37.224 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.298      ; 3.113      ;
; 37.224 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.304      ; 3.119      ;
; 37.234 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.687      ;
; 37.234 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.687      ;
; 37.234 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.687      ;
; 37.234 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.687      ;
; 37.234 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.687      ;
; 37.239 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.682      ;
; 37.239 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.682      ;
; 37.239 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.682      ;
; 37.239 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.682      ;
; 37.239 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.077     ; 2.682      ;
; 37.242 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.086     ; 2.670      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.345 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.474      ; 1.042      ;
; 0.348 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.467      ; 1.038      ;
; 0.394 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.467      ; 1.084      ;
; 0.411 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.674      ;
; 0.411 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.674      ;
; 0.411 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.674      ;
; 0.411 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.674      ;
; 0.411 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.674      ;
; 0.427 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.690      ;
; 0.434 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.697      ;
; 0.434 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.697      ;
; 0.441 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.704      ;
; 0.441 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.704      ;
; 0.470 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.733      ;
; 0.574 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.837      ;
; 0.602 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.467      ; 1.292      ;
; 0.603 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.867      ;
; 0.606 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.869      ;
; 0.607 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.870      ;
; 0.609 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.872      ;
; 0.618 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.467      ; 1.308      ;
; 0.621 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.079      ; 0.886      ;
; 0.632 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.895      ;
; 0.636 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.079      ; 0.901      ;
; 0.639 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.079      ; 0.904      ;
; 0.640 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.079      ; 0.905      ;
; 0.683 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.946      ;
; 0.687 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.950      ;
; 0.688 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.951      ;
; 0.694 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.076      ; 0.956      ;
; 0.694 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.957      ;
; 0.696 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.959      ;
; 0.704 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.967      ;
; 0.704 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.967      ;
; 0.713 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.976      ;
; 0.801 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.064      ;
; 0.802 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.065      ;
; 0.802 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.065      ;
; 0.807 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.070      ;
; 0.881 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[1]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.092      ; 1.159      ;
; 0.888 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.467      ; 1.578      ;
; 0.896 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[4]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.092      ; 1.174      ;
; 0.937 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[3]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.092      ; 1.215      ;
; 1.083 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[0]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.092      ; 1.361      ;
; 1.083 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[2]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.092      ; 1.361      ;
; 1.098 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.361      ;
; 1.099 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.079      ; 1.364      ;
; 1.099 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.362      ;
; 1.099 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.362      ;
; 1.240 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.467      ; 1.930      ;
; 1.254 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.467      ; 1.944      ;
; 1.404 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.467      ; 2.094      ;
; 1.404 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.471      ; 2.098      ;
; 1.418 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.467      ; 2.108      ;
; 1.418 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.471      ; 2.112      ;
; 1.519 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.467      ; 2.209      ;
; 1.524 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.467      ; 2.214      ;
; 1.534 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.467      ; 2.224      ;
; 1.678 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.467      ; 2.368      ;
; 1.683 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.467      ; 2.373      ;
; 1.683 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.471      ; 2.377      ;
; 1.688 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.467      ; 2.378      ;
; 1.688 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.471      ; 2.382      ;
; 1.698 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.467      ; 2.388      ;
; 1.698 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.471      ; 2.392      ;
; 1.700 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.467      ; 2.390      ;
; 1.708 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.467      ; 2.398      ;
; 1.720 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.983      ;
; 1.720 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.983      ;
; 1.720 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.983      ;
; 1.720 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.983      ;
; 1.720 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.983      ;
; 1.734 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.997      ;
; 1.734 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.997      ;
; 1.734 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.997      ;
; 1.734 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.997      ;
; 1.734 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.997      ;
; 1.814 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.467      ; 2.504      ;
; 1.842 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.471      ; 2.536      ;
; 1.848 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.075      ; 2.109      ;
; 1.849 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.075      ; 2.110      ;
; 1.849 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.075      ; 2.110      ;
; 1.853 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.467      ; 2.543      ;
; 1.864 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.471      ; 2.558      ;
; 1.866 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.075      ; 2.127      ;
; 1.867 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.075      ; 2.128      ;
; 1.867 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.075      ; 2.128      ;
; 1.872 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.471      ; 2.566      ;
; 1.880 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.069      ; 2.135      ;
; 1.894 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.069      ; 2.149      ;
; 1.978 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.471      ; 2.672      ;
; 1.999 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 2.262      ;
; 1.999 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 2.262      ;
; 1.999 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 2.262      ;
; 1.999 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 2.262      ;
; 1.999 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 2.262      ;
; 2.004 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 2.267      ;
; 2.004 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 2.267      ;
; 2.004 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 2.267      ;
; 2.004 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 2.267      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.369 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.030      ;
; 0.375 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.036      ;
; 0.406 ; Led_control:Control_LED0|LED                                                                                                                                                    ; Led_control:Control_LED0|LED                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.674      ;
; 0.406 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.674      ;
; 0.407 ; Led_flash:Flash_LED3|LED                                                                                                                                                        ; Led_flash:Flash_LED3|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|start_wrpoll_reg                                                                                 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|start_wrpoll_reg                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Led_flash:Flash_LED1|LED                                                                                                                                                        ; Led_flash:Flash_LED1|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_data_state                                                                        ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_data_state                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_pre_data_state                                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_pre_data_state                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_data_state                                                                       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_data_state                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_pre_data_state                                                                   ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_pre_data_state                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_post_data_state                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_post_data_state                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_source_update_state                                                               ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_source_update_state                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_address_state                                                                     ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_address_state                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                 ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_post_state                                                                        ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_post_state                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                            ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                            ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; Led_flash:Flash_LED2|LED                                                                                                                                                        ; Led_flash:Flash_LED2|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                             ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|end_pgwrop_reg                                                                                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|end_pgwrop_reg                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                           ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                  ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Reconfigure:Recon_inst|WriteParam                                                                                                                                               ; Reconfigure:Recon_inst|WriteParam                                                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                           ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_source_update_state                                                              ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_source_update_state                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; write                                                                                                                                                                           ; write                                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; state[2]                                                                                                                                                                        ; state[2]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; state[3]                                                                                                                                                                        ; state[3]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; sector_erase                                                                                                                                                                    ; sector_erase                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; send_more                                                                                                                                                                       ; send_more                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|ncs_reg                                                                                          ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|ncs_reg                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                            ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                            ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; shift_bytes                                                                                                                                                                     ; shift_bytes                                                                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; write_enable                                                                                                                                                                    ; write_enable                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; erase_done                                                                                                                                                                      ; erase_done                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; erase_ACK                                                                                                                                                                       ; erase_ACK                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; state[0]                                                                                                                                                                        ; state[0]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; state[1]                                                                                                                                                                        ; state[1]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; rdreq                                                                                                                                                                           ; rdreq                                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; Led_flash:Flash_LED6|LED                                                                                                                                                        ; Led_flash:Flash_LED6|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; Led_flash:Flash_LED4|LED                                                                                                                                                        ; Led_flash:Flash_LED4|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.674      ;
; 0.411 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe1                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe1                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.678      ;
; 0.411 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.678      ;
; 0.411 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.678      ;
; 0.412 ; Reconfigure:Recon_inst|ConfigState[0]                                                                                                                                           ; Reconfigure:Recon_inst|ConfigState[0]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.678      ;
; 0.412 ; PHY_state.00001                                                                                                                                                                 ; PHY_state.00001                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.678      ;
; 0.412 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.678      ;
; 0.428 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.697      ;
; 0.430 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[16]                                                                                     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[17]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|start_wrpoll_reg                                                                                 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|start_wrpoll_reg2                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[3]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[6]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[1]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[2]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.697      ;
; 0.434 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[4]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.699      ;
; 0.434 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[0]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.699      ;
; 0.448 ; byte_count[8]                                                                                                                                                                   ; byte_count[8]                                                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.713      ;
; 0.454 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.722      ;
; 0.456 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[0]                                                                                 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[1]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.722      ;
; 0.457 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[3]                                                                                 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[4]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.723      ;
; 0.458 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.725      ;
; 0.458 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.725      ;
; 0.462 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[2]                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.729      ;
; 0.486 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~portb_address_reg0                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.372      ; 1.081      ;
; 0.499 ; Reconfigure:Recon_inst|ConfigState[4]                                                                                                                                           ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.765      ;
; 0.552 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.820      ;
; 0.554 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.822      ;
; 0.556 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[8]                                                                                      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[9]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.823      ;
; 0.556 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[27]                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[26]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.823      ;
; 0.556 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[4]                                                                              ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.823      ;
; 0.557 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[17]                                                                                     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[18]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.824      ;
; 0.557 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[25]                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[24]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.824      ;
; 0.557 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[20]                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[19]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.824      ;
; 0.557 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe2a1[0]                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe2a0[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.824      ;
; 0.558 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[11]                                                                                     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[12]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.825      ;
; 0.558 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[24]                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[23]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.825      ;
; 0.558 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[8]                                                                              ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.825      ;
; 0.558 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[6]                                                                              ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.825      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'PHY_RX_CLOCK_2'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.394 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[0]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.447      ; 1.064      ;
; 0.399 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[1]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.447      ; 1.069      ;
; 0.408 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; send_IP                                                                                                                                                         ; send_IP                                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; PHY_Rx_state.START                                                                                                                                              ; PHY_Rx_state.START                                                                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; erase                                                                                                                                                           ; erase                                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; write_IP                                                                                                                                                        ; write_IP                                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; send_MAC                                                                                                                                                        ; send_MAC                                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.674      ;
; 0.410 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.674      ;
; 0.410 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.674      ;
; 0.411 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.077      ; 0.674      ;
; 0.411 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.077      ; 0.674      ;
; 0.411 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.077      ; 0.674      ;
; 0.425 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.691      ;
; 0.432 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.698      ;
; 0.433 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.365      ; 1.021      ;
; 0.434 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.698      ;
; 0.436 ; PHY_output[60]                                                                                                                                                  ; PHY_output[68]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; PHY_output[101]                                                                                                                                                 ; PHY_output[109]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; PHY_output[96]                                                                                                                                                  ; PHY_output[104]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; PHY_output[103]                                                                                                                                                 ; PHY_output[111]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; PHY_output[91]                                                                                                                                                  ; PHY_output[99]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; PHY_output[93]                                                                                                                                                  ; PHY_output[101]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; PHY_output[88]                                                                                                                                                  ; PHY_output[96]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; PHY_output[59]                                                                                                                                                  ; PHY_output[67]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; PHY_output[57]                                                                                                                                                  ; PHY_output[65]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; PHY_output[100]                                                                                                                                                 ; PHY_output[108]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; PHY_output[102]                                                                                                                                                 ; PHY_output[110]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; PHY_output[94]                                                                                                                                                  ; PHY_output[102]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; PHY_output[99]                                                                                                                                                  ; PHY_output[107]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; PHY_output[95]                                                                                                                                                  ; PHY_output[103]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; PHY_output[97]                                                                                                                                                  ; PHY_output[105]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; PHY_output[13]                                                                                                                                                  ; PHY_output[21]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.704      ;
; 0.440 ; PHY_output[45]                                                                                                                                                  ; PHY_output[53]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.706      ;
; 0.440 ; PHY_output[40]                                                                                                                                                  ; PHY_output[48]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.706      ;
; 0.441 ; PHY_output[89]                                                                                                                                                  ; PHY_output[97]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.706      ;
; 0.443 ; PHY_output[98]                                                                                                                                                  ; PHY_output[106]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.708      ;
; 0.443 ; PHY_output[90]                                                                                                                                                  ; PHY_output[98]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.708      ;
; 0.444 ; PHY_output[61]                                                                                                                                                  ; PHY_output[69]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.710      ;
; 0.446 ; PHY_output[48]                                                                                                                                                  ; PHY_output[56]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.712      ;
; 0.449 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.715      ;
; 0.452 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[0]                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[8]                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.719      ;
; 0.455 ; PHY_output[83]                                                                                                                                                  ; PHY_output[91]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.721      ;
; 0.455 ; PHY_output[87]                                                                                                                                                  ; PHY_output[95]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.721      ;
; 0.455 ; PHY_output[79]                                                                                                                                                  ; PHY_output[87]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.721      ;
; 0.455 ; PHY_output[12]                                                                                                                                                  ; PHY_output[20]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.720      ;
; 0.456 ; PHY_output[75]                                                                                                                                                  ; PHY_output[83]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.722      ;
; 0.456 ; PHY_output[80]                                                                                                                                                  ; PHY_output[88]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.722      ;
; 0.456 ; PHY_output[1]                                                                                                                                                   ; PHY_output[9]                                                                                                                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.721      ;
; 0.456 ; PHY_output[7]                                                                                                                                                   ; PHY_output[15]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.722      ;
; 0.456 ; PHY_output[10]                                                                                                                                                  ; PHY_output[18]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.721      ;
; 0.457 ; PHY_output[70]                                                                                                                                                  ; PHY_output[78]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.723      ;
; 0.457 ; PHY_output[85]                                                                                                                                                  ; PHY_output[93]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.723      ;
; 0.457 ; PHY_output[65]                                                                                                                                                  ; PHY_output[73]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.723      ;
; 0.457 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.721      ;
; 0.460 ; PHY_Rx_state.READIP                                                                                                                                             ; send_IP                                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.725      ;
; 0.462 ; PHY_output[28]                                                                                                                                                  ; PHY_output[36]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.728      ;
; 0.462 ; PHY_Rx_state.READIP                                                                                                                                             ; read_IP                                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.727      ;
; 0.463 ; PHY_output[36]                                                                                                                                                  ; PHY_output[44]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.729      ;
; 0.463 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.381      ; 1.067      ;
; 0.464 ; PHY_output[14]                                                                                                                                                  ; PHY_output[22]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.729      ;
; 0.464 ; PHY_output[26]                                                                                                                                                  ; PHY_output[34]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.730      ;
; 0.466 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[6]                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.732      ;
; 0.467 ; PHY_output[6]                                                                                                                                                   ; PHY_output[14]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.732      ;
; 0.481 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[2]                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.747      ;
; 0.547 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.813      ;
; 0.550 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.814      ;
; 0.553 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.819      ;
; 0.559 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.825      ;
; 0.559 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.825      ;
; 0.579 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.843      ;
; 0.586 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.852      ;
; 0.596 ; PHY_output[58]                                                                                                                                                  ; PHY_output[66]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.862      ;
; 0.599 ; PHY_output[92]                                                                                                                                                  ; PHY_output[100]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.865      ;
; 0.601 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|rdptr_g[0]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.865      ;
; 0.602 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.868      ;
; 0.603 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.869      ;
; 0.603 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.869      ;
; 0.605 ; PHY_output[8]                                                                                                                                                   ; PHY_output[16]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.870      ;
; 0.606 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.872      ;
; 0.606 ; PHY_output[50]                                                                                                                                                  ; PHY_output[58]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.872      ;
; 0.608 ; PHY_output[43]                                                                                                                                                  ; PHY_output[51]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.875      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                  ;
+-------+-------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.406 ; MDIO:MDIO_inst|read[2]                    ; MDIO:MDIO_inst|read[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.674      ;
; 0.407 ; MDIO:MDIO_inst|temp_address[0]            ; MDIO:MDIO_inst|temp_address[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; MDIO:MDIO_inst|MDIO                       ; MDIO:MDIO_inst|MDIO                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; MDIO:MDIO_inst|read_done                  ; MDIO:MDIO_inst|read_done                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; MDIO:MDIO_inst|address2[0]                ; MDIO:MDIO_inst|address2[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; MDIO:MDIO_inst|address2[1]                ; MDIO:MDIO_inst|address2[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; MDIO:MDIO_inst|address2[2]                ; MDIO:MDIO_inst|address2[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; MDIO:MDIO_inst|write[1]                   ; MDIO:MDIO_inst|write[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; MDIO:MDIO_inst|address[2]                 ; MDIO:MDIO_inst|address[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; MDIO:MDIO_inst|address[1]                 ; MDIO:MDIO_inst|address[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; MDIO:MDIO_inst|address[0]                 ; MDIO:MDIO_inst|address[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; MDIO:MDIO_inst|write[2]                   ; MDIO:MDIO_inst|write[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; EEPROM:EEPROM_inst|EEPROM_write[0]        ; EEPROM:EEPROM_inst|EEPROM_write[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; EEPROM:EEPROM_inst|SCK                    ; EEPROM:EEPROM_inst|SCK                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; EEPROM:EEPROM_inst|IP_write_done          ; EEPROM:EEPROM_inst|IP_write_done          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; EEPROM:EEPROM_inst|IP_flag                ; EEPROM:EEPROM_inst|IP_flag                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; EEPROM:EEPROM_inst|IP_ready               ; EEPROM:EEPROM_inst|IP_ready               ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; EEPROM:EEPROM_inst|MAC_ready              ; EEPROM:EEPROM_inst|MAC_ready              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; MDIO:MDIO_inst|MDIO2                      ; MDIO:MDIO_inst|MDIO2                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; MDIO:MDIO_inst|read[1]                    ; MDIO:MDIO_inst|read[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; MDIO:MDIO_inst|write[3]                   ; MDIO:MDIO_inst|write[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; EEPROM:EEPROM_inst|EEPROM[3]              ; EEPROM:EEPROM_inst|EEPROM[3]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.674      ;
; 0.411 ; MDIO:MDIO_inst|read[0]                    ; MDIO:MDIO_inst|read[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.678      ;
; 0.429 ; EEPROM:EEPROM_inst|EEPROM_read[7]         ; EEPROM:EEPROM_inst|EEPROM_read[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; MDIO:MDIO_inst|preamble[6]                ; MDIO:MDIO_inst|preamble[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; MDIO:MDIO_inst|loop_count[4]              ; MDIO:MDIO_inst|loop_count[4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; EEPROM:EEPROM_inst|EEPROM_read[9]         ; EEPROM:EEPROM_inst|EEPROM_read[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; EEPROM:EEPROM_inst|EEPROM_read[1]         ; EEPROM:EEPROM_inst|EEPROM_read[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; EEPROM:EEPROM_inst|EEPROM_write[6]        ; EEPROM:EEPROM_inst|EEPROM_write[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; MDIO:MDIO_inst|temp_address[2]            ; MDIO:MDIO_inst|temp_address[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; MDIO:MDIO_inst|preamble2[5]               ; MDIO:MDIO_inst|preamble2[5]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; MDIO:MDIO_inst|address[1]                 ; MDIO:MDIO_inst|address[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; EEPROM:EEPROM_inst|EEPROM_read[11]        ; EEPROM:EEPROM_inst|EEPROM_read[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; EEPROM:EEPROM_inst|EEPROM_read[10]        ; EEPROM:EEPROM_inst|EEPROM_read[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; EEPROM:EEPROM_inst|EEPROM_read[8]         ; EEPROM:EEPROM_inst|EEPROM_read[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; EEPROM:EEPROM_inst|EEPROM_write[45]       ; EEPROM:EEPROM_inst|EEPROM_write[46]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; EEPROM:EEPROM_inst|EEPROM_write[30]       ; EEPROM:EEPROM_inst|EEPROM_write[31]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; EEPROM:EEPROM_inst|EEPROM_write[7]        ; EEPROM:EEPROM_inst|EEPROM_write[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; EEPROM:EEPROM_inst|EEPROM_write[4]        ; EEPROM:EEPROM_inst|EEPROM_write[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; MDIO:MDIO_inst|temp_reg_data[4]           ; MDIO:MDIO_inst|temp_reg_data[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; EEPROM:EEPROM_inst|EEPROM_read[14]        ; EEPROM:EEPROM_inst|EEPROM_read[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.699      ;
; 0.432 ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; EEPROM:EEPROM_inst|EEPROM_write[46]       ; EEPROM:EEPROM_inst|EEPROM_write[47]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; EEPROM:EEPROM_inst|EEPROM_write[42]       ; EEPROM:EEPROM_inst|EEPROM_write[43]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; EEPROM:EEPROM_inst|EEPROM_write[33]       ; EEPROM:EEPROM_inst|EEPROM_write[34]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; EEPROM:EEPROM_inst|EEPROM_write[27]       ; EEPROM:EEPROM_inst|EEPROM_write[28]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.699      ;
; 0.432 ; EEPROM:EEPROM_inst|EEPROM_write[19]       ; EEPROM:EEPROM_inst|EEPROM_write[20]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; MDIO:MDIO_inst|temp_reg_data[2]           ; MDIO:MDIO_inst|temp_reg_data[3]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; MDIO:MDIO_inst|temp_reg_data[0]           ; MDIO:MDIO_inst|temp_reg_data[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.698      ;
; 0.433 ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.699      ;
; 0.433 ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.699      ;
; 0.433 ; EEPROM:EEPROM_inst|EEPROM_write[41]       ; EEPROM:EEPROM_inst|EEPROM_write[42]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; EEPROM:EEPROM_inst|EEPROM_write[39]       ; EEPROM:EEPROM_inst|EEPROM_write[40]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; EEPROM:EEPROM_inst|EEPROM_write[38]       ; EEPROM:EEPROM_inst|EEPROM_write[39]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; EEPROM:EEPROM_inst|EEPROM_write[37]       ; EEPROM:EEPROM_inst|EEPROM_write[38]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; EEPROM:EEPROM_inst|EEPROM_write[36]       ; EEPROM:EEPROM_inst|EEPROM_write[37]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; EEPROM:EEPROM_inst|EEPROM_write[5]        ; EEPROM:EEPROM_inst|EEPROM_write[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.699      ;
; 0.434 ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.700      ;
; 0.434 ; EEPROM:EEPROM_inst|EEPROM_write[44]       ; EEPROM:EEPROM_inst|EEPROM_write[45]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.700      ;
; 0.434 ; EEPROM:EEPROM_inst|EEPROM_write[35]       ; EEPROM:EEPROM_inst|EEPROM_write[36]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.699      ;
; 0.434 ; EEPROM:EEPROM_inst|EEPROM_write[15]       ; EEPROM:EEPROM_inst|EEPROM_write[16]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.699      ;
; 0.434 ; EEPROM:EEPROM_inst|EEPROM_write[14]       ; EEPROM:EEPROM_inst|EEPROM_write[15]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.699      ;
; 0.435 ; EEPROM:EEPROM_inst|EEPROM_write[9]        ; EEPROM:EEPROM_inst|EEPROM_write[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.701      ;
; 0.436 ; EEPROM:EEPROM_inst|This_MAC[37]           ; EEPROM:EEPROM_inst|This_MAC[38]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; EEPROM:EEPROM_inst|This_MAC[7]            ; EEPROM:EEPROM_inst|This_MAC[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; EEPROM:EEPROM_inst|This_MAC[41]           ; EEPROM:EEPROM_inst|This_MAC[42]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; EEPROM:EEPROM_inst|This_MAC[42]           ; EEPROM:EEPROM_inst|This_MAC[43]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; EEPROM:EEPROM_inst|This_MAC[32]           ; EEPROM:EEPROM_inst|This_MAC[33]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; EEPROM:EEPROM_inst|This_MAC[18]           ; EEPROM:EEPROM_inst|This_MAC[19]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; EEPROM:EEPROM_inst|This_MAC[11]           ; EEPROM:EEPROM_inst|This_MAC[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; EEPROM:EEPROM_inst|This_MAC[1]            ; EEPROM:EEPROM_inst|This_MAC[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; MDIO:MDIO_inst|temp_reg_data[5]           ; MDIO:MDIO_inst|temp_reg_data[6]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.705      ;
; 0.440 ; EEPROM:EEPROM_inst|This_MAC[44]           ; EEPROM:EEPROM_inst|This_MAC[45]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.706      ;
; 0.440 ; EEPROM:EEPROM_inst|This_MAC[29]           ; EEPROM:EEPROM_inst|This_MAC[30]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.706      ;
; 0.440 ; EEPROM:EEPROM_inst|This_MAC[24]           ; EEPROM:EEPROM_inst|This_MAC[25]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.706      ;
; 0.440 ; EEPROM:EEPROM_inst|This_MAC[22]           ; EEPROM:EEPROM_inst|This_MAC[23]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.706      ;
; 0.440 ; EEPROM:EEPROM_inst|This_MAC[15]           ; EEPROM:EEPROM_inst|This_MAC[16]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.706      ;
; 0.440 ; EEPROM:EEPROM_inst|This_MAC[13]           ; EEPROM:EEPROM_inst|This_MAC[14]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.706      ;
; 0.440 ; EEPROM:EEPROM_inst|This_MAC[10]           ; EEPROM:EEPROM_inst|This_MAC[11]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.706      ;
; 0.440 ; EEPROM:EEPROM_inst|This_MAC[6]            ; EEPROM:EEPROM_inst|This_MAC[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.706      ;
; 0.440 ; EEPROM:EEPROM_inst|This_IP[12]            ; EEPROM:EEPROM_inst|This_IP[13]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.705      ;
; 0.440 ; EEPROM:EEPROM_inst|This_IP[7]             ; EEPROM:EEPROM_inst|This_IP[8]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.705      ;
; 0.440 ; MDIO:MDIO_inst|temp_reg_data[5]           ; MDIO:MDIO_inst|register_data[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.706      ;
; 0.441 ; EEPROM:EEPROM_inst|This_MAC[27]           ; EEPROM:EEPROM_inst|This_MAC[28]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.707      ;
; 0.441 ; EEPROM:EEPROM_inst|This_IP[4]             ; EEPROM:EEPROM_inst|This_IP[5]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.706      ;
; 0.454 ; EEPROM:EEPROM_inst|This_MAC[38]           ; EEPROM:EEPROM_inst|This_MAC[39]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.720      ;
; 0.455 ; EEPROM:EEPROM_inst|This_MAC[4]            ; EEPROM:EEPROM_inst|This_MAC[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.721      ;
; 0.455 ; EEPROM:EEPROM_inst|This_IP[0]             ; EEPROM:EEPROM_inst|This_IP[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.720      ;
; 0.456 ; EEPROM:EEPROM_inst|This_MAC[46]           ; EEPROM:EEPROM_inst|This_MAC[47]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.722      ;
; 0.456 ; EEPROM:EEPROM_inst|This_MAC[2]            ; EEPROM:EEPROM_inst|This_MAC[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.722      ;
; 0.456 ; EEPROM:EEPROM_inst|This_IP[28]            ; EEPROM:EEPROM_inst|This_IP[29]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.721      ;
; 0.456 ; EEPROM:EEPROM_inst|This_IP[27]            ; EEPROM:EEPROM_inst|This_IP[28]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.721      ;
; 0.456 ; EEPROM:EEPROM_inst|This_IP[24]            ; EEPROM:EEPROM_inst|This_IP[25]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.721      ;
; 0.456 ; EEPROM:EEPROM_inst|This_IP[10]            ; EEPROM:EEPROM_inst|This_IP[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.721      ;
; 0.456 ; EEPROM:EEPROM_inst|This_IP[1]             ; EEPROM:EEPROM_inst|This_IP[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.721      ;
; 0.457 ; EEPROM:EEPROM_inst|This_IP[23]            ; EEPROM:EEPROM_inst|This_IP[24]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.722      ;
; 0.458 ; EEPROM:EEPROM_inst|This_IP[17]            ; EEPROM:EEPROM_inst|This_IP[18]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.723      ;
; 0.463 ; MDIO:MDIO_inst|address2[0]                ; MDIO:MDIO_inst|address2[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.730      ;
; 0.483 ; EEPROM:EEPROM_inst|shift_count[5]         ; EEPROM:EEPROM_inst|shift_count[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.748      ;
+-------+-------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.407 ; reset                    ; reset                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; start_up[2]              ; start_up[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; write_PHY                ; write_PHY                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; start_up[1]              ; start_up[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; sync_Tx_CTL              ; sync_Tx_CTL              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; send_more_ACK            ; send_more_ACK            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; state_Tx.SEND            ; state_Tx.SEND            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; state_Tx.CRC             ; state_Tx.CRC             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; reset_CRC                ; reset_CRC                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; state_Tx.RESET           ; state_Tx.RESET           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; state_Tx.SENDIP          ; state_Tx.SENDIP          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; state_Tx.SENDMAC         ; state_Tx.SENDMAC         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; interframe[0]            ; interframe[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 0.411 ; start_up[0]              ; start_up[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.678      ;
; 0.413 ; interframe[1]            ; interframe[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.678      ;
; 0.428 ; reset_count[9]           ; reset_count[9]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.695      ;
; 0.432 ; temp_MAC[19]             ; temp_MAC[27]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; temp_MAC[1]              ; temp_MAC[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; temp_MAC[23]             ; temp_MAC[31]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; temp_MAC[30]             ; temp_MAC[38]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; temp_MAC[14]             ; temp_MAC[22]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; temp_MAC[13]             ; temp_MAC[21]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; temp_MAC[25]             ; temp_MAC[33]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; temp_IP[1]               ; temp_IP[9]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; temp_IP[16]              ; temp_IP[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; temp_IP[7]               ; temp_IP[15]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; temp_MAC[15]             ; temp_MAC[23]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; temp_MAC[18]             ; temp_MAC[26]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.698      ;
; 0.434 ; temp_MAC[12]             ; temp_MAC[20]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.699      ;
; 0.434 ; temp_MAC[9]              ; temp_MAC[17]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.699      ;
; 0.434 ; temp_IP[17]              ; temp_IP[25]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.699      ;
; 0.434 ; temp_MAC[0]              ; temp_MAC[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.699      ;
; 0.434 ; temp_MAC[39]             ; temp_MAC[47]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.699      ;
; 0.435 ; temp_MAC[16]             ; temp_MAC[24]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.700      ;
; 0.436 ; rdaddress[6]             ; rdaddress[6]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.702      ;
; 0.444 ; interframe[1]            ; interframe[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.709      ;
; 0.445 ; interframe[1]            ; interframe[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.710      ;
; 0.448 ; CRC32:CRC32_inst|crc[9]  ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.714      ;
; 0.470 ; start_up[1]              ; start_up[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.737      ;
; 0.472 ; MAC_count[4]             ; MAC_count[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.737      ;
; 0.479 ; start_up[1]              ; start_up[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.487 ; IP_count[4]              ; IP_count[4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.752      ;
; 0.495 ; state_Tx.CRC             ; send_more_ACK            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.761      ;
; 0.554 ; CRC32:CRC32_inst|crc[16] ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.821      ;
; 0.554 ; CRC32:CRC32_inst|crc[26] ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.555 ; CRC32:CRC32_inst|crc[22] ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.822      ;
; 0.555 ; CRC32:CRC32_inst|crc[19] ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.821      ;
; 0.558 ; temp_IP[9]               ; temp_IP[17]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.823      ;
; 0.558 ; temp_MAC[24]             ; temp_MAC[32]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.823      ;
; 0.558 ; temp_MAC[8]              ; temp_MAC[16]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.823      ;
; 0.558 ; temp_IP[0]               ; temp_IP[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.823      ;
; 0.558 ; temp_MAC[2]              ; temp_MAC[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.823      ;
; 0.559 ; temp_IP[3]               ; temp_IP[11]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.823      ;
; 0.559 ; temp_MAC[37]             ; temp_MAC[45]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.824      ;
; 0.560 ; temp_IP[12]              ; temp_IP[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.824      ;
; 0.561 ; temp_MAC[35]             ; temp_MAC[43]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.826      ;
; 0.562 ; temp_IP[11]              ; temp_IP[19]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.826      ;
; 0.581 ; CRC32:CRC32_inst|crc[5]  ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.847      ;
; 0.588 ; temp_IP[10]              ; temp_IP[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.854      ;
; 0.608 ; CRC32:CRC32_inst|crc[11] ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.874      ;
; 0.621 ; CRC32:CRC32_inst|crc[3]  ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.887      ;
; 0.625 ; temp_MAC[20]             ; temp_MAC[28]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.889      ;
; 0.625 ; temp_MAC[38]             ; temp_MAC[46]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.889      ;
; 0.625 ; temp_MAC[29]             ; temp_MAC[37]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.889      ;
; 0.626 ; temp_MAC[28]             ; temp_MAC[36]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.890      ;
; 0.632 ; CRC32:CRC32_inst|crc[7]  ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.897      ;
; 0.643 ; temp_MAC[36]             ; temp_MAC[44]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.908      ;
; 0.644 ; temp_MAC[22]             ; temp_MAC[30]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; temp_IP[5]               ; temp_IP[13]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; temp_IP[23]              ; temp_IP[31]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; temp_MAC[10]             ; temp_MAC[18]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.909      ;
; 0.645 ; temp_IP[21]              ; temp_IP[29]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; temp_IP[13]              ; temp_IP[21]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; temp_IP[2]               ; temp_IP[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.909      ;
; 0.646 ; temp_IP[8]               ; temp_IP[16]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.911      ;
; 0.647 ; reset_count[8]           ; reset_count[8]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.914      ;
; 0.647 ; temp_IP[22]              ; temp_IP[30]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.912      ;
; 0.647 ; data_count[3]            ; data_count[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.912      ;
; 0.648 ; reset_count[1]           ; reset_count[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.915      ;
; 0.648 ; reset_count[5]           ; reset_count[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.915      ;
; 0.648 ; reset_count[7]           ; reset_count[7]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.915      ;
; 0.648 ; temp_MAC[27]             ; temp_MAC[35]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.913      ;
; 0.648 ; temp_MAC[21]             ; temp_MAC[29]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.913      ;
; 0.649 ; CRC32:CRC32_inst|crc[14] ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.916      ;
; 0.649 ; reset_count[2]           ; reset_count[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.916      ;
; 0.649 ; data_count[5]            ; data_count[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.914      ;
; 0.650 ; start_up[0]              ; read_PHY                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.918      ;
; 0.650 ; temp_IP[4]               ; temp_IP[12]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.914      ;
; 0.650 ; data_count[8]            ; data_count[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.915      ;
; 0.650 ; data_count[7]            ; data_count[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.915      ;
; 0.651 ; CRC32:CRC32_inst|crc[27] ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.917      ;
; 0.651 ; CRC32:CRC32_inst|crc[24] ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.918      ;
; 0.651 ; reset_count[4]           ; reset_count[4]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.918      ;
; 0.651 ; temp_IP[14]              ; temp_IP[22]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.916      ;
; 0.651 ; interframe[4]            ; interframe[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.916      ;
; 0.652 ; data_count[6]            ; data_count[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.917      ;
; 0.652 ; interframe[2]            ; interframe[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.917      ;
; 0.652 ; interframe[5]            ; interframe[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.917      ;
; 0.653 ; rdaddress[5]             ; rdaddress[5]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.919      ;
; 0.653 ; data_count[4]            ; data_count[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.918      ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'PHY_CLK125'                                                                     ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.410 ; HB_counter[0]  ; HB_counter[0]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.678      ;
; 0.445 ; HB_counter[25] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.713      ;
; 0.635 ; HB_counter[12] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.903      ;
; 0.636 ; HB_counter[16] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.904      ;
; 0.636 ; HB_counter[10] ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.904      ;
; 0.636 ; HB_counter[8]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.904      ;
; 0.636 ; HB_counter[2]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.904      ;
; 0.637 ; HB_counter[24] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.905      ;
; 0.637 ; HB_counter[18] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.905      ;
; 0.637 ; HB_counter[14] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.905      ;
; 0.638 ; HB_counter[6]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.906      ;
; 0.638 ; HB_counter[4]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.906      ;
; 0.638 ; HB_counter[3]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.906      ;
; 0.639 ; HB_counter[22] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.907      ;
; 0.639 ; HB_counter[20] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.907      ;
; 0.639 ; HB_counter[19] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.907      ;
; 0.640 ; HB_counter[13] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.908      ;
; 0.640 ; HB_counter[11] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.908      ;
; 0.641 ; HB_counter[17] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.909      ;
; 0.641 ; HB_counter[15] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.909      ;
; 0.641 ; HB_counter[9]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.909      ;
; 0.641 ; HB_counter[7]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.909      ;
; 0.641 ; HB_counter[5]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.909      ;
; 0.643 ; HB_counter[23] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.911      ;
; 0.643 ; HB_counter[21] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.911      ;
; 0.654 ; HB_counter[0]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.922      ;
; 0.815 ; HB_counter[1]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.083      ;
; 0.953 ; HB_counter[12] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.222      ;
; 0.955 ; HB_counter[2]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.223      ;
; 0.955 ; HB_counter[10] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.223      ;
; 0.955 ; HB_counter[16] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.223      ;
; 0.955 ; HB_counter[8]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.223      ;
; 0.956 ; HB_counter[24] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.224      ;
; 0.956 ; HB_counter[18] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.224      ;
; 0.956 ; HB_counter[14] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.224      ;
; 0.957 ; HB_counter[6]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.225      ;
; 0.957 ; HB_counter[4]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.225      ;
; 0.958 ; HB_counter[22] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.226      ;
; 0.958 ; HB_counter[20] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.226      ;
; 0.968 ; HB_counter[3]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.236      ;
; 0.969 ; HB_counter[19] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.237      ;
; 0.971 ; HB_counter[11] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.239      ;
; 0.971 ; HB_counter[0]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.239      ;
; 0.971 ; HB_counter[13] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.239      ;
; 0.972 ; HB_counter[15] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; HB_counter[9]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; HB_counter[7]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; HB_counter[17] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; HB_counter[5]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; HB_counter[3]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.240      ;
; 0.973 ; HB_counter[19] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.241      ;
; 0.974 ; HB_counter[23] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.242      ;
; 0.974 ; HB_counter[21] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.242      ;
; 0.974 ; HB_counter[11] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.243      ;
; 0.975 ; HB_counter[0]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.243      ;
; 0.975 ; HB_counter[13] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.243      ;
; 0.976 ; HB_counter[9]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.244      ;
; 0.976 ; HB_counter[15] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.244      ;
; 0.976 ; HB_counter[7]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.244      ;
; 0.976 ; HB_counter[17] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.244      ;
; 0.976 ; HB_counter[5]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.244      ;
; 0.978 ; HB_counter[23] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.246      ;
; 0.978 ; HB_counter[21] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.246      ;
; 1.077 ; HB_counter[12] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.346      ;
; 1.079 ; HB_counter[2]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.347      ;
; 1.079 ; HB_counter[10] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.347      ;
; 1.079 ; HB_counter[8]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.347      ;
; 1.079 ; HB_counter[16] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.347      ;
; 1.080 ; HB_counter[18] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.348      ;
; 1.080 ; HB_counter[14] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.348      ;
; 1.081 ; HB_counter[6]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.349      ;
; 1.081 ; HB_counter[4]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.349      ;
; 1.081 ; HB_counter[12] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.350      ;
; 1.082 ; HB_counter[22] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.350      ;
; 1.082 ; HB_counter[20] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.350      ;
; 1.082 ; HB_counter[10] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.351      ;
; 1.083 ; HB_counter[2]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.351      ;
; 1.083 ; HB_counter[8]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.351      ;
; 1.083 ; HB_counter[16] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.351      ;
; 1.084 ; HB_counter[18] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.352      ;
; 1.084 ; HB_counter[14] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.352      ;
; 1.085 ; HB_counter[6]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.353      ;
; 1.085 ; HB_counter[4]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.353      ;
; 1.086 ; HB_counter[22] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.354      ;
; 1.086 ; HB_counter[20] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.354      ;
; 1.096 ; HB_counter[3]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.364      ;
; 1.097 ; HB_counter[19] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.365      ;
; 1.098 ; HB_counter[11] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.367      ;
; 1.099 ; HB_counter[0]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.367      ;
; 1.099 ; HB_counter[13] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.367      ;
; 1.100 ; HB_counter[9]  ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.368      ;
; 1.100 ; HB_counter[7]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.368      ;
; 1.100 ; HB_counter[15] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.368      ;
; 1.100 ; HB_counter[17] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.368      ;
; 1.100 ; HB_counter[5]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.368      ;
; 1.100 ; HB_counter[3]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.368      ;
; 1.101 ; HB_counter[19] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.369      ;
; 1.102 ; HB_counter[11] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.371      ;
; 1.102 ; HB_counter[21] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.370      ;
; 1.103 ; HB_counter[9]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.372      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 31.764 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[0]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.087      ; 8.244      ;
; 31.764 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[1]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.087      ; 8.244      ;
; 31.764 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[2]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.087      ; 8.244      ;
; 31.764 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[3]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.087      ; 8.244      ;
; 31.764 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[4]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.087      ; 8.244      ;
; 31.764 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[5]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.087      ; 8.244      ;
; 31.764 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[6]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.087      ; 8.244      ;
; 31.764 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[7]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.087      ; 8.244      ;
; 31.889 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~portb_address_reg0                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.092      ; 8.242      ;
; 32.051 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.199     ; 7.748      ;
; 32.051 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.199     ; 7.748      ;
; 32.051 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.199     ; 7.748      ;
; 32.051 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.205     ; 7.742      ;
; 32.051 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.199     ; 7.748      ;
; 32.051 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.205     ; 7.742      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.749      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.749      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[6]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.204     ; 7.742      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.203     ; 7.743      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.749      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.204     ; 7.742      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.204     ; 7.742      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.204     ; 7.742      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.204     ; 7.742      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.204     ; 7.742      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.749      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.749      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[2]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.203     ; 7.743      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.749      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.749      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[8]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.203     ; 7.743      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.196     ; 7.750      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.204     ; 7.742      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.196     ; 7.750      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.749      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[7]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.204     ; 7.742      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.196     ; 7.750      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.204     ; 7.742      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.203     ; 7.743      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.203     ; 7.743      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.203     ; 7.743      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.203     ; 7.743      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.749      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.196     ; 7.750      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[3]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.203     ; 7.743      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.203     ; 7.743      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.749      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.203     ; 7.743      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.749      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.203     ; 7.743      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.749      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.749      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.203     ; 7.743      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.203     ; 7.743      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.749      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.749      ;
; 32.052 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.749      ;
; 32.053 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[9]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.203     ; 7.742      ;
; 32.053 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.748      ;
; 32.053 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.748      ;
; 32.053 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.748      ;
; 32.053 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[10]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.203     ; 7.742      ;
; 32.053 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.748      ;
; 32.053 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[4]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.748      ;
; 32.053 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.748      ;
; 32.053 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.748      ;
; 32.053 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.748      ;
; 32.053 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.203     ; 7.742      ;
; 32.053 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.203     ; 7.742      ;
; 32.053 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.748      ;
; 32.053 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[1]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.748      ;
; 32.053 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.748      ;
; 32.053 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.748      ;
; 32.053 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.203     ; 7.742      ;
; 32.053 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.203     ; 7.742      ;
; 32.053 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.203     ; 7.742      ;
; 32.053 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 7.748      ;
; 37.261 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[14]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.656      ;
; 37.261 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[13]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.656      ;
; 37.261 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[12]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.656      ;
; 37.261 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[11]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.656      ;
; 37.261 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[10]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.656      ;
; 37.261 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[9]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.656      ;
; 37.261 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[8]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.656      ;
; 37.261 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[7]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.656      ;
; 37.261 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[6]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.656      ;
; 37.261 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[5]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.656      ;
; 37.261 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[4]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.656      ;
; 37.261 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[3]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.656      ;
; 37.261 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.656      ;
; 37.261 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.656      ;
; 37.261 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe2a0[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.656      ;
; 37.261 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe2a1[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 2.656      ;
; 37.301 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.620      ;
; 37.301 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.620      ;
; 37.301 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.620      ;
; 37.301 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.620      ;
; 37.301 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.620      ;
; 37.301 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 2.620      ;
; 37.445 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_source_update_state                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 2.474      ;
+--------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                              ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 37.777 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 2.164      ;
; 37.777 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 2.164      ;
; 37.777 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 2.164      ;
; 37.777 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 2.164      ;
; 37.777 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 2.164      ;
; 37.777 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 2.164      ;
; 37.777 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 2.164      ;
; 37.777 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 2.164      ;
; 37.777 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 2.164      ;
; 37.779 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 2.163      ;
; 37.779 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 2.163      ;
; 37.779 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 2.163      ;
; 37.779 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 2.163      ;
; 37.779 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 2.163      ;
; 37.779 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 2.163      ;
; 37.779 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 2.163      ;
; 37.779 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 2.163      ;
; 37.779 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 2.163      ;
; 37.814 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 2.126      ;
; 37.814 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 2.126      ;
; 37.814 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 2.126      ;
; 37.814 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 2.126      ;
; 37.814 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 2.126      ;
; 37.814 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 2.126      ;
; 37.814 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 2.126      ;
; 37.992 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 1.947      ;
; 37.992 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 1.947      ;
; 37.992 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 1.947      ;
; 37.992 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 1.947      ;
; 37.992 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 1.947      ;
; 37.992 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 1.947      ;
; 37.992 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 1.947      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.399 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_data_state                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.668      ;
; 1.399 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_pre_data_state                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.668      ;
; 1.399 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_data_state                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.668      ;
; 1.399 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_pre_data_state                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.668      ;
; 1.399 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_load_state                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.668      ;
; 1.399 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_post_data_state                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.668      ;
; 1.399 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_init_counter_state                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.668      ;
; 1.399 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_post_state                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.668      ;
; 1.399 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe8                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.668      ;
; 1.419 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.687      ;
; 1.419 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[16]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.687      ;
; 1.419 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[18]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.687      ;
; 1.419 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[28]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.687      ;
; 1.419 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[27]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.687      ;
; 1.419 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[26]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.687      ;
; 1.419 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[25]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.687      ;
; 1.419 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[24]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.687      ;
; 1.419 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[23]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.687      ;
; 1.419 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[22]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.687      ;
; 1.419 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[21]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.687      ;
; 1.419 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[20]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.687      ;
; 1.419 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[19]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.687      ;
; 1.419 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[17]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.687      ;
; 1.419 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[15]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.687      ;
; 1.490 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.758      ;
; 1.490 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.758      ;
; 1.490 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.758      ;
; 1.490 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.758      ;
; 1.490 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.758      ;
; 1.702 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_address_state                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.971      ;
; 1.702 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[6]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.971      ;
; 1.702 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.971      ;
; 1.702 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[5]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.971      ;
; 1.702 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.971      ;
; 1.702 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.971      ;
; 1.753 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe1a0[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.022      ;
; 1.753 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_wait_state                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.022      ;
; 1.753 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|idle_state                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.022      ;
; 1.753 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe1a1[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.022      ;
; 1.753 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_init_state                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.022      ;
; 1.753 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe3a0[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.022      ;
; 1.753 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe3a1[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.022      ;
; 1.753 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_init_state                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.022      ;
; 1.753 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_source_update_state                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.022      ;
; 1.753 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_init_counter_state                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.022      ;
; 1.929 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|idle_write_wait                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 2.207      ;
; 2.053 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_source_update_state                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.321      ;
; 2.212 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.482      ;
; 2.212 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.482      ;
; 2.212 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.482      ;
; 2.212 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.482      ;
; 2.212 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.482      ;
; 2.212 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.482      ;
; 2.263 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[14]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.529      ;
; 2.263 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[13]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.529      ;
; 2.263 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[12]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.529      ;
; 2.263 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[11]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.529      ;
; 2.263 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[10]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.529      ;
; 2.263 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[9]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.529      ;
; 2.263 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[8]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.529      ;
; 2.263 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[7]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.529      ;
; 2.263 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[6]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.529      ;
; 2.263 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[5]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.529      ;
; 2.263 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[4]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.529      ;
; 2.263 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[3]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.529      ;
; 2.263 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.529      ;
; 2.263 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.529      ;
; 2.263 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe2a0[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.529      ;
; 2.263 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe2a1[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.529      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.199      ; 7.359      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.199      ; 7.359      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 7.362      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 7.362      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[6]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 7.354      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 7.362      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 7.354      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 7.354      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 7.354      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 7.354      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[9]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 7.355      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 7.354      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 7.362      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 7.362      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 7.362      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 7.362      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 7.362      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.201      ; 7.361      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.201      ; 7.361      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.201      ; 7.361      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 7.354      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[10]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 7.355      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 7.362      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.201      ; 7.361      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[4]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.201      ; 7.361      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 7.362      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.201      ; 7.361      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[7]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 7.354      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 7.362      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.201      ; 7.361      ;
; 6.954 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.201      ; 7.361      ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                               ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 41.496 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.101      ; 1.803      ;
; 41.496 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.101      ; 1.803      ;
; 41.496 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.101      ; 1.803      ;
; 41.496 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.101      ; 1.803      ;
; 41.496 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.101      ; 1.803      ;
; 41.496 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.101      ; 1.803      ;
; 41.496 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.101      ; 1.803      ;
; 41.685 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.101      ; 1.992      ;
; 41.685 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.101      ; 1.992      ;
; 41.685 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.101      ; 1.992      ;
; 41.685 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.101      ; 1.992      ;
; 41.685 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.101      ; 1.992      ;
; 41.685 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.101      ; 1.992      ;
; 41.685 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.101      ; 1.992      ;
; 41.710 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.102      ; 2.018      ;
; 41.710 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.102      ; 2.018      ;
; 41.710 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.102      ; 2.018      ;
; 41.710 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.102      ; 2.018      ;
; 41.710 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.102      ; 2.018      ;
; 41.710 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.102      ; 2.018      ;
; 41.710 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.102      ; 2.018      ;
; 41.710 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.102      ; 2.018      ;
; 41.710 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.102      ; 2.018      ;
; 41.714 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.103      ; 2.023      ;
; 41.714 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.103      ; 2.023      ;
; 41.714 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.103      ; 2.023      ;
; 41.714 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.103      ; 2.023      ;
; 41.714 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.103      ; 2.023      ;
; 41.714 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.103      ; 2.023      ;
; 41.714 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.103      ; 2.023      ;
; 41.714 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.103      ; 2.023      ;
; 41.714 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.103      ; 2.023      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 33
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.030
Worst Case Available Settling Time: 74.223 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                                                                 ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 61.29 MHz  ; 40.0 MHz        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin)                ;
; 75.67 MHz  ; 75.67 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 82.21 MHz  ; 82.21 MHz       ; PHY_RX_CLOCK_2                                       ;                                                               ;
; 190.15 MHz ; 190.15 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;                                                               ;
; 292.83 MHz ; 250.0 MHz       ; PHY_RX_CLOCK                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
; 353.23 MHz ; 250.0 MHz       ; PHY_CLK125                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                          ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PHY_CLK125                                           ; 5.169  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 11.842 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 15.484 ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 33.918 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 35.879 ; 0.000         ;
; PHY_RX_CLOCK                                         ; 36.585 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.334 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.335 ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 0.336 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.336 ; 0.000         ;
; PHY_RX_CLOCK                                         ; 0.337 ; 0.000         ;
; PHY_CLK125                                           ; 0.349 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery Summary                                       ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 32.790 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 38.084 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.241  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 41.306 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; PHY_CLK125                                           ; 3.786   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.786   ; 0.000         ;
; PHY_RX_CLOCK                                         ; 19.698  ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 39.685  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.705  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 199.705 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'PHY_CLK125'                                                                    ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 5.169 ; HB_counter[1]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.761      ;
; 5.197 ; HB_counter[1]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.733      ;
; 5.249 ; HB_counter[2]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.681      ;
; 5.277 ; HB_counter[1]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.653      ;
; 5.305 ; HB_counter[1]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.625      ;
; 5.323 ; HB_counter[0]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.607      ;
; 5.328 ; HB_counter[0]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.602      ;
; 5.355 ; HB_counter[4]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.575      ;
; 5.357 ; HB_counter[2]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.573      ;
; 5.385 ; HB_counter[1]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.545      ;
; 5.390 ; HB_counter[2]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.540      ;
; 5.413 ; HB_counter[1]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.517      ;
; 5.426 ; HB_counter[3]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.504      ;
; 5.431 ; HB_counter[0]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.499      ;
; 5.436 ; HB_counter[0]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.494      ;
; 5.437 ; HB_counter[3]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.493      ;
; 5.462 ; HB_counter[6]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.468      ;
; 5.463 ; HB_counter[4]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.467      ;
; 5.465 ; HB_counter[2]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.465      ;
; 5.493 ; HB_counter[1]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.437      ;
; 5.496 ; HB_counter[4]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.434      ;
; 5.498 ; HB_counter[2]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.432      ;
; 5.521 ; HB_counter[1]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.409      ;
; 5.534 ; HB_counter[3]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.396      ;
; 5.539 ; HB_counter[5]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.391      ;
; 5.539 ; HB_counter[0]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.391      ;
; 5.542 ; HB_counter[5]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.388      ;
; 5.544 ; HB_counter[0]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.386      ;
; 5.545 ; HB_counter[3]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.385      ;
; 5.570 ; HB_counter[6]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.360      ;
; 5.571 ; HB_counter[4]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.359      ;
; 5.572 ; HB_counter[8]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.358      ;
; 5.573 ; HB_counter[2]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.357      ;
; 5.601 ; HB_counter[1]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.329      ;
; 5.603 ; HB_counter[6]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.327      ;
; 5.604 ; HB_counter[4]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.326      ;
; 5.606 ; HB_counter[2]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.324      ;
; 5.629 ; HB_counter[1]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.301      ;
; 5.642 ; HB_counter[3]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.288      ;
; 5.647 ; HB_counter[7]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.283      ;
; 5.647 ; HB_counter[5]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.283      ;
; 5.647 ; HB_counter[0]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.283      ;
; 5.650 ; HB_counter[5]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.280      ;
; 5.651 ; HB_counter[7]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.279      ;
; 5.652 ; HB_counter[0]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.278      ;
; 5.653 ; HB_counter[3]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.277      ;
; 5.678 ; HB_counter[6]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.252      ;
; 5.679 ; HB_counter[4]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.251      ;
; 5.680 ; HB_counter[10] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.250      ;
; 5.680 ; HB_counter[8]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.250      ;
; 5.681 ; HB_counter[2]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.249      ;
; 5.709 ; HB_counter[1]  ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.221      ;
; 5.711 ; HB_counter[6]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.219      ;
; 5.712 ; HB_counter[4]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.218      ;
; 5.713 ; HB_counter[8]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.217      ;
; 5.714 ; HB_counter[2]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.216      ;
; 5.737 ; HB_counter[1]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.193      ;
; 5.750 ; HB_counter[3]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.180      ;
; 5.755 ; HB_counter[9]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.175      ;
; 5.755 ; HB_counter[7]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.175      ;
; 5.755 ; HB_counter[5]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.175      ;
; 5.755 ; HB_counter[0]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.175      ;
; 5.758 ; HB_counter[5]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.172      ;
; 5.759 ; HB_counter[9]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.171      ;
; 5.759 ; HB_counter[7]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.171      ;
; 5.760 ; HB_counter[0]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.170      ;
; 5.761 ; HB_counter[3]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.169      ;
; 5.786 ; HB_counter[6]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.144      ;
; 5.787 ; HB_counter[4]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.143      ;
; 5.788 ; HB_counter[10] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.142      ;
; 5.788 ; HB_counter[8]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.142      ;
; 5.789 ; HB_counter[12] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.141      ;
; 5.789 ; HB_counter[2]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.141      ;
; 5.816 ; HB_counter[1]  ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.071     ; 2.113      ;
; 5.819 ; HB_counter[6]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.111      ;
; 5.820 ; HB_counter[4]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.110      ;
; 5.821 ; HB_counter[10] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.109      ;
; 5.821 ; HB_counter[8]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.109      ;
; 5.822 ; HB_counter[2]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.108      ;
; 5.845 ; HB_counter[1]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.085      ;
; 5.858 ; HB_counter[3]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.072      ;
; 5.863 ; HB_counter[11] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.067      ;
; 5.863 ; HB_counter[9]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.067      ;
; 5.863 ; HB_counter[7]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.067      ;
; 5.863 ; HB_counter[5]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.067      ;
; 5.863 ; HB_counter[0]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.067      ;
; 5.866 ; HB_counter[5]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.064      ;
; 5.867 ; HB_counter[9]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.063      ;
; 5.867 ; HB_counter[7]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.063      ;
; 5.868 ; HB_counter[11] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.062      ;
; 5.868 ; HB_counter[0]  ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.062      ;
; 5.869 ; HB_counter[3]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.061      ;
; 5.893 ; HB_counter[14] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.071     ; 2.036      ;
; 5.894 ; HB_counter[6]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.036      ;
; 5.895 ; HB_counter[4]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.035      ;
; 5.896 ; HB_counter[10] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.034      ;
; 5.896 ; HB_counter[8]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.034      ;
; 5.897 ; HB_counter[12] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.033      ;
; 5.897 ; HB_counter[2]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.070     ; 2.033      ;
; 5.924 ; HB_counter[1]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.071     ; 2.005      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 11.842 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[0]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.203      ; 5.587      ;
; 11.872 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[2]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.203      ; 5.557      ;
; 12.186 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[1]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.203      ; 5.243      ;
; 12.209 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[4] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.204      ; 5.221      ;
; 12.236 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[5]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.203      ; 5.193      ;
; 12.501 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[6]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.203      ; 4.928      ;
; 13.177 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[3] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.204      ; 4.253      ;
; 13.531 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.204      ; 3.899      ;
; 13.770 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.137     ; 6.093      ;
; 13.773 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.137     ; 6.090      ;
; 13.810 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[2] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.204      ; 3.620      ;
; 13.844 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.137     ; 6.019      ;
; 13.847 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.137     ; 6.016      ;
; 13.878 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.137     ; 5.985      ;
; 13.881 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.137     ; 5.982      ;
; 13.893 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[1] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.204      ; 3.537      ;
; 14.005 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.137     ; 5.858      ;
; 14.008 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.137     ; 5.855      ;
; 14.012 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.131     ; 5.857      ;
; 14.015 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.131     ; 5.854      ;
; 14.020 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.137     ; 5.843      ;
; 14.023 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.137     ; 5.840      ;
; 14.050 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.137     ; 5.813      ;
; 14.053 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.137     ; 5.810      ;
; 14.061 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.799      ;
; 14.061 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.799      ;
; 14.061 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.799      ;
; 14.061 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.799      ;
; 14.061 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.799      ;
; 14.061 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.799      ;
; 14.092 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.769      ;
; 14.092 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.769      ;
; 14.092 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.769      ;
; 14.092 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.769      ;
; 14.092 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.769      ;
; 14.092 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.769      ;
; 14.092 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.769      ;
; 14.092 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.769      ;
; 14.092 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.769      ;
; 14.092 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.769      ;
; 14.107 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.137     ; 5.756      ;
; 14.110 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.137     ; 5.753      ;
; 14.123 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.131     ; 5.746      ;
; 14.126 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.131     ; 5.743      ;
; 14.135 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.725      ;
; 14.135 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.725      ;
; 14.135 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.725      ;
; 14.135 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.725      ;
; 14.135 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.725      ;
; 14.135 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.725      ;
; 14.150 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.131     ; 5.719      ;
; 14.153 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.131     ; 5.716      ;
; 14.166 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.695      ;
; 14.166 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.695      ;
; 14.166 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.695      ;
; 14.166 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.695      ;
; 14.166 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.695      ;
; 14.166 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.695      ;
; 14.166 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.695      ;
; 14.166 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.695      ;
; 14.166 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.695      ;
; 14.166 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.695      ;
; 14.169 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.691      ;
; 14.169 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.691      ;
; 14.169 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.691      ;
; 14.169 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.691      ;
; 14.169 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.691      ;
; 14.169 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.691      ;
; 14.200 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.661      ;
; 14.200 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.661      ;
; 14.200 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.661      ;
; 14.200 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.661      ;
; 14.200 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.661      ;
; 14.200 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.661      ;
; 14.200 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.661      ;
; 14.200 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.661      ;
; 14.200 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.661      ;
; 14.200 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 5.661      ;
; 14.256 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.131     ; 5.613      ;
; 14.259 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.131     ; 5.610      ;
; 14.268 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 5.596      ;
; 14.271 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.136     ; 5.593      ;
; 14.296 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.564      ;
; 14.296 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.564      ;
; 14.296 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.564      ;
; 14.296 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.564      ;
; 14.296 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.564      ;
; 14.296 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.564      ;
; 14.303 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 5.563      ;
; 14.303 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 5.563      ;
; 14.303 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 5.563      ;
; 14.303 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 5.563      ;
; 14.303 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 5.563      ;
; 14.303 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 5.563      ;
; 14.304 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.131     ; 5.565      ;
; 14.307 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.131     ; 5.562      ;
; 14.311 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.549      ;
; 14.311 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.549      ;
; 14.311 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.549      ;
; 14.311 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.549      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                      ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.484 ; send_more  ; temp_MAC[42] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 4.324      ;
; 15.484 ; send_more  ; temp_MAC[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 4.324      ;
; 15.484 ; send_more  ; temp_MAC[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 4.324      ;
; 15.484 ; send_more  ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 4.324      ;
; 15.484 ; send_more  ; temp_MAC[41] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 4.324      ;
; 15.484 ; send_more  ; temp_MAC[44] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 4.324      ;
; 15.484 ; send_more  ; temp_MAC[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 4.324      ;
; 15.484 ; send_more  ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 4.324      ;
; 15.489 ; send_more  ; temp_MAC[34] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 4.312      ;
; 15.489 ; send_more  ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 4.312      ;
; 15.489 ; send_more  ; temp_MAC[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 4.312      ;
; 15.489 ; send_more  ; temp_MAC[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 4.312      ;
; 15.489 ; send_more  ; temp_MAC[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 4.312      ;
; 15.489 ; send_more  ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 4.312      ;
; 15.489 ; send_more  ; temp_MAC[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 4.312      ;
; 15.504 ; send_more  ; temp_MAC[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.298      ;
; 15.504 ; send_more  ; temp_MAC[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.298      ;
; 15.504 ; send_more  ; temp_MAC[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.298      ;
; 15.504 ; send_more  ; temp_MAC[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.298      ;
; 15.504 ; send_more  ; temp_MAC[33] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.298      ;
; 15.504 ; send_more  ; temp_MAC[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.298      ;
; 15.504 ; send_more  ; temp_MAC[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.298      ;
; 15.510 ; send_more  ; temp_MAC[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 4.300      ;
; 15.510 ; send_more  ; temp_MAC[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 4.300      ;
; 15.510 ; send_more  ; temp_MAC[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 4.300      ;
; 15.510 ; send_more  ; temp_MAC[38] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 4.300      ;
; 15.510 ; send_more  ; temp_MAC[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 4.300      ;
; 15.510 ; send_more  ; temp_MAC[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 4.300      ;
; 15.510 ; send_more  ; temp_MAC[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 4.300      ;
; 15.510 ; send_more  ; temp_MAC[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 4.300      ;
; 15.510 ; send_more  ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 4.300      ;
; 15.512 ; send_more  ; temp_MAC[45] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 4.297      ;
; 15.512 ; send_more  ; temp_MAC[37] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 4.297      ;
; 15.512 ; send_more  ; temp_MAC[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 4.297      ;
; 15.512 ; send_more  ; temp_MAC[43] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 4.297      ;
; 15.512 ; send_more  ; temp_MAC[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 4.297      ;
; 15.512 ; send_more  ; temp_MAC[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 4.297      ;
; 15.512 ; send_more  ; temp_MAC[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 4.297      ;
; 15.512 ; send_more  ; temp_MAC[46] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 4.297      ;
; 15.512 ; send_more  ; temp_MAC[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 4.297      ;
; 15.517 ; send_more  ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 4.288      ;
; 15.517 ; send_more  ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 4.288      ;
; 15.517 ; send_more  ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 4.288      ;
; 15.517 ; send_more  ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 4.288      ;
; 15.517 ; send_more  ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 4.288      ;
; 15.517 ; send_more  ; temp_MAC[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 4.288      ;
; 15.517 ; send_more  ; temp_MAC[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 4.288      ;
; 15.517 ; send_more  ; temp_MAC[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 4.288      ;
; 15.938 ; erase_done ; temp_MAC[42] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.882      ;
; 15.938 ; erase_done ; temp_MAC[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.882      ;
; 15.938 ; erase_done ; temp_MAC[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.882      ;
; 15.938 ; erase_done ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.882      ;
; 15.938 ; erase_done ; temp_MAC[41] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.882      ;
; 15.938 ; erase_done ; temp_MAC[44] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.882      ;
; 15.938 ; erase_done ; temp_MAC[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.882      ;
; 15.938 ; erase_done ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.882      ;
; 15.943 ; erase_done ; temp_MAC[34] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.187     ; 3.870      ;
; 15.943 ; erase_done ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.187     ; 3.870      ;
; 15.943 ; erase_done ; temp_MAC[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.187     ; 3.870      ;
; 15.943 ; erase_done ; temp_MAC[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.187     ; 3.870      ;
; 15.943 ; erase_done ; temp_MAC[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.187     ; 3.870      ;
; 15.943 ; erase_done ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.187     ; 3.870      ;
; 15.943 ; erase_done ; temp_MAC[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.187     ; 3.870      ;
; 15.958 ; erase_done ; temp_MAC[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.186     ; 3.856      ;
; 15.958 ; erase_done ; temp_MAC[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.186     ; 3.856      ;
; 15.958 ; erase_done ; temp_MAC[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.186     ; 3.856      ;
; 15.958 ; erase_done ; temp_MAC[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.186     ; 3.856      ;
; 15.958 ; erase_done ; temp_MAC[33] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.186     ; 3.856      ;
; 15.958 ; erase_done ; temp_MAC[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.186     ; 3.856      ;
; 15.958 ; erase_done ; temp_MAC[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.186     ; 3.856      ;
; 15.964 ; erase_done ; temp_MAC[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.178     ; 3.858      ;
; 15.964 ; erase_done ; temp_MAC[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.178     ; 3.858      ;
; 15.964 ; erase_done ; temp_MAC[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.178     ; 3.858      ;
; 15.964 ; erase_done ; temp_MAC[38] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.178     ; 3.858      ;
; 15.964 ; erase_done ; temp_MAC[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.178     ; 3.858      ;
; 15.964 ; erase_done ; temp_MAC[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.178     ; 3.858      ;
; 15.964 ; erase_done ; temp_MAC[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.178     ; 3.858      ;
; 15.964 ; erase_done ; temp_MAC[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.178     ; 3.858      ;
; 15.964 ; erase_done ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.178     ; 3.858      ;
; 15.966 ; erase_done ; temp_MAC[45] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.179     ; 3.855      ;
; 15.966 ; erase_done ; temp_MAC[37] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.179     ; 3.855      ;
; 15.966 ; erase_done ; temp_MAC[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.179     ; 3.855      ;
; 15.966 ; erase_done ; temp_MAC[43] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.179     ; 3.855      ;
; 15.966 ; erase_done ; temp_MAC[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.179     ; 3.855      ;
; 15.966 ; erase_done ; temp_MAC[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.179     ; 3.855      ;
; 15.966 ; erase_done ; temp_MAC[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.179     ; 3.855      ;
; 15.966 ; erase_done ; temp_MAC[46] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.179     ; 3.855      ;
; 15.966 ; erase_done ; temp_MAC[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.179     ; 3.855      ;
; 15.971 ; erase_done ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 3.846      ;
; 15.971 ; erase_done ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 3.846      ;
; 15.971 ; erase_done ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 3.846      ;
; 15.971 ; erase_done ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 3.846      ;
; 15.971 ; erase_done ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 3.846      ;
; 15.971 ; erase_done ; temp_MAC[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 3.846      ;
; 15.971 ; erase_done ; temp_MAC[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 3.846      ;
; 15.971 ; erase_done ; temp_MAC[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 3.846      ;
; 16.097 ; send_more  ; temp_IP[20]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.209     ; 3.694      ;
; 16.097 ; send_more  ; temp_IP[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.209     ; 3.694      ;
; 16.097 ; send_more  ; temp_IP[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.209     ; 3.694      ;
; 16.097 ; send_more  ; temp_IP[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.209     ; 3.694      ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'PHY_RX_CLOCK_2'                                                                             ;
+--------+----------------+-----------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-----------------------+----------------+----------------+--------------+------------+------------+
; 33.918 ; PHY_output[51] ; data_match            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.056     ; 6.026      ;
; 34.086 ; PHY_output[51] ; PHY_Rx_state.START    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.056     ; 5.858      ;
; 34.190 ; PHY_output[39] ; IP_to_write[12]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.742      ;
; 34.190 ; PHY_output[39] ; IP_to_write[1]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.742      ;
; 34.190 ; PHY_output[39] ; IP_to_write[3]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.742      ;
; 34.190 ; PHY_output[39] ; IP_to_write[10]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.742      ;
; 34.200 ; PHY_output[39] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.065     ; 5.735      ;
; 34.200 ; PHY_output[39] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.065     ; 5.735      ;
; 34.200 ; PHY_output[39] ; IP_to_write[8]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.065     ; 5.735      ;
; 34.200 ; PHY_output[39] ; IP_to_write[13]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.065     ; 5.735      ;
; 34.200 ; PHY_output[39] ; IP_to_write[16]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.065     ; 5.735      ;
; 34.227 ; PHY_output[39] ; IP_to_write[11]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.067     ; 5.706      ;
; 34.227 ; PHY_output[39] ; IP_to_write[9]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.067     ; 5.706      ;
; 34.227 ; PHY_output[39] ; IP_to_write[2]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.067     ; 5.706      ;
; 34.231 ; PHY_output[54] ; IP_to_write[12]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.072     ; 5.697      ;
; 34.231 ; PHY_output[54] ; IP_to_write[1]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.072     ; 5.697      ;
; 34.231 ; PHY_output[54] ; IP_to_write[3]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.072     ; 5.697      ;
; 34.231 ; PHY_output[54] ; IP_to_write[10]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.072     ; 5.697      ;
; 34.241 ; PHY_output[54] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.069     ; 5.690      ;
; 34.241 ; PHY_output[54] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.069     ; 5.690      ;
; 34.241 ; PHY_output[54] ; IP_to_write[8]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.069     ; 5.690      ;
; 34.241 ; PHY_output[54] ; IP_to_write[13]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.069     ; 5.690      ;
; 34.241 ; PHY_output[54] ; IP_to_write[16]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.069     ; 5.690      ;
; 34.268 ; PHY_output[54] ; IP_to_write[11]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.071     ; 5.661      ;
; 34.268 ; PHY_output[54] ; IP_to_write[9]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.071     ; 5.661      ;
; 34.268 ; PHY_output[54] ; IP_to_write[2]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.071     ; 5.661      ;
; 34.292 ; PHY_output[36] ; IP_to_write[12]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.640      ;
; 34.292 ; PHY_output[36] ; IP_to_write[1]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.640      ;
; 34.292 ; PHY_output[36] ; IP_to_write[3]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.640      ;
; 34.292 ; PHY_output[36] ; IP_to_write[10]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.640      ;
; 34.302 ; PHY_output[36] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.065     ; 5.633      ;
; 34.302 ; PHY_output[36] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.065     ; 5.633      ;
; 34.302 ; PHY_output[36] ; IP_to_write[8]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.065     ; 5.633      ;
; 34.302 ; PHY_output[36] ; IP_to_write[13]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.065     ; 5.633      ;
; 34.302 ; PHY_output[36] ; IP_to_write[16]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.065     ; 5.633      ;
; 34.317 ; PHY_output[15] ; data_match            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.049     ; 5.634      ;
; 34.329 ; PHY_output[36] ; IP_to_write[11]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.067     ; 5.604      ;
; 34.329 ; PHY_output[36] ; IP_to_write[9]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.067     ; 5.604      ;
; 34.329 ; PHY_output[36] ; IP_to_write[2]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.067     ; 5.604      ;
; 34.362 ; PHY_output[51] ; PHY_Rx_state.GET_TYPE ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.056     ; 5.582      ;
; 34.474 ; PHY_output[20] ; data_match            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.043     ; 5.483      ;
; 34.476 ; PHY_output[39] ; IP_to_write[23]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.064     ; 5.460      ;
; 34.476 ; PHY_output[39] ; IP_to_write[22]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.064     ; 5.460      ;
; 34.476 ; PHY_output[39] ; IP_to_write[21]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.064     ; 5.460      ;
; 34.476 ; PHY_output[39] ; IP_to_write[19]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.064     ; 5.460      ;
; 34.476 ; PHY_output[39] ; IP_to_write[18]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.064     ; 5.460      ;
; 34.476 ; PHY_output[39] ; IP_to_write[17]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.064     ; 5.460      ;
; 34.476 ; PHY_output[39] ; IP_to_write[4]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.064     ; 5.460      ;
; 34.476 ; PHY_output[39] ; IP_to_write[20]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.064     ; 5.460      ;
; 34.485 ; PHY_output[15] ; PHY_Rx_state.START    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.049     ; 5.466      ;
; 34.486 ; PHY_output[55] ; IP_to_write[12]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.072     ; 5.442      ;
; 34.486 ; PHY_output[55] ; IP_to_write[1]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.072     ; 5.442      ;
; 34.486 ; PHY_output[55] ; IP_to_write[3]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.072     ; 5.442      ;
; 34.486 ; PHY_output[55] ; IP_to_write[10]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.072     ; 5.442      ;
; 34.489 ; PHY_output[39] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.067     ; 5.444      ;
; 34.496 ; PHY_output[55] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.069     ; 5.435      ;
; 34.496 ; PHY_output[55] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.069     ; 5.435      ;
; 34.496 ; PHY_output[55] ; IP_to_write[8]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.069     ; 5.435      ;
; 34.496 ; PHY_output[55] ; IP_to_write[13]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.069     ; 5.435      ;
; 34.496 ; PHY_output[55] ; IP_to_write[16]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.069     ; 5.435      ;
; 34.516 ; PHY_output[49] ; IP_to_write[12]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.071     ; 5.413      ;
; 34.516 ; PHY_output[49] ; IP_to_write[1]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.071     ; 5.413      ;
; 34.516 ; PHY_output[49] ; IP_to_write[3]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.071     ; 5.413      ;
; 34.516 ; PHY_output[49] ; IP_to_write[10]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.071     ; 5.413      ;
; 34.517 ; PHY_output[54] ; IP_to_write[23]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.415      ;
; 34.517 ; PHY_output[54] ; IP_to_write[22]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.415      ;
; 34.517 ; PHY_output[54] ; IP_to_write[21]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.415      ;
; 34.517 ; PHY_output[54] ; IP_to_write[19]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.415      ;
; 34.517 ; PHY_output[54] ; IP_to_write[18]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.415      ;
; 34.517 ; PHY_output[54] ; IP_to_write[17]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.415      ;
; 34.517 ; PHY_output[54] ; IP_to_write[4]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.415      ;
; 34.517 ; PHY_output[54] ; IP_to_write[20]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.415      ;
; 34.523 ; PHY_output[55] ; IP_to_write[11]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.071     ; 5.406      ;
; 34.523 ; PHY_output[55] ; IP_to_write[9]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.071     ; 5.406      ;
; 34.523 ; PHY_output[55] ; IP_to_write[2]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.071     ; 5.406      ;
; 34.524 ; PHY_output[53] ; data_match            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.055     ; 5.421      ;
; 34.526 ; PHY_output[49] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.406      ;
; 34.526 ; PHY_output[49] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.406      ;
; 34.526 ; PHY_output[49] ; IP_to_write[8]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.406      ;
; 34.526 ; PHY_output[49] ; IP_to_write[13]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.406      ;
; 34.526 ; PHY_output[49] ; IP_to_write[16]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.406      ;
; 34.530 ; PHY_output[54] ; write_IP              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.071     ; 5.399      ;
; 34.540 ; PHY_output[39] ; IP_to_write[0]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.061     ; 5.399      ;
; 34.540 ; PHY_output[39] ; IP_to_write[5]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.061     ; 5.399      ;
; 34.540 ; PHY_output[39] ; IP_to_write[14]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.061     ; 5.399      ;
; 34.540 ; PHY_output[39] ; IP_to_write[15]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.061     ; 5.399      ;
; 34.548 ; PHY_output[38] ; IP_to_write[12]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.384      ;
; 34.548 ; PHY_output[38] ; IP_to_write[1]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.384      ;
; 34.548 ; PHY_output[38] ; IP_to_write[3]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.384      ;
; 34.548 ; PHY_output[38] ; IP_to_write[10]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.068     ; 5.384      ;
; 34.553 ; PHY_output[49] ; IP_to_write[11]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.070     ; 5.377      ;
; 34.553 ; PHY_output[49] ; IP_to_write[9]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.070     ; 5.377      ;
; 34.553 ; PHY_output[49] ; IP_to_write[2]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.070     ; 5.377      ;
; 34.558 ; PHY_output[38] ; IP_to_write[6]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.065     ; 5.377      ;
; 34.558 ; PHY_output[38] ; IP_to_write[7]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.065     ; 5.377      ;
; 34.558 ; PHY_output[38] ; IP_to_write[8]        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.065     ; 5.377      ;
; 34.558 ; PHY_output[38] ; IP_to_write[13]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.065     ; 5.377      ;
; 34.558 ; PHY_output[38] ; IP_to_write[16]       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.065     ; 5.377      ;
; 34.577 ; PHY_output[54] ; PC_MAC[6]             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.063     ; 5.360      ;
; 34.577 ; PHY_output[54] ; PC_MAC[41]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.063     ; 5.360      ;
+--------+----------------+-----------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                           ;
+---------+------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 35.879  ; write_PHY                    ; MDIO:MDIO_inst|preamble[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.212     ; 3.909      ;
; 35.879  ; write_PHY                    ; MDIO:MDIO_inst|preamble[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.212     ; 3.909      ;
; 35.879  ; write_PHY                    ; MDIO:MDIO_inst|preamble[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.212     ; 3.909      ;
; 35.879  ; write_PHY                    ; MDIO:MDIO_inst|preamble[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.212     ; 3.909      ;
; 35.879  ; write_PHY                    ; MDIO:MDIO_inst|preamble[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.212     ; 3.909      ;
; 35.879  ; write_PHY                    ; MDIO:MDIO_inst|preamble[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.212     ; 3.909      ;
; 35.879  ; write_PHY                    ; MDIO:MDIO_inst|preamble[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.212     ; 3.909      ;
; 36.208  ; read_PHY                     ; MDIO:MDIO_inst|preamble2[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.221     ; 3.571      ;
; 36.208  ; read_PHY                     ; MDIO:MDIO_inst|preamble2[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.221     ; 3.571      ;
; 36.208  ; read_PHY                     ; MDIO:MDIO_inst|preamble2[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.221     ; 3.571      ;
; 36.208  ; read_PHY                     ; MDIO:MDIO_inst|preamble2[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.221     ; 3.571      ;
; 36.208  ; read_PHY                     ; MDIO:MDIO_inst|preamble2[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.221     ; 3.571      ;
; 36.208  ; read_PHY                     ; MDIO:MDIO_inst|preamble2[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.221     ; 3.571      ;
; 36.468  ; read_PHY                     ; MDIO:MDIO_inst|address2[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.210     ; 3.322      ;
; 36.479  ; read_PHY                     ; MDIO:MDIO_inst|address2[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.210     ; 3.311      ;
; 36.495  ; read_PHY                     ; MDIO:MDIO_inst|address2[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.210     ; 3.295      ;
; 36.553  ; read_PHY                     ; MDIO:MDIO_inst|read_count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.211     ; 3.236      ;
; 36.553  ; read_PHY                     ; MDIO:MDIO_inst|read_count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.211     ; 3.236      ;
; 36.553  ; read_PHY                     ; MDIO:MDIO_inst|read_count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.211     ; 3.236      ;
; 36.553  ; read_PHY                     ; MDIO:MDIO_inst|read_count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.211     ; 3.236      ;
; 36.553  ; read_PHY                     ; MDIO:MDIO_inst|read_count[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.211     ; 3.236      ;
; 36.578  ; write_PHY                    ; MDIO:MDIO_inst|address[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.224     ; 3.198      ;
; 36.578  ; write_PHY                    ; MDIO:MDIO_inst|address[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.224     ; 3.198      ;
; 36.603  ; write_PHY                    ; MDIO:MDIO_inst|loop_count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.223     ; 3.174      ;
; 36.603  ; write_PHY                    ; MDIO:MDIO_inst|loop_count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.223     ; 3.174      ;
; 36.603  ; write_PHY                    ; MDIO:MDIO_inst|loop_count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.223     ; 3.174      ;
; 36.603  ; write_PHY                    ; MDIO:MDIO_inst|loop_count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.223     ; 3.174      ;
; 36.603  ; write_PHY                    ; MDIO:MDIO_inst|loop_count[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.223     ; 3.174      ;
; 36.622  ; read_PHY                     ; MDIO:MDIO_inst|temp_address[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.213     ; 3.165      ;
; 36.622  ; read_PHY                     ; MDIO:MDIO_inst|temp_address[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.213     ; 3.165      ;
; 36.622  ; read_PHY                     ; MDIO:MDIO_inst|temp_address[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.213     ; 3.165      ;
; 36.669  ; write_PHY                    ; MDIO:MDIO_inst|MDIO            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.223     ; 3.108      ;
; 36.781  ; read_PHY                     ; MDIO:MDIO_inst|temp_address[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.212     ; 3.007      ;
; 36.832  ; read_PHY                     ; MDIO:MDIO_inst|read[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.212     ; 2.956      ;
; 36.980  ; write_PHY                    ; MDIO:MDIO_inst|address[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.224     ; 2.796      ;
; 37.178  ; write_PHY                    ; MDIO:MDIO_inst|write[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.224     ; 2.598      ;
; 38.032  ; write_PHY                    ; MDIO:MDIO_inst|write_done      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.224     ; 1.744      ;
; 38.128  ; read_PHY                     ; MDIO:MDIO_inst|temp_address[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.210     ; 1.662      ;
; 38.139  ; read_PHY                     ; MDIO:MDIO_inst|read_done       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.210     ; 1.651      ;
; 394.741 ; MDIO:MDIO_inst|mask[3]       ; MDIO:MDIO_inst|preamble[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 5.202      ;
; 394.741 ; MDIO:MDIO_inst|mask[3]       ; MDIO:MDIO_inst|preamble[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 5.202      ;
; 394.741 ; MDIO:MDIO_inst|mask[3]       ; MDIO:MDIO_inst|preamble[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 5.202      ;
; 394.741 ; MDIO:MDIO_inst|mask[3]       ; MDIO:MDIO_inst|preamble[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 5.202      ;
; 394.741 ; MDIO:MDIO_inst|mask[3]       ; MDIO:MDIO_inst|preamble[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 5.202      ;
; 394.741 ; MDIO:MDIO_inst|mask[3]       ; MDIO:MDIO_inst|preamble[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 5.202      ;
; 394.741 ; MDIO:MDIO_inst|mask[3]       ; MDIO:MDIO_inst|preamble[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 5.202      ;
; 394.743 ; MDIO:MDIO_inst|mask[1]       ; MDIO:MDIO_inst|preamble[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 5.200      ;
; 394.743 ; MDIO:MDIO_inst|mask[1]       ; MDIO:MDIO_inst|preamble[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 5.200      ;
; 394.743 ; MDIO:MDIO_inst|mask[1]       ; MDIO:MDIO_inst|preamble[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 5.200      ;
; 394.743 ; MDIO:MDIO_inst|mask[1]       ; MDIO:MDIO_inst|preamble[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 5.200      ;
; 394.743 ; MDIO:MDIO_inst|mask[1]       ; MDIO:MDIO_inst|preamble[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 5.200      ;
; 394.743 ; MDIO:MDIO_inst|mask[1]       ; MDIO:MDIO_inst|preamble[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 5.200      ;
; 394.743 ; MDIO:MDIO_inst|mask[1]       ; MDIO:MDIO_inst|preamble[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 5.200      ;
; 394.870 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.070     ; 5.060      ;
; 394.870 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.070     ; 5.060      ;
; 394.886 ; MDIO:MDIO_inst|mask[2]       ; MDIO:MDIO_inst|preamble[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 5.057      ;
; 394.886 ; MDIO:MDIO_inst|mask[2]       ; MDIO:MDIO_inst|preamble[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 5.057      ;
; 394.886 ; MDIO:MDIO_inst|mask[2]       ; MDIO:MDIO_inst|preamble[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 5.057      ;
; 394.886 ; MDIO:MDIO_inst|mask[2]       ; MDIO:MDIO_inst|preamble[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 5.057      ;
; 394.886 ; MDIO:MDIO_inst|mask[2]       ; MDIO:MDIO_inst|preamble[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 5.057      ;
; 394.886 ; MDIO:MDIO_inst|mask[2]       ; MDIO:MDIO_inst|preamble[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 5.057      ;
; 394.886 ; MDIO:MDIO_inst|mask[2]       ; MDIO:MDIO_inst|preamble[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 5.057      ;
; 394.888 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.074     ; 5.038      ;
; 394.888 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.074     ; 5.038      ;
; 394.888 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.074     ; 5.038      ;
; 394.888 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.074     ; 5.038      ;
; 394.920 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.072     ; 5.008      ;
; 394.920 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.072     ; 5.008      ;
; 394.920 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.072     ; 5.008      ;
; 394.920 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.072     ; 5.008      ;
; 394.920 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.072     ; 5.008      ;
; 394.920 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.072     ; 5.008      ;
; 394.920 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.072     ; 5.008      ;
; 394.920 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.072     ; 5.008      ;
; 394.920 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.072     ; 5.008      ;
; 394.920 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.072     ; 5.008      ;
; 394.920 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.072     ; 5.008      ;
; 394.996 ; MDIO:MDIO_inst|mask[0]       ; MDIO:MDIO_inst|preamble[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 4.947      ;
; 394.996 ; MDIO:MDIO_inst|mask[0]       ; MDIO:MDIO_inst|preamble[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 4.947      ;
; 394.996 ; MDIO:MDIO_inst|mask[0]       ; MDIO:MDIO_inst|preamble[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 4.947      ;
; 394.996 ; MDIO:MDIO_inst|mask[0]       ; MDIO:MDIO_inst|preamble[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 4.947      ;
; 394.996 ; MDIO:MDIO_inst|mask[0]       ; MDIO:MDIO_inst|preamble[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 4.947      ;
; 394.996 ; MDIO:MDIO_inst|mask[0]       ; MDIO:MDIO_inst|preamble[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 4.947      ;
; 394.996 ; MDIO:MDIO_inst|mask[0]       ; MDIO:MDIO_inst|preamble[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 4.947      ;
; 395.152 ; MDIO:MDIO_inst|loop_count[0] ; MDIO:MDIO_inst|preamble[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 4.791      ;
; 395.152 ; MDIO:MDIO_inst|loop_count[0] ; MDIO:MDIO_inst|preamble[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 4.791      ;
; 395.152 ; MDIO:MDIO_inst|loop_count[0] ; MDIO:MDIO_inst|preamble[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 4.791      ;
; 395.152 ; MDIO:MDIO_inst|loop_count[0] ; MDIO:MDIO_inst|preamble[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 4.791      ;
; 395.152 ; MDIO:MDIO_inst|loop_count[0] ; MDIO:MDIO_inst|preamble[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 4.791      ;
; 395.152 ; MDIO:MDIO_inst|loop_count[0] ; MDIO:MDIO_inst|preamble[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 4.791      ;
; 395.152 ; MDIO:MDIO_inst|loop_count[0] ; MDIO:MDIO_inst|preamble[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 4.791      ;
; 395.160 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.074     ; 4.766      ;
; 395.160 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.074     ; 4.766      ;
; 395.160 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.074     ; 4.766      ;
; 395.160 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.074     ; 4.766      ;
; 395.160 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.074     ; 4.766      ;
; 395.160 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.074     ; 4.766      ;
; 395.160 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.074     ; 4.766      ;
; 395.168 ; MDIO:MDIO_inst|loop_count[2] ; MDIO:MDIO_inst|preamble[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 4.775      ;
; 395.168 ; MDIO:MDIO_inst|loop_count[2] ; MDIO:MDIO_inst|preamble[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.057     ; 4.775      ;
+---------+------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 36.585 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 3.359      ;
; 36.585 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 3.359      ;
; 36.585 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 3.359      ;
; 36.585 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 3.359      ;
; 36.722 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 3.211      ;
; 36.722 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 3.211      ;
; 36.722 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 3.211      ;
; 36.722 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 3.211      ;
; 36.727 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 3.206      ;
; 36.727 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 3.206      ;
; 36.727 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 3.206      ;
; 36.727 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 3.206      ;
; 36.817 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 3.127      ;
; 36.867 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 3.066      ;
; 36.867 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 3.066      ;
; 36.867 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 3.066      ;
; 36.867 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 3.066      ;
; 36.873 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 3.060      ;
; 36.873 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 3.060      ;
; 36.873 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 3.060      ;
; 36.873 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 3.060      ;
; 36.890 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 3.043      ;
; 36.890 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 3.043      ;
; 36.890 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 3.043      ;
; 36.890 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 3.043      ;
; 36.954 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.979      ;
; 36.959 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.974      ;
; 37.021 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.912      ;
; 37.021 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.912      ;
; 37.021 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.912      ;
; 37.021 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.912      ;
; 37.065 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 2.879      ;
; 37.065 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 2.879      ;
; 37.065 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.056     ; 2.879      ;
; 37.083 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.850      ;
; 37.083 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.850      ;
; 37.083 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.850      ;
; 37.083 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.850      ;
; 37.084 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.849      ;
; 37.084 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.849      ;
; 37.084 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.849      ;
; 37.084 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.849      ;
; 37.099 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.834      ;
; 37.105 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.828      ;
; 37.122 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.811      ;
; 37.168 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.075     ; 2.757      ;
; 37.173 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.075     ; 2.752      ;
; 37.253 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.680      ;
; 37.270 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.663      ;
; 37.270 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.663      ;
; 37.270 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.663      ;
; 37.270 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.663      ;
; 37.313 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.075     ; 2.612      ;
; 37.315 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.618      ;
; 37.316 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.617      ;
; 37.318 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.615      ;
; 37.318 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.615      ;
; 37.318 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.615      ;
; 37.319 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.075     ; 2.606      ;
; 37.323 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.610      ;
; 37.323 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.610      ;
; 37.323 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.610      ;
; 37.330 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.603      ;
; 37.330 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.603      ;
; 37.330 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.603      ;
; 37.330 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.603      ;
; 37.336 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.075     ; 2.589      ;
; 37.390 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.073     ; 2.537      ;
; 37.395 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.073     ; 2.532      ;
; 37.463 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.470      ;
; 37.463 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.470      ;
; 37.463 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.470      ;
; 37.467 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.075     ; 2.458      ;
; 37.469 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.464      ;
; 37.469 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.464      ;
; 37.469 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.464      ;
; 37.486 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.447      ;
; 37.486 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.447      ;
; 37.486 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.447      ;
; 37.502 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.431      ;
; 37.529 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.075     ; 2.396      ;
; 37.530 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.075     ; 2.395      ;
; 37.535 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.073     ; 2.392      ;
; 37.541 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.073     ; 2.386      ;
; 37.558 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.073     ; 2.369      ;
; 37.562 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.067     ; 2.371      ;
; 37.565 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.370      ;
; 37.565 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.370      ;
; 37.565 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.370      ;
; 37.565 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.370      ;
; 37.565 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.370      ;
; 37.570 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.365      ;
; 37.570 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.365      ;
; 37.570 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.365      ;
; 37.570 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.365      ;
; 37.570 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.065     ; 2.365      ;
; 37.590 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.278      ; 2.716      ;
; 37.590 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.278      ; 2.716      ;
; 37.591 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.283      ; 2.720      ;
; 37.595 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.278      ; 2.711      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.334 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|start_wrpoll_reg                                                                                 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|start_wrpoll_reg                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.574      ;
; 0.335 ; Led_control:Control_LED0|LED                                                                                                                                                    ; Led_control:Control_LED0|LED                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                             ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Led_flash:Flash_LED1|LED                                                                                                                                                        ; Led_flash:Flash_LED1|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                           ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                  ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Reconfigure:Recon_inst|WriteParam                                                                                                                                               ; Reconfigure:Recon_inst|WriteParam                                                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                           ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_source_update_state                                                              ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_source_update_state                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.574      ;
; 0.336 ; Led_flash:Flash_LED3|LED                                                                                                                                                        ; Led_flash:Flash_LED3|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Led_flash:Flash_LED2|LED                                                                                                                                                        ; Led_flash:Flash_LED2|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Led_flash:Flash_LED6|LED                                                                                                                                                        ; Led_flash:Flash_LED6|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|end_pgwrop_reg                                                                                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|end_pgwrop_reg                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_data_state                                                                        ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_data_state                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_pre_data_state                                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_pre_data_state                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_data_state                                                                       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_data_state                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_pre_data_state                                                                   ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_pre_data_state                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_post_data_state                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_post_data_state                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_source_update_state                                                               ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_source_update_state                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_address_state                                                                     ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_address_state                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                 ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_post_state                                                                        ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_post_state                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.574      ;
; 0.337 ; Led_flash:Flash_LED4|LED                                                                                                                                                        ; Led_flash:Flash_LED4|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                            ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; write                                                                                                                                                                           ; write                                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                            ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; state[2]                                                                                                                                                                        ; state[2]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; state[3]                                                                                                                                                                        ; state[3]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; sector_erase                                                                                                                                                                    ; sector_erase                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; send_more                                                                                                                                                                       ; send_more                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; shift_bytes                                                                                                                                                                     ; shift_bytes                                                                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; write_enable                                                                                                                                                                    ; write_enable                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; erase_done                                                                                                                                                                      ; erase_done                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; rdreq                                                                                                                                                                           ; rdreq                                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.574      ;
; 0.338 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|ncs_reg                                                                                          ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|ncs_reg                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                            ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                            ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; erase_ACK                                                                                                                                                                       ; erase_ACK                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; state[0]                                                                                                                                                                        ; state[0]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; state[1]                                                                                                                                                                        ; state[1]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.574      ;
; 0.349 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe1                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe1                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.588      ;
; 0.350 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.588      ;
; 0.350 ; Reconfigure:Recon_inst|ConfigState[0]                                                                                                                                           ; Reconfigure:Recon_inst|ConfigState[0]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.588      ;
; 0.351 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.588      ;
; 0.352 ; PHY_state.00001                                                                                                                                                                 ; PHY_state.00001                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.588      ;
; 0.352 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.588      ;
; 0.364 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.375      ; 0.934      ;
; 0.377 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.614      ;
; 0.378 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.615      ;
; 0.381 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.375      ; 0.951      ;
; 0.387 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|start_wrpoll_reg                                                                                 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|start_wrpoll_reg2                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.627      ;
; 0.387 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[16]                                                                                     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[17]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.626      ;
; 0.388 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.627      ;
; 0.388 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.627      ;
; 0.389 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[3]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.626      ;
; 0.390 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[1]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.627      ;
; 0.391 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[6]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.628      ;
; 0.391 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[2]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.627      ;
; 0.391 ; byte_count[8]                                                                                                                                                                   ; byte_count[8]                                                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.628      ;
; 0.392 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[4]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.628      ;
; 0.393 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[0]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.629      ;
; 0.397 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.636      ;
; 0.405 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.644      ;
; 0.405 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.644      ;
; 0.410 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[3]                                                                                 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[4]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.647      ;
; 0.410 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[0]                                                                                 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[1]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.647      ;
; 0.415 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[2]                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.654      ;
; 0.441 ; Reconfigure:Recon_inst|ConfigState[4]                                                                                                                                           ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.680      ;
; 0.477 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~portb_address_reg0                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.313      ; 0.985      ;
; 0.485 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.724      ;
; 0.487 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.726      ;
; 0.493 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.732      ;
; 0.494 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.733      ;
; 0.496 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[8]                                                                                      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[9]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.735      ;
; 0.497 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[17]                                                                                     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[18]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.736      ;
; 0.497 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.736      ;
; 0.497 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.736      ;
; 0.497 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[27]                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[26]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.735      ;
; 0.497 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[20]                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[19]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.735      ;
; 0.497 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[4]                                                                              ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.735      ;
; 0.497 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe3a1[0]                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe3a0[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.736      ;
; 0.498 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[11]                                                                                     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[12]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.335 ; reset                    ; reset                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; start_up[2]              ; start_up[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; write_PHY                ; write_PHY                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.574      ;
; 0.335 ; start_up[1]              ; start_up[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.574      ;
; 0.337 ; reset_CRC                ; reset_CRC                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; state_Tx.RESET           ; state_Tx.RESET           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; interframe[0]            ; interframe[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.574      ;
; 0.338 ; sync_Tx_CTL              ; sync_Tx_CTL              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; send_more_ACK            ; send_more_ACK            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; state_Tx.SEND            ; state_Tx.SEND            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; state_Tx.SENDIP          ; state_Tx.SENDIP          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; state_Tx.SENDMAC         ; state_Tx.SENDMAC         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; state_Tx.CRC             ; state_Tx.CRC             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.574      ;
; 0.349 ; start_up[0]              ; start_up[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.588      ;
; 0.351 ; interframe[1]            ; interframe[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.588      ;
; 0.375 ; reset_count[9]           ; reset_count[9]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.613      ;
; 0.382 ; rdaddress[6]             ; rdaddress[6]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.619      ;
; 0.390 ; interframe[1]            ; interframe[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.627      ;
; 0.391 ; CRC32:CRC32_inst|crc[9]  ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.629      ;
; 0.391 ; temp_MAC[19]             ; temp_MAC[27]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.627      ;
; 0.391 ; interframe[1]            ; interframe[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.628      ;
; 0.392 ; temp_MAC[1]              ; temp_MAC[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.627      ;
; 0.392 ; temp_IP[7]               ; temp_IP[15]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.627      ;
; 0.392 ; temp_MAC[39]             ; temp_MAC[47]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.628      ;
; 0.392 ; temp_MAC[23]             ; temp_MAC[31]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.627      ;
; 0.392 ; temp_MAC[15]             ; temp_MAC[23]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.627      ;
; 0.393 ; temp_MAC[30]             ; temp_MAC[38]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.628      ;
; 0.393 ; temp_MAC[14]             ; temp_MAC[22]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.628      ;
; 0.393 ; temp_MAC[13]             ; temp_MAC[21]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.628      ;
; 0.393 ; temp_MAC[25]             ; temp_MAC[33]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.628      ;
; 0.393 ; temp_IP[1]               ; temp_IP[9]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.628      ;
; 0.393 ; temp_MAC[0]              ; temp_MAC[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.628      ;
; 0.393 ; temp_IP[16]              ; temp_IP[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.628      ;
; 0.393 ; temp_MAC[18]             ; temp_MAC[26]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.628      ;
; 0.394 ; temp_MAC[12]             ; temp_MAC[20]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.629      ;
; 0.394 ; temp_MAC[9]              ; temp_MAC[17]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.629      ;
; 0.394 ; temp_IP[17]              ; temp_IP[25]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.629      ;
; 0.394 ; temp_MAC[16]             ; temp_MAC[24]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.629      ;
; 0.416 ; MAC_count[4]             ; MAC_count[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.651      ;
; 0.418 ; start_up[1]              ; start_up[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.657      ;
; 0.428 ; IP_count[4]              ; IP_count[4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.663      ;
; 0.437 ; start_up[1]              ; start_up[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.676      ;
; 0.445 ; state_Tx.CRC             ; send_more_ACK            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.681      ;
; 0.486 ; CRC32:CRC32_inst|crc[26] ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.724      ;
; 0.487 ; CRC32:CRC32_inst|crc[16] ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.725      ;
; 0.488 ; CRC32:CRC32_inst|crc[19] ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.726      ;
; 0.489 ; CRC32:CRC32_inst|crc[22] ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.727      ;
; 0.499 ; temp_MAC[37]             ; temp_MAC[45]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.735      ;
; 0.500 ; temp_IP[3]               ; temp_IP[11]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.735      ;
; 0.500 ; temp_IP[9]               ; temp_IP[17]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.735      ;
; 0.500 ; temp_MAC[24]             ; temp_MAC[32]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.735      ;
; 0.500 ; temp_MAC[8]              ; temp_MAC[16]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.735      ;
; 0.500 ; temp_IP[0]               ; temp_IP[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.735      ;
; 0.500 ; temp_MAC[2]              ; temp_MAC[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.735      ;
; 0.501 ; temp_IP[12]              ; temp_IP[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.736      ;
; 0.502 ; temp_MAC[35]             ; temp_MAC[43]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.738      ;
; 0.503 ; temp_IP[11]              ; temp_IP[19]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.738      ;
; 0.508 ; CRC32:CRC32_inst|crc[5]  ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.746      ;
; 0.516 ; temp_IP[10]              ; temp_IP[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.753      ;
; 0.543 ; CRC32:CRC32_inst|crc[11] ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.781      ;
; 0.551 ; temp_MAC[38]             ; temp_MAC[46]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.786      ;
; 0.552 ; temp_MAC[20]             ; temp_MAC[28]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.787      ;
; 0.552 ; temp_MAC[29]             ; temp_MAC[37]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.787      ;
; 0.554 ; temp_MAC[28]             ; temp_MAC[36]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.789      ;
; 0.557 ; CRC32:CRC32_inst|crc[3]  ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.795      ;
; 0.569 ; CRC32:CRC32_inst|crc[7]  ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.806      ;
; 0.571 ; temp_MAC[36]             ; temp_MAC[44]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.807      ;
; 0.573 ; temp_MAC[10]             ; temp_MAC[18]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.808      ;
; 0.574 ; temp_MAC[22]             ; temp_MAC[30]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.809      ;
; 0.574 ; temp_IP[13]              ; temp_IP[21]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.809      ;
; 0.574 ; temp_IP[5]               ; temp_IP[13]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.809      ;
; 0.574 ; temp_IP[8]               ; temp_IP[16]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.809      ;
; 0.574 ; temp_IP[23]              ; temp_IP[31]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.809      ;
; 0.574 ; temp_IP[2]               ; temp_IP[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.809      ;
; 0.574 ; data_count[3]            ; data_count[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.810      ;
; 0.575 ; reset_count[8]           ; reset_count[8]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.813      ;
; 0.575 ; temp_IP[21]              ; temp_IP[29]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.810      ;
; 0.576 ; CRC32:CRC32_inst|crc[14] ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.814      ;
; 0.576 ; temp_IP[22]              ; temp_IP[30]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.811      ;
; 0.577 ; reset_count[1]           ; reset_count[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.815      ;
; 0.577 ; reset_count[2]           ; reset_count[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.815      ;
; 0.577 ; reset_count[5]           ; reset_count[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.815      ;
; 0.577 ; temp_MAC[27]             ; temp_MAC[35]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.813      ;
; 0.577 ; temp_MAC[21]             ; temp_MAC[29]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.812      ;
; 0.577 ; state_Tx.CRC             ; reset_CRC                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.814      ;
; 0.578 ; CRC32:CRC32_inst|crc[27] ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.816      ;
; 0.578 ; CRC32:CRC32_inst|crc[24] ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.816      ;
; 0.578 ; reset_count[7]           ; reset_count[7]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.816      ;
; 0.578 ; temp_IP[4]               ; temp_IP[12]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.813      ;
; 0.578 ; data_count[8]            ; data_count[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.814      ;
; 0.578 ; interframe[4]            ; interframe[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.815      ;
; 0.579 ; reset_count[4]           ; reset_count[4]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.817      ;
; 0.579 ; data_count[7]            ; data_count[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.815      ;
; 0.579 ; data_count[5]            ; data_count[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.815      ;
; 0.579 ; interframe[2]            ; interframe[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.816      ;
; 0.580 ; temp_IP[14]              ; temp_IP[22]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.815      ;
; 0.580 ; rdaddress[5]             ; rdaddress[5]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.817      ;
; 0.580 ; interframe[5]            ; interframe[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.817      ;
; 0.581 ; data_count[6]            ; data_count[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.817      ;
; 0.581 ; data_count[4]            ; data_count[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.817      ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'PHY_RX_CLOCK_2'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.336 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.574      ;
; 0.338 ; send_IP                                                                                                                                                         ; send_IP                                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; PHY_Rx_state.START                                                                                                                                              ; PHY_Rx_state.START                                                                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; erase                                                                                                                                                           ; erase                                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; send_MAC                                                                                                                                                        ; send_MAC                                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.574      ;
; 0.339 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.067      ; 0.574      ;
; 0.339 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.067      ; 0.574      ;
; 0.339 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.067      ; 0.574      ;
; 0.339 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.067      ; 0.574      ;
; 0.339 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.067      ; 0.574      ;
; 0.339 ; write_IP                                                                                                                                                        ; write_IP                                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.067      ; 0.574      ;
; 0.372 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.610      ;
; 0.389 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.627      ;
; 0.390 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.628      ;
; 0.392 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.630      ;
; 0.393 ; PHY_output[101]                                                                                                                                                 ; PHY_output[109]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.631      ;
; 0.393 ; PHY_output[60]                                                                                                                                                  ; PHY_output[68]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.631      ;
; 0.393 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.067      ; 0.628      ;
; 0.394 ; PHY_output[96]                                                                                                                                                  ; PHY_output[104]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.632      ;
; 0.394 ; PHY_output[103]                                                                                                                                                 ; PHY_output[111]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.632      ;
; 0.395 ; PHY_output[99]                                                                                                                                                  ; PHY_output[107]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.633      ;
; 0.395 ; PHY_output[91]                                                                                                                                                  ; PHY_output[99]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.633      ;
; 0.395 ; PHY_output[93]                                                                                                                                                  ; PHY_output[101]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.633      ;
; 0.395 ; PHY_output[88]                                                                                                                                                  ; PHY_output[96]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.633      ;
; 0.395 ; PHY_output[97]                                                                                                                                                  ; PHY_output[105]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.633      ;
; 0.395 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[0]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.384      ; 0.974      ;
; 0.395 ; PHY_output[57]                                                                                                                                                  ; PHY_output[65]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.633      ;
; 0.395 ; PHY_output[13]                                                                                                                                                  ; PHY_output[21]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.633      ;
; 0.396 ; PHY_output[100]                                                                                                                                                 ; PHY_output[108]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.634      ;
; 0.396 ; PHY_output[102]                                                                                                                                                 ; PHY_output[110]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.634      ;
; 0.396 ; PHY_output[94]                                                                                                                                                  ; PHY_output[102]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.634      ;
; 0.396 ; PHY_output[95]                                                                                                                                                  ; PHY_output[103]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.634      ;
; 0.396 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[0]                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.634      ;
; 0.396 ; PHY_output[59]                                                                                                                                                  ; PHY_output[67]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.634      ;
; 0.396 ; PHY_output[45]                                                                                                                                                  ; PHY_output[53]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.634      ;
; 0.396 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.634      ;
; 0.397 ; PHY_output[89]                                                                                                                                                  ; PHY_output[97]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.635      ;
; 0.398 ; PHY_output[90]                                                                                                                                                  ; PHY_output[98]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.636      ;
; 0.398 ; PHY_output[40]                                                                                                                                                  ; PHY_output[48]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.636      ;
; 0.399 ; PHY_output[98]                                                                                                                                                  ; PHY_output[106]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.637      ;
; 0.400 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[1]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.384      ; 0.979      ;
; 0.401 ; PHY_output[61]                                                                                                                                                  ; PHY_output[69]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.639      ;
; 0.401 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.067      ; 0.636      ;
; 0.402 ; PHY_Rx_state.READIP                                                                                                                                             ; send_IP                                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.638      ;
; 0.404 ; PHY_output[48]                                                                                                                                                  ; PHY_output[56]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.642      ;
; 0.404 ; PHY_Rx_state.READIP                                                                                                                                             ; read_IP                                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.068      ; 0.640      ;
; 0.407 ; PHY_output[12]                                                                                                                                                  ; PHY_output[20]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.069      ; 0.644      ;
; 0.408 ; PHY_output[83]                                                                                                                                                  ; PHY_output[91]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.646      ;
; 0.408 ; PHY_output[80]                                                                                                                                                  ; PHY_output[88]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.646      ;
; 0.408 ; PHY_output[87]                                                                                                                                                  ; PHY_output[95]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.646      ;
; 0.408 ; PHY_output[79]                                                                                                                                                  ; PHY_output[87]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.646      ;
; 0.408 ; PHY_output[1]                                                                                                                                                   ; PHY_output[9]                                                                                                                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.069      ; 0.645      ;
; 0.408 ; PHY_output[7]                                                                                                                                                   ; PHY_output[15]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.646      ;
; 0.409 ; PHY_output[70]                                                                                                                                                  ; PHY_output[78]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.647      ;
; 0.409 ; PHY_output[75]                                                                                                                                                  ; PHY_output[83]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.647      ;
; 0.409 ; PHY_output[85]                                                                                                                                                  ; PHY_output[93]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.647      ;
; 0.409 ; PHY_output[10]                                                                                                                                                  ; PHY_output[18]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.069      ; 0.646      ;
; 0.410 ; PHY_output[65]                                                                                                                                                  ; PHY_output[73]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.648      ;
; 0.411 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[8]                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.649      ;
; 0.414 ; PHY_output[28]                                                                                                                                                  ; PHY_output[36]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.652      ;
; 0.415 ; PHY_output[36]                                                                                                                                                  ; PHY_output[44]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.653      ;
; 0.415 ; PHY_output[14]                                                                                                                                                  ; PHY_output[22]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.653      ;
; 0.417 ; PHY_output[6]                                                                                                                                                   ; PHY_output[14]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.655      ;
; 0.417 ; PHY_output[26]                                                                                                                                                  ; PHY_output[34]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.655      ;
; 0.421 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[6]                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.659      ;
; 0.433 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[2]                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.671      ;
; 0.439 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.306      ; 0.940      ;
; 0.451 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.324      ; 0.970      ;
; 0.480 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.718      ;
; 0.484 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.067      ; 0.719      ;
; 0.486 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.724      ;
; 0.498 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.736      ;
; 0.499 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.737      ;
; 0.508 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.067      ; 0.743      ;
; 0.513 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.751      ;
; 0.526 ; PHY_output[58]                                                                                                                                                  ; PHY_output[66]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.764      ;
; 0.528 ; PHY_output[92]                                                                                                                                                  ; PHY_output[100]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.766      ;
; 0.528 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|rdptr_g[0]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.067      ; 0.763      ;
; 0.530 ; PHY_output[43]                                                                                                                                                  ; PHY_output[51]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.769      ;
; 0.534 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.773      ;
; 0.535 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.773      ;
; 0.536 ; PHY_output[76]                                                                                                                                                  ; PHY_output[84]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.071      ; 0.775      ;
; 0.536 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.774      ;
; 0.536 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.774      ;
; 0.536 ; PHY_output[8]                                                                                                                                                   ; PHY_output[16]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.070      ; 0.774      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                  ;
+-------+-------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.336 ; EEPROM:EEPROM_inst|IP_flag                ; EEPROM:EEPROM_inst|IP_flag                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; EEPROM:EEPROM_inst|IP_ready               ; EEPROM:EEPROM_inst|IP_ready               ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.574      ;
; 0.336 ; EEPROM:EEPROM_inst|MAC_ready              ; EEPROM:EEPROM_inst|MAC_ready              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.574      ;
; 0.337 ; EEPROM:EEPROM_inst|EEPROM_write[0]        ; EEPROM:EEPROM_inst|EEPROM_write[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; EEPROM:EEPROM_inst|SCK                    ; EEPROM:EEPROM_inst|SCK                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; EEPROM:EEPROM_inst|IP_write_done          ; EEPROM:EEPROM_inst|IP_write_done          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; EEPROM:EEPROM_inst|EEPROM[3]              ; EEPROM:EEPROM_inst|EEPROM[3]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; MDIO:MDIO_inst|MDIO                       ; MDIO:MDIO_inst|MDIO                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; MDIO:MDIO_inst|read[2]                    ; MDIO:MDIO_inst|read[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; MDIO:MDIO_inst|write[3]                   ; MDIO:MDIO_inst|write[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.574      ;
; 0.337 ; MDIO:MDIO_inst|write[2]                   ; MDIO:MDIO_inst|write[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|MDIO2                      ; MDIO:MDIO_inst|MDIO2                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|temp_address[0]            ; MDIO:MDIO_inst|temp_address[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|read_done                  ; MDIO:MDIO_inst|read_done                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|address2[0]                ; MDIO:MDIO_inst|address2[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|address2[1]                ; MDIO:MDIO_inst|address2[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|address2[2]                ; MDIO:MDIO_inst|address2[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|read[1]                    ; MDIO:MDIO_inst|read[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|write[1]                   ; MDIO:MDIO_inst|write[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|address[2]                 ; MDIO:MDIO_inst|address[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|address[1]                 ; MDIO:MDIO_inst|address[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.338 ; MDIO:MDIO_inst|address[0]                 ; MDIO:MDIO_inst|address[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.574      ;
; 0.351 ; MDIO:MDIO_inst|read[0]                    ; MDIO:MDIO_inst|read[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.588      ;
; 0.379 ; MDIO:MDIO_inst|preamble2[5]               ; MDIO:MDIO_inst|preamble2[5]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.615      ;
; 0.379 ; MDIO:MDIO_inst|preamble[6]                ; MDIO:MDIO_inst|preamble[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.616      ;
; 0.379 ; MDIO:MDIO_inst|loop_count[4]              ; MDIO:MDIO_inst|loop_count[4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.615      ;
; 0.380 ; MDIO:MDIO_inst|address[1]                 ; MDIO:MDIO_inst|address[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.616      ;
; 0.388 ; EEPROM:EEPROM_inst|EEPROM_read[7]         ; EEPROM:EEPROM_inst|EEPROM_read[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.626      ;
; 0.388 ; EEPROM:EEPROM_inst|EEPROM_read[1]         ; EEPROM:EEPROM_inst|EEPROM_read[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.626      ;
; 0.388 ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.626      ;
; 0.388 ; EEPROM:EEPROM_inst|EEPROM_write[45]       ; EEPROM:EEPROM_inst|EEPROM_write[46]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.626      ;
; 0.388 ; EEPROM:EEPROM_inst|EEPROM_write[42]       ; EEPROM:EEPROM_inst|EEPROM_write[43]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.626      ;
; 0.388 ; EEPROM:EEPROM_inst|EEPROM_write[33]       ; EEPROM:EEPROM_inst|EEPROM_write[34]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.626      ;
; 0.388 ; EEPROM:EEPROM_inst|EEPROM_write[7]        ; EEPROM:EEPROM_inst|EEPROM_write[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.626      ;
; 0.388 ; EEPROM:EEPROM_inst|EEPROM_write[6]        ; EEPROM:EEPROM_inst|EEPROM_write[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.626      ;
; 0.389 ; EEPROM:EEPROM_inst|EEPROM_read[10]        ; EEPROM:EEPROM_inst|EEPROM_read[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.627      ;
; 0.389 ; EEPROM:EEPROM_inst|EEPROM_read[9]         ; EEPROM:EEPROM_inst|EEPROM_read[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.627      ;
; 0.389 ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.627      ;
; 0.389 ; EEPROM:EEPROM_inst|EEPROM_write[41]       ; EEPROM:EEPROM_inst|EEPROM_write[42]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.627      ;
; 0.389 ; EEPROM:EEPROM_inst|EEPROM_write[38]       ; EEPROM:EEPROM_inst|EEPROM_write[39]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.627      ;
; 0.389 ; EEPROM:EEPROM_inst|EEPROM_write[30]       ; EEPROM:EEPROM_inst|EEPROM_write[31]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.627      ;
; 0.389 ; EEPROM:EEPROM_inst|EEPROM_write[4]        ; EEPROM:EEPROM_inst|EEPROM_write[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.627      ;
; 0.390 ; EEPROM:EEPROM_inst|EEPROM_read[11]        ; EEPROM:EEPROM_inst|EEPROM_read[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.628      ;
; 0.390 ; EEPROM:EEPROM_inst|EEPROM_read[8]         ; EEPROM:EEPROM_inst|EEPROM_read[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.628      ;
; 0.390 ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.628      ;
; 0.390 ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.628      ;
; 0.390 ; EEPROM:EEPROM_inst|EEPROM_write[46]       ; EEPROM:EEPROM_inst|EEPROM_write[47]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.628      ;
; 0.390 ; EEPROM:EEPROM_inst|EEPROM_write[39]       ; EEPROM:EEPROM_inst|EEPROM_write[40]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.628      ;
; 0.390 ; EEPROM:EEPROM_inst|EEPROM_write[37]       ; EEPROM:EEPROM_inst|EEPROM_write[38]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.628      ;
; 0.390 ; EEPROM:EEPROM_inst|EEPROM_write[36]       ; EEPROM:EEPROM_inst|EEPROM_write[37]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.628      ;
; 0.390 ; EEPROM:EEPROM_inst|EEPROM_write[35]       ; EEPROM:EEPROM_inst|EEPROM_write[36]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.628      ;
; 0.390 ; EEPROM:EEPROM_inst|EEPROM_write[19]       ; EEPROM:EEPROM_inst|EEPROM_write[20]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.628      ;
; 0.390 ; MDIO:MDIO_inst|temp_address[2]            ; MDIO:MDIO_inst|temp_address[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.627      ;
; 0.391 ; EEPROM:EEPROM_inst|EEPROM_read[14]        ; EEPROM:EEPROM_inst|EEPROM_read[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.629      ;
; 0.391 ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.629      ;
; 0.391 ; EEPROM:EEPROM_inst|EEPROM_write[44]       ; EEPROM:EEPROM_inst|EEPROM_write[45]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.629      ;
; 0.391 ; EEPROM:EEPROM_inst|EEPROM_write[27]       ; EEPROM:EEPROM_inst|EEPROM_write[28]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.629      ;
; 0.391 ; EEPROM:EEPROM_inst|EEPROM_write[15]       ; EEPROM:EEPROM_inst|EEPROM_write[16]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.629      ;
; 0.391 ; EEPROM:EEPROM_inst|EEPROM_write[14]       ; EEPROM:EEPROM_inst|EEPROM_write[15]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.629      ;
; 0.391 ; EEPROM:EEPROM_inst|EEPROM_write[5]        ; EEPROM:EEPROM_inst|EEPROM_write[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.629      ;
; 0.391 ; MDIO:MDIO_inst|temp_reg_data[4]           ; MDIO:MDIO_inst|temp_reg_data[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.627      ;
; 0.391 ; MDIO:MDIO_inst|temp_reg_data[2]           ; MDIO:MDIO_inst|temp_reg_data[3]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.627      ;
; 0.392 ; EEPROM:EEPROM_inst|EEPROM_write[9]        ; EEPROM:EEPROM_inst|EEPROM_write[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.630      ;
; 0.392 ; MDIO:MDIO_inst|temp_reg_data[0]           ; MDIO:MDIO_inst|temp_reg_data[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.628      ;
; 0.393 ; EEPROM:EEPROM_inst|This_MAC[41]           ; EEPROM:EEPROM_inst|This_MAC[42]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.631      ;
; 0.394 ; EEPROM:EEPROM_inst|This_MAC[37]           ; EEPROM:EEPROM_inst|This_MAC[38]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.632      ;
; 0.394 ; EEPROM:EEPROM_inst|This_MAC[7]            ; EEPROM:EEPROM_inst|This_MAC[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.631      ;
; 0.395 ; EEPROM:EEPROM_inst|This_MAC[42]           ; EEPROM:EEPROM_inst|This_MAC[43]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.633      ;
; 0.395 ; EEPROM:EEPROM_inst|This_MAC[32]           ; EEPROM:EEPROM_inst|This_MAC[33]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.633      ;
; 0.396 ; EEPROM:EEPROM_inst|This_MAC[44]           ; EEPROM:EEPROM_inst|This_MAC[45]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.634      ;
; 0.396 ; EEPROM:EEPROM_inst|This_MAC[24]           ; EEPROM:EEPROM_inst|This_MAC[25]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.634      ;
; 0.396 ; EEPROM:EEPROM_inst|This_MAC[1]            ; EEPROM:EEPROM_inst|This_MAC[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.633      ;
; 0.397 ; EEPROM:EEPROM_inst|This_MAC[29]           ; EEPROM:EEPROM_inst|This_MAC[30]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.635      ;
; 0.397 ; EEPROM:EEPROM_inst|This_MAC[18]           ; EEPROM:EEPROM_inst|This_MAC[19]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.634      ;
; 0.397 ; EEPROM:EEPROM_inst|This_MAC[15]           ; EEPROM:EEPROM_inst|This_MAC[16]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.635      ;
; 0.397 ; EEPROM:EEPROM_inst|This_MAC[13]           ; EEPROM:EEPROM_inst|This_MAC[14]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.635      ;
; 0.397 ; EEPROM:EEPROM_inst|This_MAC[11]           ; EEPROM:EEPROM_inst|This_MAC[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.634      ;
; 0.397 ; EEPROM:EEPROM_inst|This_MAC[6]            ; EEPROM:EEPROM_inst|This_MAC[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.634      ;
; 0.397 ; EEPROM:EEPROM_inst|This_IP[12]            ; EEPROM:EEPROM_inst|This_IP[13]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.634      ;
; 0.397 ; EEPROM:EEPROM_inst|This_IP[7]             ; EEPROM:EEPROM_inst|This_IP[8]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.634      ;
; 0.397 ; EEPROM:EEPROM_inst|This_IP[4]             ; EEPROM:EEPROM_inst|This_IP[5]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.634      ;
; 0.398 ; EEPROM:EEPROM_inst|This_MAC[27]           ; EEPROM:EEPROM_inst|This_MAC[28]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.636      ;
; 0.398 ; EEPROM:EEPROM_inst|This_MAC[22]           ; EEPROM:EEPROM_inst|This_MAC[23]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.636      ;
; 0.398 ; EEPROM:EEPROM_inst|This_MAC[10]           ; EEPROM:EEPROM_inst|This_MAC[11]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.635      ;
; 0.398 ; MDIO:MDIO_inst|temp_reg_data[5]           ; MDIO:MDIO_inst|temp_reg_data[6]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.634      ;
; 0.399 ; MDIO:MDIO_inst|temp_reg_data[5]           ; MDIO:MDIO_inst|register_data[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.635      ;
; 0.407 ; EEPROM:EEPROM_inst|This_MAC[38]           ; EEPROM:EEPROM_inst|This_MAC[39]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.645      ;
; 0.408 ; EEPROM:EEPROM_inst|This_IP[0]             ; EEPROM:EEPROM_inst|This_IP[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.645      ;
; 0.408 ; MDIO:MDIO_inst|address2[0]                ; MDIO:MDIO_inst|address2[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.644      ;
; 0.409 ; EEPROM:EEPROM_inst|This_MAC[46]           ; EEPROM:EEPROM_inst|This_MAC[47]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.647      ;
; 0.409 ; EEPROM:EEPROM_inst|This_MAC[4]            ; EEPROM:EEPROM_inst|This_MAC[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.646      ;
; 0.409 ; EEPROM:EEPROM_inst|This_MAC[2]            ; EEPROM:EEPROM_inst|This_MAC[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.646      ;
; 0.409 ; EEPROM:EEPROM_inst|This_IP[28]            ; EEPROM:EEPROM_inst|This_IP[29]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.646      ;
; 0.409 ; EEPROM:EEPROM_inst|This_IP[27]            ; EEPROM:EEPROM_inst|This_IP[28]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.646      ;
; 0.409 ; EEPROM:EEPROM_inst|This_IP[24]            ; EEPROM:EEPROM_inst|This_IP[25]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.646      ;
; 0.409 ; EEPROM:EEPROM_inst|This_IP[10]            ; EEPROM:EEPROM_inst|This_IP[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.646      ;
; 0.409 ; EEPROM:EEPROM_inst|This_IP[1]             ; EEPROM:EEPROM_inst|This_IP[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.646      ;
; 0.410 ; EEPROM:EEPROM_inst|This_IP[23]            ; EEPROM:EEPROM_inst|This_IP[24]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.647      ;
; 0.411 ; EEPROM:EEPROM_inst|This_IP[17]            ; EEPROM:EEPROM_inst|This_IP[18]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.648      ;
; 0.423 ; EEPROM:EEPROM_inst|shift_count[5]         ; EEPROM:EEPROM_inst|shift_count[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.660      ;
+-------+-------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.337 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.417      ; 0.949      ;
; 0.341 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.574      ;
; 0.345 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.409      ; 0.949      ;
; 0.376 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.609      ;
; 0.380 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.409      ; 0.984      ;
; 0.388 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.621      ;
; 0.389 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.622      ;
; 0.393 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.626      ;
; 0.394 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.627      ;
; 0.415 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.648      ;
; 0.505 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.738      ;
; 0.527 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.409      ; 1.131      ;
; 0.540 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 0.775      ;
; 0.541 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.066      ; 0.775      ;
; 0.541 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.774      ;
; 0.542 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.775      ;
; 0.544 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.777      ;
; 0.555 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 0.790      ;
; 0.556 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 0.791      ;
; 0.558 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 0.793      ;
; 0.562 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.795      ;
; 0.576 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.409      ; 1.180      ;
; 0.609 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.842      ;
; 0.611 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.844      ;
; 0.612 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.845      ;
; 0.613 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.064      ; 0.845      ;
; 0.619 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.852      ;
; 0.620 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.853      ;
; 0.623 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.856      ;
; 0.629 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.862      ;
; 0.639 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.872      ;
; 0.718 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.951      ;
; 0.718 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.951      ;
; 0.718 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.951      ;
; 0.727 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 0.960      ;
; 0.772 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[1]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.080      ; 1.020      ;
; 0.778 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[4]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.080      ; 1.026      ;
; 0.807 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.409      ; 1.411      ;
; 0.813 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[3]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.080      ; 1.061      ;
; 0.956 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 1.189      ;
; 0.957 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 1.190      ;
; 0.957 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 1.190      ;
; 0.962 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.067      ; 1.197      ;
; 0.969 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[0]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.080      ; 1.217      ;
; 0.977 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[2]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.080      ; 1.225      ;
; 1.062 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.409      ; 1.666      ;
; 1.096 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.409      ; 1.700      ;
; 1.220 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.409      ; 1.824      ;
; 1.220 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.411      ; 1.826      ;
; 1.254 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.409      ; 1.858      ;
; 1.254 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.411      ; 1.860      ;
; 1.298 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.409      ; 1.902      ;
; 1.300 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.409      ; 1.904      ;
; 1.333 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.409      ; 1.937      ;
; 1.455 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.409      ; 2.059      ;
; 1.456 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.409      ; 2.060      ;
; 1.456 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.411      ; 2.062      ;
; 1.458 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.409      ; 2.062      ;
; 1.458 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.411      ; 2.064      ;
; 1.469 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.409      ; 2.073      ;
; 1.491 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.409      ; 2.095      ;
; 1.491 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.411      ; 2.097      ;
; 1.495 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.409      ; 2.099      ;
; 1.500 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 1.733      ;
; 1.500 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 1.733      ;
; 1.500 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 1.733      ;
; 1.500 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 1.733      ;
; 1.500 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 1.733      ;
; 1.534 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 1.767      ;
; 1.534 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 1.767      ;
; 1.534 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 1.767      ;
; 1.534 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 1.767      ;
; 1.534 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 1.767      ;
; 1.579 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.063      ; 1.810      ;
; 1.579 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.409      ; 2.183      ;
; 1.580 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.063      ; 1.811      ;
; 1.580 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.063      ; 1.811      ;
; 1.594 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.409      ; 2.198      ;
; 1.613 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.411      ; 2.219      ;
; 1.613 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.063      ; 1.844      ;
; 1.614 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.063      ; 1.845      ;
; 1.614 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.063      ; 1.845      ;
; 1.627 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.411      ; 2.233      ;
; 1.637 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.056      ; 1.861      ;
; 1.653 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.411      ; 2.259      ;
; 1.671 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.056      ; 1.895      ;
; 1.736 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 1.969      ;
; 1.736 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 1.969      ;
; 1.736 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 1.969      ;
; 1.736 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 1.969      ;
; 1.736 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 1.969      ;
; 1.737 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.411      ; 2.343      ;
; 1.738 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 1.971      ;
; 1.738 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 1.971      ;
; 1.738 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 1.971      ;
; 1.738 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.065      ; 1.971      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'PHY_CLK125'                                                                     ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.349 ; HB_counter[0]  ; HB_counter[0]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.588      ;
; 0.388 ; HB_counter[25] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.627      ;
; 0.563 ; HB_counter[12] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.802      ;
; 0.564 ; HB_counter[16] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.803      ;
; 0.564 ; HB_counter[10] ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.803      ;
; 0.564 ; HB_counter[8]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.803      ;
; 0.564 ; HB_counter[2]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.803      ;
; 0.565 ; HB_counter[24] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.804      ;
; 0.565 ; HB_counter[18] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.804      ;
; 0.567 ; HB_counter[14] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.806      ;
; 0.567 ; HB_counter[3]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.806      ;
; 0.568 ; HB_counter[19] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.807      ;
; 0.568 ; HB_counter[6]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.807      ;
; 0.568 ; HB_counter[4]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.807      ;
; 0.569 ; HB_counter[22] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.808      ;
; 0.569 ; HB_counter[20] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.808      ;
; 0.569 ; HB_counter[13] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.808      ;
; 0.569 ; HB_counter[11] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.808      ;
; 0.570 ; HB_counter[17] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.809      ;
; 0.570 ; HB_counter[15] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.809      ;
; 0.570 ; HB_counter[9]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.809      ;
; 0.570 ; HB_counter[7]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.809      ;
; 0.570 ; HB_counter[5]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.809      ;
; 0.571 ; HB_counter[23] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.810      ;
; 0.571 ; HB_counter[21] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.810      ;
; 0.584 ; HB_counter[0]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.823      ;
; 0.721 ; HB_counter[1]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 0.960      ;
; 0.839 ; HB_counter[12] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.072      ; 1.079      ;
; 0.840 ; HB_counter[3]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.079      ;
; 0.841 ; HB_counter[2]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.080      ;
; 0.841 ; HB_counter[10] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.080      ;
; 0.841 ; HB_counter[16] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.080      ;
; 0.841 ; HB_counter[8]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.080      ;
; 0.841 ; HB_counter[19] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.080      ;
; 0.842 ; HB_counter[24] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.081      ;
; 0.842 ; HB_counter[18] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.081      ;
; 0.845 ; HB_counter[14] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.084      ;
; 0.845 ; HB_counter[11] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.084      ;
; 0.845 ; HB_counter[0]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.084      ;
; 0.845 ; HB_counter[13] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.084      ;
; 0.846 ; HB_counter[6]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.085      ;
; 0.846 ; HB_counter[4]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.085      ;
; 0.846 ; HB_counter[15] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.085      ;
; 0.846 ; HB_counter[9]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.085      ;
; 0.846 ; HB_counter[7]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.085      ;
; 0.846 ; HB_counter[17] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.085      ;
; 0.846 ; HB_counter[5]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.085      ;
; 0.847 ; HB_counter[22] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.086      ;
; 0.847 ; HB_counter[20] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.086      ;
; 0.847 ; HB_counter[23] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.086      ;
; 0.847 ; HB_counter[21] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.086      ;
; 0.854 ; HB_counter[3]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.093      ;
; 0.855 ; HB_counter[19] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.094      ;
; 0.858 ; HB_counter[11] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.072      ; 1.098      ;
; 0.859 ; HB_counter[0]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.098      ;
; 0.859 ; HB_counter[13] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.098      ;
; 0.860 ; HB_counter[9]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.099      ;
; 0.860 ; HB_counter[15] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.099      ;
; 0.860 ; HB_counter[7]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.099      ;
; 0.860 ; HB_counter[17] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.099      ;
; 0.860 ; HB_counter[5]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.099      ;
; 0.861 ; HB_counter[23] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.100      ;
; 0.861 ; HB_counter[21] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.100      ;
; 0.929 ; HB_counter[12] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.072      ; 1.169      ;
; 0.931 ; HB_counter[2]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.170      ;
; 0.931 ; HB_counter[10] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.170      ;
; 0.931 ; HB_counter[8]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.170      ;
; 0.931 ; HB_counter[16] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.170      ;
; 0.932 ; HB_counter[18] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.171      ;
; 0.935 ; HB_counter[14] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.174      ;
; 0.936 ; HB_counter[6]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.175      ;
; 0.936 ; HB_counter[4]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.175      ;
; 0.937 ; HB_counter[22] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.176      ;
; 0.937 ; HB_counter[20] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.176      ;
; 0.943 ; HB_counter[12] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.072      ; 1.183      ;
; 0.944 ; HB_counter[10] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.072      ; 1.184      ;
; 0.944 ; HB_counter[3]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.183      ;
; 0.945 ; HB_counter[2]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.184      ;
; 0.945 ; HB_counter[8]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.184      ;
; 0.945 ; HB_counter[16] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.184      ;
; 0.945 ; HB_counter[19] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.184      ;
; 0.946 ; HB_counter[18] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.185      ;
; 0.948 ; HB_counter[11] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.072      ; 1.188      ;
; 0.949 ; HB_counter[14] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.188      ;
; 0.949 ; HB_counter[0]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.188      ;
; 0.949 ; HB_counter[13] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.188      ;
; 0.950 ; HB_counter[6]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.189      ;
; 0.950 ; HB_counter[4]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.189      ;
; 0.950 ; HB_counter[9]  ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.189      ;
; 0.950 ; HB_counter[7]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.189      ;
; 0.950 ; HB_counter[15] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.189      ;
; 0.950 ; HB_counter[17] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.189      ;
; 0.950 ; HB_counter[5]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.189      ;
; 0.951 ; HB_counter[22] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.190      ;
; 0.951 ; HB_counter[20] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.190      ;
; 0.951 ; HB_counter[21] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.190      ;
; 0.958 ; HB_counter[3]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.197      ;
; 0.959 ; HB_counter[19] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.071      ; 1.198      ;
; 0.962 ; HB_counter[11] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.072      ; 1.202      ;
; 0.963 ; HB_counter[9]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.072      ; 1.203      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 32.790 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[0]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.075      ; 7.218      ;
; 32.790 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[1]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.075      ; 7.218      ;
; 32.790 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[2]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.075      ; 7.218      ;
; 32.790 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[3]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.075      ; 7.218      ;
; 32.790 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[4]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.075      ; 7.218      ;
; 32.790 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[5]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.075      ; 7.218      ;
; 32.790 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[6]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.075      ; 7.218      ;
; 32.790 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[7]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.075      ; 7.218      ;
; 32.836 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~portb_address_reg0                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.079      ; 7.271      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.163     ; 6.808      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.163     ; 6.808      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.160     ; 6.811      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.160     ; 6.811      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[6]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.168     ; 6.803      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 6.805      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.160     ; 6.811      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.168     ; 6.803      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.168     ; 6.803      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.168     ; 6.803      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.168     ; 6.803      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[9]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.167     ; 6.804      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.168     ; 6.803      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.160     ; 6.811      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.160     ; 6.811      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[2]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 6.805      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.160     ; 6.811      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.160     ; 6.811      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[8]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 6.805      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.160     ; 6.811      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.161     ; 6.810      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.161     ; 6.810      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.161     ; 6.810      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.168     ; 6.803      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[10]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.167     ; 6.804      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.160     ; 6.811      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.161     ; 6.810      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[4]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.161     ; 6.810      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.160     ; 6.811      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.161     ; 6.810      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[7]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.168     ; 6.803      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.160     ; 6.811      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.161     ; 6.810      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.161     ; 6.810      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.168     ; 6.803      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.167     ; 6.804      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.167     ; 6.804      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 6.805      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.161     ; 6.810      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 6.805      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 6.805      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[1]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.161     ; 6.810      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 6.805      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.160     ; 6.811      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.161     ; 6.810      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.160     ; 6.811      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.161     ; 6.810      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[3]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 6.805      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 6.805      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.160     ; 6.811      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 6.805      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.160     ; 6.811      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 6.805      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.160     ; 6.811      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.160     ; 6.811      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 6.805      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 6.805      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.160     ; 6.811      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.160     ; 6.811      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.167     ; 6.804      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.167     ; 6.804      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.160     ; 6.811      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.167     ; 6.804      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.161     ; 6.810      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.163     ; 6.808      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.169     ; 6.802      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.163     ; 6.808      ;
; 33.029 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.169     ; 6.802      ;
; 37.562 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[14]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 2.369      ;
; 37.562 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[13]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 2.369      ;
; 37.562 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[12]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 2.369      ;
; 37.562 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[11]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 2.369      ;
; 37.562 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[10]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 2.369      ;
; 37.562 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[9]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 2.369      ;
; 37.562 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[8]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 2.369      ;
; 37.562 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[7]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 2.369      ;
; 37.562 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[6]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 2.369      ;
; 37.562 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[5]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 2.369      ;
; 37.562 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[4]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 2.369      ;
; 37.562 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[3]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 2.369      ;
; 37.562 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 2.369      ;
; 37.562 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 2.369      ;
; 37.562 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe2a0[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 2.369      ;
; 37.562 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe2a1[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 2.369      ;
; 37.596 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.066     ; 2.338      ;
; 37.596 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.066     ; 2.338      ;
; 37.596 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.066     ; 2.338      ;
; 37.596 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.066     ; 2.338      ;
; 37.596 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.066     ; 2.338      ;
; 37.596 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.066     ; 2.338      ;
; 37.763 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_source_update_state                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 2.170      ;
+--------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                              ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 38.084 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.029     ; 1.887      ;
; 38.084 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.029     ; 1.887      ;
; 38.084 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.029     ; 1.887      ;
; 38.084 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.029     ; 1.887      ;
; 38.084 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.029     ; 1.887      ;
; 38.084 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.029     ; 1.887      ;
; 38.084 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.029     ; 1.887      ;
; 38.084 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.029     ; 1.887      ;
; 38.084 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.029     ; 1.887      ;
; 38.085 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 1.885      ;
; 38.085 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 1.885      ;
; 38.085 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 1.885      ;
; 38.085 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 1.885      ;
; 38.085 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 1.885      ;
; 38.085 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 1.885      ;
; 38.085 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 1.885      ;
; 38.085 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 1.885      ;
; 38.085 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 1.885      ;
; 38.110 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 1.859      ;
; 38.110 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 1.859      ;
; 38.110 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 1.859      ;
; 38.110 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 1.859      ;
; 38.110 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 1.859      ;
; 38.110 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 1.859      ;
; 38.110 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 1.859      ;
; 38.295 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 1.674      ;
; 38.295 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 1.674      ;
; 38.295 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 1.674      ;
; 38.295 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 1.674      ;
; 38.295 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 1.674      ;
; 38.295 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 1.674      ;
; 38.295 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 1.674      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.241 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_data_state                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.482      ;
; 1.241 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_pre_data_state                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.482      ;
; 1.241 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_data_state                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.482      ;
; 1.241 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_pre_data_state                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.482      ;
; 1.241 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_load_state                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.482      ;
; 1.241 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_post_data_state                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.482      ;
; 1.241 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_init_counter_state                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.482      ;
; 1.241 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_post_state                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.482      ;
; 1.241 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe8                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.482      ;
; 1.253 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.493      ;
; 1.253 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[16]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.493      ;
; 1.253 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[18]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.493      ;
; 1.253 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[28]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.493      ;
; 1.253 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[27]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.493      ;
; 1.253 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[26]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.493      ;
; 1.253 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[25]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.493      ;
; 1.253 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[24]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.493      ;
; 1.253 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[23]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.493      ;
; 1.253 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[22]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.493      ;
; 1.253 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[21]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.493      ;
; 1.253 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[20]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.493      ;
; 1.253 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[19]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.493      ;
; 1.253 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[17]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.493      ;
; 1.253 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[15]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.493      ;
; 1.328 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.570      ;
; 1.328 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.570      ;
; 1.328 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.570      ;
; 1.328 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.570      ;
; 1.328 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.570      ;
; 1.477 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_address_state                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.720      ;
; 1.477 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[6]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.720      ;
; 1.477 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.720      ;
; 1.477 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[5]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.720      ;
; 1.477 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.720      ;
; 1.477 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.720      ;
; 1.531 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe1a0[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.773      ;
; 1.531 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_wait_state                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.773      ;
; 1.531 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|idle_state                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.773      ;
; 1.531 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe1a1[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.773      ;
; 1.531 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_init_state                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.773      ;
; 1.531 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe3a0[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.773      ;
; 1.531 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe3a1[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.773      ;
; 1.531 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_init_state                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.773      ;
; 1.531 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_source_update_state                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.773      ;
; 1.531 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_init_counter_state                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.773      ;
; 1.678 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|idle_write_wait                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.928      ;
; 1.780 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_source_update_state                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.022      ;
; 1.901 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.145      ;
; 1.901 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.145      ;
; 1.901 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.145      ;
; 1.901 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.145      ;
; 1.901 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.145      ;
; 1.901 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 2.145      ;
; 1.930 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[14]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.170      ;
; 1.930 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[13]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.170      ;
; 1.930 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[12]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.170      ;
; 1.930 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[11]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.170      ;
; 1.930 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[10]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.170      ;
; 1.930 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[9]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.170      ;
; 1.930 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[8]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.170      ;
; 1.930 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[7]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.170      ;
; 1.930 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[6]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.170      ;
; 1.930 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[5]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.170      ;
; 1.930 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[4]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.170      ;
; 1.930 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[3]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.170      ;
; 1.930 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.170      ;
; 1.930 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.170      ;
; 1.930 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe2a0[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.170      ;
; 1.930 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe2a1[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.170      ;
; 6.007 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 6.365      ;
; 6.007 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 6.365      ;
; 6.007 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 6.365      ;
; 6.007 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 6.365      ;
; 6.007 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 6.365      ;
; 6.007 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 6.365      ;
; 6.007 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 6.365      ;
; 6.007 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 6.366      ;
; 6.007 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 6.366      ;
; 6.007 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 6.365      ;
; 6.007 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 6.366      ;
; 6.007 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 6.365      ;
; 6.007 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 6.366      ;
; 6.007 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 6.365      ;
; 6.007 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 6.365      ;
; 6.007 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 6.365      ;
; 6.007 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 6.365      ;
; 6.007 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 6.365      ;
; 6.007 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 6.365      ;
; 6.007 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.170      ; 6.365      ;
; 6.008 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.167      ; 6.363      ;
; 6.008 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.167      ; 6.363      ;
; 6.008 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[6]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 6.358      ;
; 6.008 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 6.360      ;
; 6.008 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 6.358      ;
; 6.008 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 6.358      ;
; 6.008 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 6.358      ;
; 6.008 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 6.358      ;
; 6.008 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[9]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.163      ; 6.359      ;
; 6.008 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 6.358      ;
; 6.008 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[2]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.164      ; 6.360      ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                               ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 41.306 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.108      ; 1.602      ;
; 41.306 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.108      ; 1.602      ;
; 41.306 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.108      ; 1.602      ;
; 41.306 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.108      ; 1.602      ;
; 41.306 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.108      ; 1.602      ;
; 41.306 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.108      ; 1.602      ;
; 41.306 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.108      ; 1.602      ;
; 41.456 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.108      ; 1.752      ;
; 41.456 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.108      ; 1.752      ;
; 41.456 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.108      ; 1.752      ;
; 41.456 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.108      ; 1.752      ;
; 41.456 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.108      ; 1.752      ;
; 41.456 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.108      ; 1.752      ;
; 41.456 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.108      ; 1.752      ;
; 41.483 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.109      ; 1.780      ;
; 41.483 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.109      ; 1.780      ;
; 41.483 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.109      ; 1.780      ;
; 41.483 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.109      ; 1.780      ;
; 41.483 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.109      ; 1.780      ;
; 41.483 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.109      ; 1.780      ;
; 41.483 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.109      ; 1.780      ;
; 41.483 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.109      ; 1.780      ;
; 41.483 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.109      ; 1.780      ;
; 41.485 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.110      ; 1.783      ;
; 41.485 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.110      ; 1.783      ;
; 41.485 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.110      ; 1.783      ;
; 41.485 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.110      ; 1.783      ;
; 41.485 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.110      ; 1.783      ;
; 41.485 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.110      ; 1.783      ;
; 41.485 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.110      ; 1.783      ;
; 41.485 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.110      ; 1.783      ;
; 41.485 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.110      ; 1.783      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 33
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.030
Worst Case Available Settling Time: 74.927 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                          ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PHY_CLK125                                           ; 6.432  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 16.061 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 17.614 ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 36.868 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 37.850 ; 0.000         ;
; PHY_RX_CLOCK                                         ; 38.253 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PHY_RX_CLOCK                                         ; 0.134 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.145 ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 0.154 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.173 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.174 ; 0.000         ;
; PHY_CLK125                                           ; 0.177 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery Summary                                       ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 35.666 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 38.873 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.634  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.699 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; PHY_CLK125                                           ; 3.448   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.898   ; 0.000         ;
; PHY_RX_CLOCK                                         ; 19.396  ; 0.000         ;
; PHY_RX_CLOCK_2                                       ; 39.705  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.779  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 199.777 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'PHY_CLK125'                                                                    ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 6.432 ; HB_counter[1]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.516      ;
; 6.463 ; HB_counter[2]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.485      ;
; 6.470 ; HB_counter[1]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.478      ;
; 6.496 ; HB_counter[1]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.452      ;
; 6.504 ; HB_counter[0]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.444      ;
; 6.523 ; HB_counter[2]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.425      ;
; 6.524 ; HB_counter[4]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.424      ;
; 6.527 ; HB_counter[2]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.421      ;
; 6.534 ; HB_counter[1]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.414      ;
; 6.536 ; HB_counter[0]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.412      ;
; 6.560 ; HB_counter[1]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.388      ;
; 6.568 ; HB_counter[3]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.380      ;
; 6.568 ; HB_counter[0]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.380      ;
; 6.584 ; HB_counter[4]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.364      ;
; 6.587 ; HB_counter[2]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.361      ;
; 6.588 ; HB_counter[6]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.360      ;
; 6.588 ; HB_counter[4]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.360      ;
; 6.591 ; HB_counter[2]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.357      ;
; 6.598 ; HB_counter[1]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.350      ;
; 6.600 ; HB_counter[0]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.348      ;
; 6.601 ; HB_counter[3]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.347      ;
; 6.624 ; HB_counter[1]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.324      ;
; 6.632 ; HB_counter[5]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.316      ;
; 6.632 ; HB_counter[3]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.316      ;
; 6.632 ; HB_counter[0]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.316      ;
; 6.648 ; HB_counter[6]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.300      ;
; 6.648 ; HB_counter[4]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.300      ;
; 6.651 ; HB_counter[2]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.297      ;
; 6.652 ; HB_counter[6]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.296      ;
; 6.652 ; HB_counter[4]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.296      ;
; 6.655 ; HB_counter[8]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.293      ;
; 6.655 ; HB_counter[2]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.293      ;
; 6.662 ; HB_counter[1]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.286      ;
; 6.664 ; HB_counter[5]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.284      ;
; 6.664 ; HB_counter[0]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.284      ;
; 6.665 ; HB_counter[3]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.283      ;
; 6.688 ; HB_counter[1]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.260      ;
; 6.696 ; HB_counter[5]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.252      ;
; 6.696 ; HB_counter[3]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.252      ;
; 6.696 ; HB_counter[0]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.252      ;
; 6.697 ; HB_counter[7]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.251      ;
; 6.712 ; HB_counter[6]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.236      ;
; 6.712 ; HB_counter[4]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.236      ;
; 6.715 ; HB_counter[8]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.233      ;
; 6.715 ; HB_counter[2]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.233      ;
; 6.716 ; HB_counter[6]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.232      ;
; 6.716 ; HB_counter[4]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.232      ;
; 6.719 ; HB_counter[10] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.229      ;
; 6.719 ; HB_counter[8]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.229      ;
; 6.719 ; HB_counter[2]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.229      ;
; 6.726 ; HB_counter[1]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.222      ;
; 6.728 ; HB_counter[7]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.220      ;
; 6.728 ; HB_counter[5]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.220      ;
; 6.728 ; HB_counter[0]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.220      ;
; 6.729 ; HB_counter[3]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.219      ;
; 6.752 ; HB_counter[1]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.196      ;
; 6.760 ; HB_counter[5]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.188      ;
; 6.760 ; HB_counter[3]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.188      ;
; 6.760 ; HB_counter[0]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.188      ;
; 6.761 ; HB_counter[9]  ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.187      ;
; 6.761 ; HB_counter[7]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.187      ;
; 6.776 ; HB_counter[6]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.172      ;
; 6.776 ; HB_counter[4]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.172      ;
; 6.779 ; HB_counter[10] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.169      ;
; 6.779 ; HB_counter[8]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.169      ;
; 6.779 ; HB_counter[2]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.169      ;
; 6.780 ; HB_counter[6]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.168      ;
; 6.780 ; HB_counter[4]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.168      ;
; 6.783 ; HB_counter[12] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.165      ;
; 6.783 ; HB_counter[10] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.165      ;
; 6.783 ; HB_counter[8]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.165      ;
; 6.783 ; HB_counter[2]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.165      ;
; 6.790 ; HB_counter[1]  ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.158      ;
; 6.792 ; HB_counter[9]  ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.156      ;
; 6.792 ; HB_counter[7]  ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.156      ;
; 6.792 ; HB_counter[5]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.156      ;
; 6.792 ; HB_counter[0]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.156      ;
; 6.793 ; HB_counter[3]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.155      ;
; 6.816 ; HB_counter[1]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.132      ;
; 6.824 ; HB_counter[5]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.124      ;
; 6.824 ; HB_counter[3]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.124      ;
; 6.824 ; HB_counter[0]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.124      ;
; 6.825 ; HB_counter[11] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.123      ;
; 6.825 ; HB_counter[9]  ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.123      ;
; 6.825 ; HB_counter[7]  ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.123      ;
; 6.840 ; HB_counter[6]  ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.108      ;
; 6.840 ; HB_counter[4]  ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.108      ;
; 6.843 ; HB_counter[12] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.105      ;
; 6.843 ; HB_counter[10] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.105      ;
; 6.843 ; HB_counter[8]  ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.105      ;
; 6.843 ; HB_counter[2]  ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.105      ;
; 6.844 ; HB_counter[14] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.103      ;
; 6.844 ; HB_counter[6]  ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.104      ;
; 6.844 ; HB_counter[4]  ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.104      ;
; 6.847 ; HB_counter[12] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.101      ;
; 6.847 ; HB_counter[10] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.101      ;
; 6.847 ; HB_counter[8]  ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.101      ;
; 6.847 ; HB_counter[2]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.101      ;
; 6.853 ; HB_counter[1]  ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.094      ;
; 6.856 ; HB_counter[11] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 8.000        ; -0.040     ; 1.092      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.061 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[2]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.113      ; 2.921      ;
; 16.068 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[0]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.113      ; 2.914      ;
; 16.223 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[4] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.114      ; 2.760      ;
; 16.238 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[1]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.113      ; 2.744      ;
; 16.254 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[5]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.113      ; 2.728      ;
; 16.476 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[6]                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.113      ; 2.506      ;
; 16.734 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 3.212      ;
; 16.736 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 3.210      ;
; 16.745 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[3] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.114      ; 2.238      ;
; 16.774 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 3.172      ;
; 16.776 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 3.170      ;
; 16.809 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 3.137      ;
; 16.811 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 3.135      ;
; 16.822 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 3.124      ;
; 16.824 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 3.122      ;
; 16.830 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 3.119      ;
; 16.832 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 3.117      ;
; 16.869 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 3.077      ;
; 16.871 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 3.075      ;
; 16.874 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 3.068      ;
; 16.874 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 3.068      ;
; 16.874 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 3.068      ;
; 16.874 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 3.068      ;
; 16.874 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 3.068      ;
; 16.874 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 3.068      ;
; 16.896 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 3.053      ;
; 16.898 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 3.051      ;
; 16.902 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.042      ;
; 16.902 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.042      ;
; 16.902 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.042      ;
; 16.902 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.042      ;
; 16.902 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.042      ;
; 16.902 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.042      ;
; 16.902 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.042      ;
; 16.902 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.042      ;
; 16.902 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.042      ;
; 16.902 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.042      ;
; 16.911 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 3.035      ;
; 16.913 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 3.033      ;
; 16.914 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 3.028      ;
; 16.914 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 3.028      ;
; 16.914 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 3.028      ;
; 16.914 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 3.028      ;
; 16.914 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 3.028      ;
; 16.914 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 3.028      ;
; 16.939 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 3.010      ;
; 16.941 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 3.008      ;
; 16.942 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.002      ;
; 16.942 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.002      ;
; 16.942 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.002      ;
; 16.942 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.002      ;
; 16.942 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.002      ;
; 16.942 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.002      ;
; 16.942 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.002      ;
; 16.942 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.002      ;
; 16.942 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.002      ;
; 16.942 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.002      ;
; 16.945 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 3.001      ;
; 16.947 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 2.999      ;
; 16.949 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.993      ;
; 16.949 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.993      ;
; 16.949 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.993      ;
; 16.949 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.993      ;
; 16.949 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.993      ;
; 16.949 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.993      ;
; 16.962 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.980      ;
; 16.962 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.980      ;
; 16.962 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.980      ;
; 16.962 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.980      ;
; 16.962 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.980      ;
; 16.962 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 2.980      ;
; 16.970 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[0] ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|wire_sd4_regout ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.114      ; 2.013      ;
; 16.970 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[19]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 2.975      ;
; 16.970 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[18]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 2.975      ;
; 16.970 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[23]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 2.975      ;
; 16.970 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[20]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 2.975      ;
; 16.970 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[21]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 2.975      ;
; 16.970 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; address[22]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 2.975      ;
; 16.977 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.972      ;
; 16.977 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.967      ;
; 16.977 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.967      ;
; 16.977 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.967      ;
; 16.977 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.967      ;
; 16.977 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.967      ;
; 16.977 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.967      ;
; 16.977 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.967      ;
; 16.977 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.967      ;
; 16.977 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.967      ;
; 16.977 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; address[17]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.967      ;
; 16.979 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                                 ; state[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.970      ;
; 16.990 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                                 ; state[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 2.957      ;
; 16.990 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.954      ;
; 16.990 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.954      ;
; 16.990 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[11]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.954      ;
; 16.990 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.954      ;
; 16.990 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[16]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.954      ;
; 16.990 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[12]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.954      ;
; 16.990 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[13]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.954      ;
; 16.990 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[14]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.954      ;
; 16.990 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; address[15]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.954      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                      ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.614 ; send_more  ; temp_MAC[34] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.129     ; 2.245      ;
; 17.614 ; send_more  ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.129     ; 2.245      ;
; 17.614 ; send_more  ; temp_MAC[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.129     ; 2.245      ;
; 17.614 ; send_more  ; temp_MAC[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.129     ; 2.245      ;
; 17.614 ; send_more  ; temp_MAC[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.129     ; 2.245      ;
; 17.614 ; send_more  ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.129     ; 2.245      ;
; 17.614 ; send_more  ; temp_MAC[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.129     ; 2.245      ;
; 17.615 ; send_more  ; temp_MAC[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.128     ; 2.245      ;
; 17.615 ; send_more  ; temp_MAC[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.128     ; 2.245      ;
; 17.615 ; send_more  ; temp_MAC[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.128     ; 2.245      ;
; 17.615 ; send_more  ; temp_MAC[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.128     ; 2.245      ;
; 17.615 ; send_more  ; temp_MAC[33] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.128     ; 2.245      ;
; 17.615 ; send_more  ; temp_MAC[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.128     ; 2.245      ;
; 17.615 ; send_more  ; temp_MAC[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.128     ; 2.245      ;
; 17.623 ; send_more  ; temp_MAC[42] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 2.244      ;
; 17.623 ; send_more  ; temp_MAC[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 2.244      ;
; 17.623 ; send_more  ; temp_MAC[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 2.244      ;
; 17.623 ; send_more  ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 2.244      ;
; 17.623 ; send_more  ; temp_MAC[41] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 2.244      ;
; 17.623 ; send_more  ; temp_MAC[44] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 2.244      ;
; 17.623 ; send_more  ; temp_MAC[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 2.244      ;
; 17.623 ; send_more  ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 2.244      ;
; 17.626 ; send_more  ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.125     ; 2.237      ;
; 17.626 ; send_more  ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.125     ; 2.237      ;
; 17.626 ; send_more  ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.125     ; 2.237      ;
; 17.626 ; send_more  ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.125     ; 2.237      ;
; 17.626 ; send_more  ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.125     ; 2.237      ;
; 17.626 ; send_more  ; temp_MAC[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.125     ; 2.237      ;
; 17.626 ; send_more  ; temp_MAC[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.125     ; 2.237      ;
; 17.626 ; send_more  ; temp_MAC[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.125     ; 2.237      ;
; 17.627 ; send_more  ; temp_MAC[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 2.242      ;
; 17.627 ; send_more  ; temp_MAC[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 2.242      ;
; 17.627 ; send_more  ; temp_MAC[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 2.242      ;
; 17.627 ; send_more  ; temp_MAC[38] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 2.242      ;
; 17.627 ; send_more  ; temp_MAC[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 2.242      ;
; 17.627 ; send_more  ; temp_MAC[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 2.242      ;
; 17.627 ; send_more  ; temp_MAC[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 2.242      ;
; 17.627 ; send_more  ; temp_MAC[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 2.242      ;
; 17.627 ; send_more  ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 2.242      ;
; 17.628 ; send_more  ; temp_MAC[45] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.120     ; 2.240      ;
; 17.628 ; send_more  ; temp_MAC[37] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.120     ; 2.240      ;
; 17.628 ; send_more  ; temp_MAC[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.120     ; 2.240      ;
; 17.628 ; send_more  ; temp_MAC[43] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.120     ; 2.240      ;
; 17.628 ; send_more  ; temp_MAC[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.120     ; 2.240      ;
; 17.628 ; send_more  ; temp_MAC[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.120     ; 2.240      ;
; 17.628 ; send_more  ; temp_MAC[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.120     ; 2.240      ;
; 17.628 ; send_more  ; temp_MAC[46] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.120     ; 2.240      ;
; 17.628 ; send_more  ; temp_MAC[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.120     ; 2.240      ;
; 17.864 ; erase_done ; temp_MAC[34] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 2.005      ;
; 17.864 ; erase_done ; temp_MAC[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 2.005      ;
; 17.864 ; erase_done ; temp_MAC[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 2.005      ;
; 17.864 ; erase_done ; temp_MAC[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 2.005      ;
; 17.864 ; erase_done ; temp_MAC[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 2.005      ;
; 17.864 ; erase_done ; temp_MAC[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 2.005      ;
; 17.864 ; erase_done ; temp_MAC[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.119     ; 2.005      ;
; 17.865 ; erase_done ; temp_MAC[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 2.005      ;
; 17.865 ; erase_done ; temp_MAC[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 2.005      ;
; 17.865 ; erase_done ; temp_MAC[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 2.005      ;
; 17.865 ; erase_done ; temp_MAC[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 2.005      ;
; 17.865 ; erase_done ; temp_MAC[33] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 2.005      ;
; 17.865 ; erase_done ; temp_MAC[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 2.005      ;
; 17.865 ; erase_done ; temp_MAC[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 2.005      ;
; 17.873 ; erase_done ; temp_MAC[42] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.111     ; 2.004      ;
; 17.873 ; erase_done ; temp_MAC[47] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.111     ; 2.004      ;
; 17.873 ; erase_done ; temp_MAC[39] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.111     ; 2.004      ;
; 17.873 ; erase_done ; temp_MAC[40] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.111     ; 2.004      ;
; 17.873 ; erase_done ; temp_MAC[41] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.111     ; 2.004      ;
; 17.873 ; erase_done ; temp_MAC[44] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.111     ; 2.004      ;
; 17.873 ; erase_done ; temp_MAC[36] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.111     ; 2.004      ;
; 17.873 ; erase_done ; temp_MAC[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.111     ; 2.004      ;
; 17.876 ; erase_done ; temp_MAC[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.115     ; 1.997      ;
; 17.876 ; erase_done ; temp_MAC[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.115     ; 1.997      ;
; 17.876 ; erase_done ; temp_MAC[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.115     ; 1.997      ;
; 17.876 ; erase_done ; temp_MAC[32] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.115     ; 1.997      ;
; 17.876 ; erase_done ; temp_MAC[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.115     ; 1.997      ;
; 17.876 ; erase_done ; temp_MAC[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.115     ; 1.997      ;
; 17.876 ; erase_done ; temp_MAC[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.115     ; 1.997      ;
; 17.876 ; erase_done ; temp_MAC[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.115     ; 1.997      ;
; 17.877 ; erase_done ; temp_MAC[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.109     ; 2.002      ;
; 17.877 ; erase_done ; temp_MAC[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.109     ; 2.002      ;
; 17.877 ; erase_done ; temp_MAC[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.109     ; 2.002      ;
; 17.877 ; erase_done ; temp_MAC[38] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.109     ; 2.002      ;
; 17.877 ; erase_done ; temp_MAC[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.109     ; 2.002      ;
; 17.877 ; erase_done ; temp_MAC[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.109     ; 2.002      ;
; 17.877 ; erase_done ; temp_MAC[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.109     ; 2.002      ;
; 17.877 ; erase_done ; temp_MAC[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.109     ; 2.002      ;
; 17.877 ; erase_done ; temp_MAC[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.109     ; 2.002      ;
; 17.878 ; erase_done ; temp_MAC[45] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.110     ; 2.000      ;
; 17.878 ; erase_done ; temp_MAC[37] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.110     ; 2.000      ;
; 17.878 ; erase_done ; temp_MAC[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.110     ; 2.000      ;
; 17.878 ; erase_done ; temp_MAC[43] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.110     ; 2.000      ;
; 17.878 ; erase_done ; temp_MAC[35] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.110     ; 2.000      ;
; 17.878 ; erase_done ; temp_MAC[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.110     ; 2.000      ;
; 17.878 ; erase_done ; temp_MAC[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.110     ; 2.000      ;
; 17.878 ; erase_done ; temp_MAC[46] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.110     ; 2.000      ;
; 17.878 ; erase_done ; temp_MAC[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.110     ; 2.000      ;
; 17.892 ; send_more  ; temp_IP[20]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 1.957      ;
; 17.892 ; send_more  ; temp_IP[12]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 1.957      ;
; 17.892 ; send_more  ; temp_IP[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 1.957      ;
; 17.892 ; send_more  ; temp_IP[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.139     ; 1.957      ;
+--------+------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'PHY_RX_CLOCK_2'                                                                                 ;
+--------+----------------+---------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                   ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+---------------------------+----------------+----------------+--------------+------------+------------+
; 36.868 ; PHY_output[51] ; data_match                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.016      ; 3.136      ;
; 36.954 ; PHY_output[51] ; PHY_Rx_state.START        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.016      ; 3.050      ;
; 36.977 ; PHY_output[54] ; IP_to_write[12]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.001     ; 3.010      ;
; 36.977 ; PHY_output[54] ; IP_to_write[1]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.001     ; 3.010      ;
; 36.977 ; PHY_output[54] ; IP_to_write[3]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.001     ; 3.010      ;
; 36.977 ; PHY_output[54] ; IP_to_write[10]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.001     ; 3.010      ;
; 36.996 ; PHY_output[54] ; IP_to_write[6]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.996      ;
; 36.996 ; PHY_output[54] ; IP_to_write[7]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.996      ;
; 36.996 ; PHY_output[54] ; IP_to_write[8]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.996      ;
; 36.996 ; PHY_output[54] ; IP_to_write[13]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.996      ;
; 36.996 ; PHY_output[54] ; IP_to_write[16]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.996      ;
; 36.998 ; PHY_output[54] ; IP_to_write[11]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.000      ; 2.990      ;
; 36.998 ; PHY_output[54] ; IP_to_write[9]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.000      ; 2.990      ;
; 36.998 ; PHY_output[54] ; IP_to_write[2]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.000      ; 2.990      ;
; 36.998 ; PHY_output[39] ; IP_to_write[12]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.003      ; 2.993      ;
; 36.998 ; PHY_output[39] ; IP_to_write[1]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.003      ; 2.993      ;
; 36.998 ; PHY_output[39] ; IP_to_write[3]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.003      ; 2.993      ;
; 36.998 ; PHY_output[39] ; IP_to_write[10]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.003      ; 2.993      ;
; 37.017 ; PHY_output[39] ; IP_to_write[6]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.008      ; 2.979      ;
; 37.017 ; PHY_output[39] ; IP_to_write[7]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.008      ; 2.979      ;
; 37.017 ; PHY_output[39] ; IP_to_write[8]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.008      ; 2.979      ;
; 37.017 ; PHY_output[39] ; IP_to_write[13]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.008      ; 2.979      ;
; 37.017 ; PHY_output[39] ; IP_to_write[16]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.008      ; 2.979      ;
; 37.019 ; PHY_output[39] ; IP_to_write[11]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.973      ;
; 37.019 ; PHY_output[39] ; IP_to_write[9]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.973      ;
; 37.019 ; PHY_output[39] ; IP_to_write[2]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.973      ;
; 37.056 ; PHY_output[36] ; IP_to_write[12]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.003      ; 2.935      ;
; 37.056 ; PHY_output[36] ; IP_to_write[1]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.003      ; 2.935      ;
; 37.056 ; PHY_output[36] ; IP_to_write[3]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.003      ; 2.935      ;
; 37.056 ; PHY_output[36] ; IP_to_write[10]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.003      ; 2.935      ;
; 37.075 ; PHY_output[36] ; IP_to_write[6]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.008      ; 2.921      ;
; 37.075 ; PHY_output[36] ; IP_to_write[7]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.008      ; 2.921      ;
; 37.075 ; PHY_output[36] ; IP_to_write[8]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.008      ; 2.921      ;
; 37.075 ; PHY_output[36] ; IP_to_write[13]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.008      ; 2.921      ;
; 37.075 ; PHY_output[36] ; IP_to_write[16]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.008      ; 2.921      ;
; 37.077 ; PHY_output[36] ; IP_to_write[11]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.915      ;
; 37.077 ; PHY_output[36] ; IP_to_write[9]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.915      ;
; 37.077 ; PHY_output[36] ; IP_to_write[2]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.915      ;
; 37.081 ; PHY_output[15] ; data_match                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.023      ; 2.930      ;
; 37.091 ; PHY_output[49] ; IP_to_write[12]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.000      ; 2.897      ;
; 37.091 ; PHY_output[49] ; IP_to_write[1]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.000      ; 2.897      ;
; 37.091 ; PHY_output[49] ; IP_to_write[3]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.000      ; 2.897      ;
; 37.091 ; PHY_output[49] ; IP_to_write[10]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.000      ; 2.897      ;
; 37.096 ; PHY_output[55] ; IP_to_write[12]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.001     ; 2.891      ;
; 37.096 ; PHY_output[55] ; IP_to_write[1]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.001     ; 2.891      ;
; 37.096 ; PHY_output[55] ; IP_to_write[3]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.001     ; 2.891      ;
; 37.096 ; PHY_output[55] ; IP_to_write[10]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.001     ; 2.891      ;
; 37.102 ; PHY_output[51] ; PHY_Rx_state.GET_TYPE     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.016      ; 2.902      ;
; 37.110 ; PHY_output[49] ; IP_to_write[6]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.005      ; 2.883      ;
; 37.110 ; PHY_output[49] ; IP_to_write[7]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.005      ; 2.883      ;
; 37.110 ; PHY_output[49] ; IP_to_write[8]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.005      ; 2.883      ;
; 37.110 ; PHY_output[49] ; IP_to_write[13]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.005      ; 2.883      ;
; 37.110 ; PHY_output[49] ; IP_to_write[16]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.005      ; 2.883      ;
; 37.112 ; PHY_output[49] ; IP_to_write[11]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.001      ; 2.877      ;
; 37.112 ; PHY_output[49] ; IP_to_write[9]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.001      ; 2.877      ;
; 37.112 ; PHY_output[49] ; IP_to_write[2]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.001      ; 2.877      ;
; 37.115 ; PHY_output[55] ; IP_to_write[6]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.877      ;
; 37.115 ; PHY_output[55] ; IP_to_write[7]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.877      ;
; 37.115 ; PHY_output[55] ; IP_to_write[8]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.877      ;
; 37.115 ; PHY_output[55] ; IP_to_write[13]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.877      ;
; 37.115 ; PHY_output[55] ; IP_to_write[16]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.877      ;
; 37.117 ; PHY_output[55] ; IP_to_write[11]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.000      ; 2.871      ;
; 37.117 ; PHY_output[55] ; IP_to_write[9]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.000      ; 2.871      ;
; 37.117 ; PHY_output[55] ; IP_to_write[2]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.000      ; 2.871      ;
; 37.142 ; PHY_output[54] ; write_IP                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; -0.001     ; 2.845      ;
; 37.143 ; PHY_output[54] ; IP_to_write[23]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.849      ;
; 37.143 ; PHY_output[54] ; IP_to_write[22]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.849      ;
; 37.143 ; PHY_output[54] ; IP_to_write[21]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.849      ;
; 37.143 ; PHY_output[54] ; IP_to_write[19]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.849      ;
; 37.143 ; PHY_output[54] ; IP_to_write[18]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.849      ;
; 37.143 ; PHY_output[54] ; IP_to_write[17]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.849      ;
; 37.143 ; PHY_output[54] ; IP_to_write[4]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.849      ;
; 37.143 ; PHY_output[54] ; IP_to_write[20]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 2.849      ;
; 37.157 ; PHY_output[20] ; data_match                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.030      ; 2.861      ;
; 37.159 ; PHY_output[54] ; PHY_Rx_state.READIP       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 2.844      ;
; 37.160 ; PHY_output[54] ; PHY_Rx_state.READMAC      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 2.843      ;
; 37.163 ; PHY_output[54] ; PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 2.840      ;
; 37.163 ; PHY_output[39] ; write_IP                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.003      ; 2.828      ;
; 37.164 ; PHY_output[39] ; IP_to_write[23]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.008      ; 2.832      ;
; 37.164 ; PHY_output[39] ; IP_to_write[22]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.008      ; 2.832      ;
; 37.164 ; PHY_output[39] ; IP_to_write[21]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.008      ; 2.832      ;
; 37.164 ; PHY_output[39] ; IP_to_write[19]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.008      ; 2.832      ;
; 37.164 ; PHY_output[39] ; IP_to_write[18]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.008      ; 2.832      ;
; 37.164 ; PHY_output[39] ; IP_to_write[17]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.008      ; 2.832      ;
; 37.164 ; PHY_output[39] ; IP_to_write[4]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.008      ; 2.832      ;
; 37.164 ; PHY_output[39] ; IP_to_write[20]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.008      ; 2.832      ;
; 37.167 ; PHY_output[15] ; PHY_Rx_state.START        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.023      ; 2.844      ;
; 37.178 ; PHY_output[54] ; PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.016      ; 2.826      ;
; 37.186 ; PHY_output[54] ; PC_MAC[6]                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.007      ; 2.809      ;
; 37.186 ; PHY_output[54] ; PC_MAC[41]                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.007      ; 2.809      ;
; 37.186 ; PHY_output[54] ; PC_MAC[33]                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.007      ; 2.809      ;
; 37.186 ; PHY_output[54] ; PC_MAC[25]                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.007      ; 2.809      ;
; 37.186 ; PHY_output[54] ; PC_MAC[17]                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.007      ; 2.809      ;
; 37.186 ; PHY_output[54] ; PC_MAC[42]                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.007      ; 2.809      ;
; 37.186 ; PHY_output[54] ; PC_MAC[34]                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.007      ; 2.809      ;
; 37.186 ; PHY_output[54] ; PC_MAC[26]                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.007      ; 2.809      ;
; 37.186 ; PHY_output[54] ; PC_MAC[18]                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.007      ; 2.809      ;
; 37.186 ; PHY_output[35] ; IP_to_write[12]           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.003      ; 2.805      ;
; 37.186 ; PHY_output[35] ; IP_to_write[1]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.003      ; 2.805      ;
; 37.186 ; PHY_output[35] ; IP_to_write[3]            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 40.000       ; 0.003      ; 2.805      ;
+--------+----------------+---------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                           ;
+---------+------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 37.850  ; write_PHY                    ; MDIO:MDIO_inst|preamble[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.089     ; 2.049      ;
; 37.850  ; write_PHY                    ; MDIO:MDIO_inst|preamble[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.089     ; 2.049      ;
; 37.850  ; write_PHY                    ; MDIO:MDIO_inst|preamble[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.089     ; 2.049      ;
; 37.850  ; write_PHY                    ; MDIO:MDIO_inst|preamble[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.089     ; 2.049      ;
; 37.850  ; write_PHY                    ; MDIO:MDIO_inst|preamble[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.089     ; 2.049      ;
; 37.850  ; write_PHY                    ; MDIO:MDIO_inst|preamble[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.089     ; 2.049      ;
; 37.850  ; write_PHY                    ; MDIO:MDIO_inst|preamble[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.089     ; 2.049      ;
; 38.021  ; read_PHY                     ; MDIO:MDIO_inst|preamble2[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.094     ; 1.873      ;
; 38.021  ; read_PHY                     ; MDIO:MDIO_inst|preamble2[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.094     ; 1.873      ;
; 38.021  ; read_PHY                     ; MDIO:MDIO_inst|preamble2[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.094     ; 1.873      ;
; 38.021  ; read_PHY                     ; MDIO:MDIO_inst|preamble2[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.094     ; 1.873      ;
; 38.021  ; read_PHY                     ; MDIO:MDIO_inst|preamble2[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.094     ; 1.873      ;
; 38.021  ; read_PHY                     ; MDIO:MDIO_inst|preamble2[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.094     ; 1.873      ;
; 38.122  ; read_PHY                     ; MDIO:MDIO_inst|address2[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.089     ; 1.777      ;
; 38.122  ; read_PHY                     ; MDIO:MDIO_inst|address2[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.089     ; 1.777      ;
; 38.145  ; read_PHY                     ; MDIO:MDIO_inst|address2[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.089     ; 1.754      ;
; 38.203  ; read_PHY                     ; MDIO:MDIO_inst|read_count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.089     ; 1.696      ;
; 38.203  ; read_PHY                     ; MDIO:MDIO_inst|read_count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.089     ; 1.696      ;
; 38.203  ; read_PHY                     ; MDIO:MDIO_inst|read_count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.089     ; 1.696      ;
; 38.203  ; read_PHY                     ; MDIO:MDIO_inst|read_count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.089     ; 1.696      ;
; 38.203  ; read_PHY                     ; MDIO:MDIO_inst|read_count[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.089     ; 1.696      ;
; 38.211  ; write_PHY                    ; MDIO:MDIO_inst|address[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.095     ; 1.682      ;
; 38.211  ; write_PHY                    ; MDIO:MDIO_inst|address[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.095     ; 1.682      ;
; 38.230  ; write_PHY                    ; MDIO:MDIO_inst|loop_count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.094     ; 1.664      ;
; 38.230  ; write_PHY                    ; MDIO:MDIO_inst|loop_count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.094     ; 1.664      ;
; 38.230  ; write_PHY                    ; MDIO:MDIO_inst|loop_count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.094     ; 1.664      ;
; 38.230  ; write_PHY                    ; MDIO:MDIO_inst|loop_count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.094     ; 1.664      ;
; 38.230  ; write_PHY                    ; MDIO:MDIO_inst|loop_count[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.094     ; 1.664      ;
; 38.249  ; read_PHY                     ; MDIO:MDIO_inst|temp_address[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.090     ; 1.649      ;
; 38.249  ; read_PHY                     ; MDIO:MDIO_inst|temp_address[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.090     ; 1.649      ;
; 38.249  ; read_PHY                     ; MDIO:MDIO_inst|temp_address[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.090     ; 1.649      ;
; 38.271  ; write_PHY                    ; MDIO:MDIO_inst|MDIO            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.094     ; 1.623      ;
; 38.298  ; read_PHY                     ; MDIO:MDIO_inst|read[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.089     ; 1.601      ;
; 38.313  ; read_PHY                     ; MDIO:MDIO_inst|temp_address[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.089     ; 1.586      ;
; 38.421  ; write_PHY                    ; MDIO:MDIO_inst|address[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.095     ; 1.472      ;
; 38.503  ; write_PHY                    ; MDIO:MDIO_inst|write[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.095     ; 1.390      ;
; 38.969  ; write_PHY                    ; MDIO:MDIO_inst|write_done      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.095     ; 0.924      ;
; 38.982  ; read_PHY                     ; MDIO:MDIO_inst|temp_address[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.089     ; 0.917      ;
; 38.986  ; read_PHY                     ; MDIO:MDIO_inst|read_done       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.089     ; 0.913      ;
; 397.273 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.040     ; 2.675      ;
; 397.273 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.040     ; 2.675      ;
; 397.278 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.044     ; 2.666      ;
; 397.278 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.044     ; 2.666      ;
; 397.278 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.044     ; 2.666      ;
; 397.278 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.044     ; 2.666      ;
; 397.302 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.042     ; 2.644      ;
; 397.302 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.042     ; 2.644      ;
; 397.302 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.042     ; 2.644      ;
; 397.302 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.042     ; 2.644      ;
; 397.302 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.042     ; 2.644      ;
; 397.302 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.042     ; 2.644      ;
; 397.302 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.042     ; 2.644      ;
; 397.302 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.042     ; 2.644      ;
; 397.302 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.042     ; 2.644      ;
; 397.302 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.042     ; 2.644      ;
; 397.302 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.042     ; 2.644      ;
; 397.304 ; MDIO:MDIO_inst|mask[1]       ; MDIO:MDIO_inst|preamble[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.649      ;
; 397.304 ; MDIO:MDIO_inst|mask[1]       ; MDIO:MDIO_inst|preamble[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.649      ;
; 397.304 ; MDIO:MDIO_inst|mask[1]       ; MDIO:MDIO_inst|preamble[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.649      ;
; 397.304 ; MDIO:MDIO_inst|mask[1]       ; MDIO:MDIO_inst|preamble[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.649      ;
; 397.304 ; MDIO:MDIO_inst|mask[1]       ; MDIO:MDIO_inst|preamble[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.649      ;
; 397.304 ; MDIO:MDIO_inst|mask[1]       ; MDIO:MDIO_inst|preamble[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.649      ;
; 397.304 ; MDIO:MDIO_inst|mask[1]       ; MDIO:MDIO_inst|preamble[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.649      ;
; 397.308 ; MDIO:MDIO_inst|mask[3]       ; MDIO:MDIO_inst|preamble[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.645      ;
; 397.308 ; MDIO:MDIO_inst|mask[3]       ; MDIO:MDIO_inst|preamble[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.645      ;
; 397.308 ; MDIO:MDIO_inst|mask[3]       ; MDIO:MDIO_inst|preamble[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.645      ;
; 397.308 ; MDIO:MDIO_inst|mask[3]       ; MDIO:MDIO_inst|preamble[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.645      ;
; 397.308 ; MDIO:MDIO_inst|mask[3]       ; MDIO:MDIO_inst|preamble[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.645      ;
; 397.308 ; MDIO:MDIO_inst|mask[3]       ; MDIO:MDIO_inst|preamble[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.645      ;
; 397.308 ; MDIO:MDIO_inst|mask[3]       ; MDIO:MDIO_inst|preamble[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.645      ;
; 397.387 ; MDIO:MDIO_inst|mask[2]       ; MDIO:MDIO_inst|preamble[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.566      ;
; 397.387 ; MDIO:MDIO_inst|mask[2]       ; MDIO:MDIO_inst|preamble[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.566      ;
; 397.387 ; MDIO:MDIO_inst|mask[2]       ; MDIO:MDIO_inst|preamble[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.566      ;
; 397.387 ; MDIO:MDIO_inst|mask[2]       ; MDIO:MDIO_inst|preamble[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.566      ;
; 397.387 ; MDIO:MDIO_inst|mask[2]       ; MDIO:MDIO_inst|preamble[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.566      ;
; 397.387 ; MDIO:MDIO_inst|mask[2]       ; MDIO:MDIO_inst|preamble[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.566      ;
; 397.387 ; MDIO:MDIO_inst|mask[2]       ; MDIO:MDIO_inst|preamble[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.566      ;
; 397.434 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.044     ; 2.510      ;
; 397.434 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.044     ; 2.510      ;
; 397.434 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.044     ; 2.510      ;
; 397.434 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.044     ; 2.510      ;
; 397.434 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.044     ; 2.510      ;
; 397.434 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.044     ; 2.510      ;
; 397.434 ; EEPROM:EEPROM_inst|EEPROM[1] ; EEPROM:EEPROM_inst|This_IP[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.044     ; 2.510      ;
; 397.444 ; MDIO:MDIO_inst|mask[0]       ; MDIO:MDIO_inst|preamble[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.509      ;
; 397.444 ; MDIO:MDIO_inst|mask[0]       ; MDIO:MDIO_inst|preamble[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.509      ;
; 397.444 ; MDIO:MDIO_inst|mask[0]       ; MDIO:MDIO_inst|preamble[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.509      ;
; 397.444 ; MDIO:MDIO_inst|mask[0]       ; MDIO:MDIO_inst|preamble[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.509      ;
; 397.444 ; MDIO:MDIO_inst|mask[0]       ; MDIO:MDIO_inst|preamble[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.509      ;
; 397.444 ; MDIO:MDIO_inst|mask[0]       ; MDIO:MDIO_inst|preamble[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.509      ;
; 397.444 ; MDIO:MDIO_inst|mask[0]       ; MDIO:MDIO_inst|preamble[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.509      ;
; 397.482 ; MDIO:MDIO_inst|preamble[3]   ; MDIO:MDIO_inst|MDIO            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.045     ; 2.461      ;
; 397.488 ; MDIO:MDIO_inst|preamble[2]   ; MDIO:MDIO_inst|MDIO            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.045     ; 2.455      ;
; 397.540 ; MDIO:MDIO_inst|loop_count[0] ; MDIO:MDIO_inst|preamble[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.413      ;
; 397.540 ; MDIO:MDIO_inst|loop_count[0] ; MDIO:MDIO_inst|preamble[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.413      ;
; 397.540 ; MDIO:MDIO_inst|loop_count[0] ; MDIO:MDIO_inst|preamble[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.413      ;
; 397.540 ; MDIO:MDIO_inst|loop_count[0] ; MDIO:MDIO_inst|preamble[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.413      ;
; 397.540 ; MDIO:MDIO_inst|loop_count[0] ; MDIO:MDIO_inst|preamble[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.413      ;
; 397.540 ; MDIO:MDIO_inst|loop_count[0] ; MDIO:MDIO_inst|preamble[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.413      ;
; 397.540 ; MDIO:MDIO_inst|loop_count[0] ; MDIO:MDIO_inst|preamble[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 400.000      ; -0.035     ; 2.413      ;
+---------+------------------------------+--------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 38.253 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.696      ;
; 38.253 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.696      ;
; 38.253 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.696      ;
; 38.253 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.696      ;
; 38.271 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.029     ; 1.688      ;
; 38.271 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.029     ; 1.688      ;
; 38.271 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.029     ; 1.688      ;
; 38.271 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.029     ; 1.688      ;
; 38.287 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.662      ;
; 38.287 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.662      ;
; 38.287 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.662      ;
; 38.287 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.662      ;
; 38.325 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.624      ;
; 38.325 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.624      ;
; 38.325 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.624      ;
; 38.325 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.624      ;
; 38.351 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.598      ;
; 38.351 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.598      ;
; 38.351 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.598      ;
; 38.351 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.598      ;
; 38.360 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.589      ;
; 38.360 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.589      ;
; 38.360 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.589      ;
; 38.360 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.589      ;
; 38.361 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.588      ;
; 38.382 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.029     ; 1.577      ;
; 38.395 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.554      ;
; 38.432 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.517      ;
; 38.432 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.517      ;
; 38.432 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.517      ;
; 38.432 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.517      ;
; 38.433 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.516      ;
; 38.447 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.502      ;
; 38.447 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.502      ;
; 38.447 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.502      ;
; 38.447 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.502      ;
; 38.447 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.502      ;
; 38.447 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.502      ;
; 38.447 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.502      ;
; 38.447 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.502      ;
; 38.459 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.490      ;
; 38.468 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.481      ;
; 38.515 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.029     ; 1.444      ;
; 38.515 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.029     ; 1.444      ;
; 38.515 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.029     ; 1.444      ;
; 38.524 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.046     ; 1.418      ;
; 38.540 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.409      ;
; 38.555 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.394      ;
; 38.555 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.394      ;
; 38.558 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.046     ; 1.384      ;
; 38.567 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.382      ;
; 38.567 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.382      ;
; 38.567 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.382      ;
; 38.567 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.382      ;
; 38.576 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.373      ;
; 38.577 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.372      ;
; 38.577 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.372      ;
; 38.580 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.369      ;
; 38.580 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.369      ;
; 38.580 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.369      ;
; 38.580 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.369      ;
; 38.596 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.046     ; 1.346      ;
; 38.610 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.339      ;
; 38.611 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.338      ;
; 38.611 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.338      ;
; 38.622 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.046     ; 1.320      ;
; 38.631 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.046     ; 1.311      ;
; 38.635 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.309      ;
; 38.648 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.301      ;
; 38.649 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.300      ;
; 38.649 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.300      ;
; 38.669 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.275      ;
; 38.674 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.275      ;
; 38.675 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.274      ;
; 38.675 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.274      ;
; 38.675 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.274      ;
; 38.683 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.266      ;
; 38.684 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.265      ;
; 38.684 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.265      ;
; 38.688 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.039     ; 1.261      ;
; 38.703 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.046     ; 1.239      ;
; 38.707 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.237      ;
; 38.718 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.046     ; 1.224      ;
; 38.718 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.046     ; 1.224      ;
; 38.722 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.145      ; 1.431      ;
; 38.722 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.037     ; 1.229      ;
; 38.722 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.037     ; 1.229      ;
; 38.722 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.037     ; 1.229      ;
; 38.722 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.037     ; 1.229      ;
; 38.722 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.037     ; 1.229      ;
; 38.722 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.145      ; 1.431      ;
; 38.723 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.147      ; 1.432      ;
; 38.733 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.211      ;
; 38.735 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.209      ;
; 38.749 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.037     ; 1.202      ;
; 38.749 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.037     ; 1.202      ;
; 38.749 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.037     ; 1.202      ;
; 38.749 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.037     ; 1.202      ;
; 38.749 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.037     ; 1.202      ;
; 38.749 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.147      ; 1.406      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.134 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.229      ; 0.464      ;
; 0.146 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 0.469      ;
; 0.163 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 0.486      ;
; 0.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.296      ;
; 0.182 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.301      ;
; 0.182 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.301      ;
; 0.183 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.302      ;
; 0.190 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.309      ;
; 0.190 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.309      ;
; 0.206 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.325      ;
; 0.248 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.367      ;
; 0.255 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.374      ;
; 0.256 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.375      ;
; 0.257 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.039      ; 0.378      ;
; 0.257 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.376      ;
; 0.258 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 0.378      ;
; 0.262 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.039      ; 0.383      ;
; 0.263 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.039      ; 0.384      ;
; 0.264 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 0.587      ;
; 0.264 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.039      ; 0.385      ;
; 0.268 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.387      ;
; 0.275 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 0.598      ;
; 0.294 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.413      ;
; 0.296 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.415      ;
; 0.297 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.416      ;
; 0.298 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.036      ; 0.416      ;
; 0.301 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.420      ;
; 0.302 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.421      ;
; 0.303 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.422      ;
; 0.305 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.424      ;
; 0.309 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.428      ;
; 0.341 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.460      ;
; 0.342 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.461      ;
; 0.342 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.461      ;
; 0.342 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.461      ;
; 0.377 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 0.700      ;
; 0.381 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[1]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.052      ; 0.515      ;
; 0.384 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[4]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.052      ; 0.518      ;
; 0.401 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[3]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.052      ; 0.535      ;
; 0.457 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.039      ; 0.578      ;
; 0.463 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[0]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.052      ; 0.597      ;
; 0.465 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|delayed_wrptr_g[2]                                          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.052      ; 0.599      ;
; 0.488 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.607      ;
; 0.488 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.607      ;
; 0.490 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.609      ;
; 0.592 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 0.915      ;
; 0.596 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 0.919      ;
; 0.661 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 0.984      ;
; 0.662 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.223      ; 0.986      ;
; 0.664 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 0.987      ;
; 0.665 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.223      ; 0.989      ;
; 0.711 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 1.034      ;
; 0.712 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 1.035      ;
; 0.719 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 1.042      ;
; 0.761 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 1.084      ;
; 0.768 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.887      ;
; 0.768 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.887      ;
; 0.768 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.887      ;
; 0.768 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.887      ;
; 0.768 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.887      ;
; 0.770 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 1.093      ;
; 0.773 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.892      ;
; 0.773 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.892      ;
; 0.773 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.892      ;
; 0.773 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.892      ;
; 0.773 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 0.892      ;
; 0.785 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 1.108      ;
; 0.786 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.035      ; 0.903      ;
; 0.786 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.035      ; 0.903      ;
; 0.786 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.035      ; 0.903      ;
; 0.786 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 1.109      ;
; 0.787 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 1.110      ;
; 0.788 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.223      ; 1.112      ;
; 0.789 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.223      ; 1.113      ;
; 0.791 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.035      ; 0.908      ;
; 0.791 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.035      ; 0.908      ;
; 0.791 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.035      ; 0.908      ;
; 0.793 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 1.116      ;
; 0.794 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.223      ; 1.118      ;
; 0.826 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 1.149      ;
; 0.837 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 1.160      ;
; 0.838 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.223      ; 1.162      ;
; 0.839 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.223      ; 1.163      ;
; 0.844 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.029      ; 0.955      ;
; 0.849 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.029      ; 0.960      ;
; 0.861 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.223      ; 1.185      ;
; 0.887 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 1.006      ;
; 0.887 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 1.006      ;
; 0.887 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 1.006      ;
; 0.887 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 1.006      ;
; 0.887 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 1.006      ;
; 0.888 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 1.007      ;
; 0.888 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 1.007      ;
; 0.888 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 1.007      ;
; 0.888 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 1.007      ;
; 0.888 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000        ; 0.037      ; 1.007      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.145 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.464      ;
; 0.152 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.471      ;
; 0.173 ; Led_control:Control_LED0|LED                                                                                                                                                    ; Led_control:Control_LED0|LED                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Led_flash:Flash_LED3|LED                                                                                                                                                        ; Led_flash:Flash_LED3|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|start_wrpoll_reg                                                                                 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|start_wrpoll_reg                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.296      ;
; 0.174 ; Led_flash:Flash_LED2|LED                                                                                                                                                        ; Led_flash:Flash_LED2|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                             ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Led_flash:Flash_LED1|LED                                                                                                                                                        ; Led_flash:Flash_LED1|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|end_pgwrop_reg                                                                                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|end_pgwrop_reg                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_data_state                                                                        ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_data_state                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_pre_data_state                                                                    ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_pre_data_state                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_data_state                                                                       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_data_state                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_pre_data_state                                                                   ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_pre_data_state                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_post_data_state                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_post_data_state                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_source_update_state                                                               ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_source_update_state                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_address_state                                                                     ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_address_state                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                           ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                 ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                  ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|WriteParam                                                                                                                                               ; Reconfigure:Recon_inst|WriteParam                                                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                           ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_source_update_state                                                              ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_source_update_state                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_post_state                                                                        ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_post_state                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                            ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; write                                                                                                                                                                           ; write                                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                            ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; state[2]                                                                                                                                                                        ; state[2]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; state[3]                                                                                                                                                                        ; state[3]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; sector_erase                                                                                                                                                                    ; sector_erase                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; send_more                                                                                                                                                                       ; send_more                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|ncs_reg                                                                                          ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|ncs_reg                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                            ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                            ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; shift_bytes                                                                                                                                                                     ; shift_bytes                                                                                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; write_enable                                                                                                                                                                    ; write_enable                                                                                                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; erase_done                                                                                                                                                                      ; erase_done                                                                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; erase_ACK                                                                                                                                                                       ; erase_ACK                                                                                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; state[0]                                                                                                                                                                        ; state[0]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; state[1]                                                                                                                                                                        ; state[1]                                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; rdreq                                                                                                                                                                           ; rdreq                                                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.296      ;
; 0.175 ; Led_flash:Flash_LED6|LED                                                                                                                                                        ; Led_flash:Flash_LED6|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; Led_flash:Flash_LED4|LED                                                                                                                                                        ; Led_flash:Flash_LED4|LED                                                                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.296      ;
; 0.177 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe1                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe1                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.300      ;
; 0.177 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.300      ;
; 0.178 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|start_wrpoll_reg                                                                                 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|start_wrpoll_reg2                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.301      ;
; 0.178 ; Reconfigure:Recon_inst|ConfigState[0]                                                                                                                                           ; Reconfigure:Recon_inst|ConfigState[0]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.300      ;
; 0.178 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.300      ;
; 0.178 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated|dffe1                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.300      ;
; 0.179 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[16]                                                                                     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[17]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.301      ;
; 0.179 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.302      ;
; 0.179 ; PHY_state.00001                                                                                                                                                                 ; PHY_state.00001                                                                                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.300      ;
; 0.179 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[3]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.301      ;
; 0.179 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[1]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.301      ;
; 0.179 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[2]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.301      ;
; 0.180 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[6]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|asmi_opcode_reg[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.302      ;
; 0.181 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[4]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.303      ;
; 0.182 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.304      ;
; 0.182 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[0]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.304      ;
; 0.183 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe1                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.305      ;
; 0.190 ; byte_count[8]                                                                                                                                                                   ; byte_count[8]                                                                                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.312      ;
; 0.192 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[3]                                                                                 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[4]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.192 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[0]                                                                                 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[1]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.195 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[2]                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.318      ;
; 0.195 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.318      ;
; 0.199 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.322      ;
; 0.199 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[0]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated|dffe2a[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.322      ;
; 0.205 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~portb_address_reg0                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 0.483      ;
; 0.225 ; Reconfigure:Recon_inst|ConfigState[4]                                                                                                                                           ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.347      ;
; 0.234 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[8]                                                                                      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[9]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.356      ;
; 0.234 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[27]                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[26]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.356      ;
; 0.234 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[25]                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[24]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.356      ;
; 0.234 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[20]                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[19]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.356      ;
; 0.234 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[4]                                                                              ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.356      ;
; 0.234 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe2a1[0]                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe2a0[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.356      ;
; 0.234 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[3]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.356      ;
; 0.234 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[1]                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.356      ;
; 0.235 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[17]                                                                                     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[18]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.357      ;
; 0.235 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[11]                                                                                     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[12]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.357      ;
; 0.235 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[24]                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[23]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.357      ;
; 0.235 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[8]                                                                              ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.357      ;
; 0.235 ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe3a1[0]                                                                             ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe3a0[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.357      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'PHY_RX_CLOCK_2'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.154 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[0]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.225      ; 0.480      ;
; 0.156 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[1]                                                                              ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.225      ; 0.482      ;
; 0.174 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; PHY_Rx_state.START                                                                                                                                              ; PHY_Rx_state.START                                                                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_Rx_state.SEND_TO_FIFO                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_Rx_state.GET_TYPE                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; send_MAC                                                                                                                                                        ; send_MAC                                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.296      ;
; 0.175 ; send_IP                                                                                                                                                         ; send_IP                                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_Rx_state.READIP                                                                                                                                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_Rx_state.READMAC                                                                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_Rx_state.WRITEIP                                                                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_Rx_state.ERASE                                                                                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; erase                                                                                                                                                           ; erase                                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; write_IP                                                                                                                                                        ; write_IP                                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.296      ;
; 0.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.037      ; 0.296      ;
; 0.180 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.302      ;
; 0.180 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.302      ;
; 0.181 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.303      ;
; 0.182 ; PHY_output[101]                                                                                                                                                 ; PHY_output[109]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.304      ;
; 0.182 ; PHY_output[103]                                                                                                                                                 ; PHY_output[111]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.304      ;
; 0.182 ; PHY_output[60]                                                                                                                                                  ; PHY_output[68]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.304      ;
; 0.183 ; PHY_output[99]                                                                                                                                                  ; PHY_output[107]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.305      ;
; 0.183 ; PHY_output[91]                                                                                                                                                  ; PHY_output[99]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.305      ;
; 0.183 ; PHY_output[93]                                                                                                                                                  ; PHY_output[101]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.305      ;
; 0.183 ; PHY_output[95]                                                                                                                                                  ; PHY_output[103]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.305      ;
; 0.183 ; PHY_output[97]                                                                                                                                                  ; PHY_output[105]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.305      ;
; 0.183 ; PHY_output[59]                                                                                                                                                  ; PHY_output[67]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.305      ;
; 0.183 ; PHY_output[57]                                                                                                                                                  ; PHY_output[65]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.305      ;
; 0.183 ; PHY_output[13]                                                                                                                                                  ; PHY_output[21]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.305      ;
; 0.183 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.037      ; 0.302      ;
; 0.184 ; PHY_output[102]                                                                                                                                                 ; PHY_output[110]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.305      ;
; 0.184 ; PHY_output[96]                                                                                                                                                  ; PHY_output[104]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.305      ;
; 0.184 ; PHY_output[88]                                                                                                                                                  ; PHY_output[96]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.305      ;
; 0.184 ; PHY_output[45]                                                                                                                                                  ; PHY_output[53]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.306      ;
; 0.185 ; PHY_output[100]                                                                                                                                                 ; PHY_output[108]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.307      ;
; 0.185 ; PHY_output[94]                                                                                                                                                  ; PHY_output[102]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.306      ;
; 0.185 ; PHY_output[89]                                                                                                                                                  ; PHY_output[97]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.307      ;
; 0.185 ; PHY_output[40]                                                                                                                                                  ; PHY_output[48]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.307      ;
; 0.186 ; PHY_output[98]                                                                                                                                                  ; PHY_output[106]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.308      ;
; 0.186 ; PHY_output[90]                                                                                                                                                  ; PHY_output[98]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.308      ;
; 0.187 ; PHY_output[61]                                                                                                                                                  ; PHY_output[69]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.309      ;
; 0.189 ; PHY_output[48]                                                                                                                                                  ; PHY_output[56]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.311      ;
; 0.189 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.173      ; 0.463      ;
; 0.190 ; PHY_output[87]                                                                                                                                                  ; PHY_output[95]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.312      ;
; 0.190 ; PHY_output[79]                                                                                                                                                  ; PHY_output[87]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.312      ;
; 0.190 ; PHY_output[12]                                                                                                                                                  ; PHY_output[20]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.311      ;
; 0.190 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ram_block11a0~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.190      ; 0.481      ;
; 0.191 ; PHY_output[83]                                                                                                                                                  ; PHY_output[91]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.313      ;
; 0.191 ; PHY_output[7]                                                                                                                                                   ; PHY_output[15]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.313      ;
; 0.191 ; PHY_output[10]                                                                                                                                                  ; PHY_output[18]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.312      ;
; 0.192 ; PHY_output[75]                                                                                                                                                  ; PHY_output[83]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.314      ;
; 0.192 ; PHY_output[85]                                                                                                                                                  ; PHY_output[93]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.314      ;
; 0.192 ; PHY_output[80]                                                                                                                                                  ; PHY_output[88]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.313      ;
; 0.192 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.314      ;
; 0.192 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[8]                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.314      ;
; 0.192 ; PHY_output[1]                                                                                                                                                   ; PHY_output[9]                                                                                                                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.313      ;
; 0.193 ; PHY_output[70]                                                                                                                                                  ; PHY_output[78]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.315      ;
; 0.193 ; PHY_output[65]                                                                                                                                                  ; PHY_output[73]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.315      ;
; 0.194 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.316      ;
; 0.195 ; PHY_output[36]                                                                                                                                                  ; PHY_output[44]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.317      ;
; 0.195 ; PHY_output[28]                                                                                                                                                  ; PHY_output[36]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.317      ;
; 0.196 ; PHY_output[14]                                                                                                                                                  ; PHY_output[22]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.318      ;
; 0.196 ; PHY_output[6]                                                                                                                                                   ; PHY_output[14]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.318      ;
; 0.197 ; PHY_output[26]                                                                                                                                                  ; PHY_output[34]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.319      ;
; 0.197 ; PHY_Rx_state.READIP                                                                                                                                             ; send_IP                                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.318      ;
; 0.198 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.037      ; 0.317      ;
; 0.199 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[0]                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.321      ;
; 0.200 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[6]                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.322      ;
; 0.203 ; PHY_Rx_state.READIP                                                                                                                                             ; read_IP                                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.324      ;
; 0.204 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|wrptr_g[2]                                                                              ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.326      ;
; 0.234 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.356      ;
; 0.235 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.357      ;
; 0.235 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.357      ;
; 0.236 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.358      ;
; 0.237 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.037      ; 0.356      ;
; 0.245 ; PHY_output[92]                                                                                                                                                  ; PHY_output[100]                                                                                                                                                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.367      ;
; 0.245 ; PHY_output[58]                                                                                                                                                  ; PHY_output[66]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.367      ;
; 0.250 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.373      ;
; 0.250 ; PHY_output[43]                                                                                                                                                  ; PHY_output[51]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.373      ;
; 0.251 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.373      ;
; 0.251 ; PHY_output[8]                                                                                                                                                   ; PHY_output[16]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.373      ;
; 0.251 ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.037      ; 0.370      ;
; 0.252 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.374      ;
; 0.252 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.374      ;
; 0.252 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.374      ;
; 0.253 ; PHY_output[4]                                                                                                                                                   ; PHY_output[12]                                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.374      ;
; 0.254 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                             ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]                             ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.376      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                  ;
+-------+-------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.173 ; MDIO:MDIO_inst|temp_address[0]            ; MDIO:MDIO_inst|temp_address[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; MDIO:MDIO_inst|read_done                  ; MDIO:MDIO_inst|read_done                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; MDIO:MDIO_inst|address2[0]                ; MDIO:MDIO_inst|address2[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; MDIO:MDIO_inst|address2[1]                ; MDIO:MDIO_inst|address2[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.296      ;
; 0.173 ; MDIO:MDIO_inst|address2[2]                ; MDIO:MDIO_inst|address2[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.296      ;
; 0.174 ; EEPROM:EEPROM_inst|IP_flag                ; EEPROM:EEPROM_inst|IP_flag                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; EEPROM:EEPROM_inst|IP_ready               ; EEPROM:EEPROM_inst|IP_ready               ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; EEPROM:EEPROM_inst|MAC_ready              ; EEPROM:EEPROM_inst|MAC_ready              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; MDIO:MDIO_inst|MDIO2                      ; MDIO:MDIO_inst|MDIO2                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; MDIO:MDIO_inst|MDIO                       ; MDIO:MDIO_inst|MDIO                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; MDIO:MDIO_inst|read[2]                    ; MDIO:MDIO_inst|read[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; MDIO:MDIO_inst|read[1]                    ; MDIO:MDIO_inst|read[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; MDIO:MDIO_inst|write[3]                   ; MDIO:MDIO_inst|write[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; MDIO:MDIO_inst|write[1]                   ; MDIO:MDIO_inst|write[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; MDIO:MDIO_inst|address[2]                 ; MDIO:MDIO_inst|address[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; MDIO:MDIO_inst|address[1]                 ; MDIO:MDIO_inst|address[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; MDIO:MDIO_inst|address[0]                 ; MDIO:MDIO_inst|address[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; MDIO:MDIO_inst|write[2]                   ; MDIO:MDIO_inst|write[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.296      ;
; 0.175 ; EEPROM:EEPROM_inst|EEPROM_write[0]        ; EEPROM:EEPROM_inst|EEPROM_write[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; EEPROM:EEPROM_inst|SCK                    ; EEPROM:EEPROM_inst|SCK                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; EEPROM:EEPROM_inst|IP_write_done          ; EEPROM:EEPROM_inst|IP_write_done          ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; EEPROM:EEPROM_inst|EEPROM[3]              ; EEPROM:EEPROM_inst|EEPROM[3]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.296      ;
; 0.178 ; MDIO:MDIO_inst|read[0]                    ; MDIO:MDIO_inst|read[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.300      ;
; 0.179 ; EEPROM:EEPROM_inst|EEPROM_read[10]        ; EEPROM:EEPROM_inst|EEPROM_read[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.301      ;
; 0.179 ; EEPROM:EEPROM_inst|EEPROM_read[9]         ; EEPROM:EEPROM_inst|EEPROM_read[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.301      ;
; 0.179 ; EEPROM:EEPROM_inst|EEPROM_read[7]         ; EEPROM:EEPROM_inst|EEPROM_read[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.301      ;
; 0.179 ; EEPROM:EEPROM_inst|EEPROM_read[1]         ; EEPROM:EEPROM_inst|EEPROM_read[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.301      ;
; 0.179 ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.301      ;
; 0.179 ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.301      ;
; 0.179 ; EEPROM:EEPROM_inst|EEPROM_write[7]        ; EEPROM:EEPROM_inst|EEPROM_write[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.301      ;
; 0.179 ; EEPROM:EEPROM_inst|EEPROM_write[6]        ; EEPROM:EEPROM_inst|EEPROM_write[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.301      ;
; 0.179 ; EEPROM:EEPROM_inst|EEPROM_write[4]        ; EEPROM:EEPROM_inst|EEPROM_write[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.301      ;
; 0.179 ; MDIO:MDIO_inst|temp_reg_data[4]           ; MDIO:MDIO_inst|temp_reg_data[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.301      ;
; 0.180 ; EEPROM:EEPROM_inst|EEPROM_read[11]        ; EEPROM:EEPROM_inst|EEPROM_read[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.302      ;
; 0.180 ; EEPROM:EEPROM_inst|EEPROM_write[45]       ; EEPROM:EEPROM_inst|EEPROM_write[46]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.301      ;
; 0.180 ; EEPROM:EEPROM_inst|EEPROM_write[42]       ; EEPROM:EEPROM_inst|EEPROM_write[43]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.301      ;
; 0.180 ; EEPROM:EEPROM_inst|EEPROM_write[33]       ; EEPROM:EEPROM_inst|EEPROM_write[34]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.301      ;
; 0.180 ; EEPROM:EEPROM_inst|EEPROM_write[30]       ; EEPROM:EEPROM_inst|EEPROM_write[31]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.302      ;
; 0.180 ; MDIO:MDIO_inst|temp_address[2]            ; MDIO:MDIO_inst|temp_address[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.302      ;
; 0.180 ; MDIO:MDIO_inst|temp_reg_data[2]           ; MDIO:MDIO_inst|temp_reg_data[3]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.302      ;
; 0.180 ; MDIO:MDIO_inst|temp_reg_data[0]           ; MDIO:MDIO_inst|temp_reg_data[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.302      ;
; 0.181 ; EEPROM:EEPROM_inst|EEPROM_read[8]         ; EEPROM:EEPROM_inst|EEPROM_read[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.303      ;
; 0.181 ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.303      ;
; 0.181 ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.303      ;
; 0.181 ; EEPROM:EEPROM_inst|EEPROM_write[46]       ; EEPROM:EEPROM_inst|EEPROM_write[47]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.302      ;
; 0.181 ; EEPROM:EEPROM_inst|EEPROM_write[41]       ; EEPROM:EEPROM_inst|EEPROM_write[42]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.302      ;
; 0.181 ; EEPROM:EEPROM_inst|EEPROM_write[39]       ; EEPROM:EEPROM_inst|EEPROM_write[40]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.302      ;
; 0.181 ; EEPROM:EEPROM_inst|EEPROM_write[38]       ; EEPROM:EEPROM_inst|EEPROM_write[39]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.302      ;
; 0.181 ; EEPROM:EEPROM_inst|EEPROM_write[37]       ; EEPROM:EEPROM_inst|EEPROM_write[38]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.302      ;
; 0.181 ; EEPROM:EEPROM_inst|EEPROM_write[27]       ; EEPROM:EEPROM_inst|EEPROM_write[28]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.303      ;
; 0.181 ; EEPROM:EEPROM_inst|EEPROM_write[19]       ; EEPROM:EEPROM_inst|EEPROM_write[20]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.302      ;
; 0.181 ; EEPROM:EEPROM_inst|EEPROM_write[5]        ; EEPROM:EEPROM_inst|EEPROM_write[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.303      ;
; 0.181 ; EEPROM:EEPROM_inst|This_MAC[37]           ; EEPROM:EEPROM_inst|This_MAC[38]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.303      ;
; 0.181 ; EEPROM:EEPROM_inst|This_MAC[7]            ; EEPROM:EEPROM_inst|This_MAC[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.303      ;
; 0.182 ; EEPROM:EEPROM_inst|EEPROM_read[14]        ; EEPROM:EEPROM_inst|EEPROM_read[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.304      ;
; 0.182 ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.304      ;
; 0.182 ; EEPROM:EEPROM_inst|EEPROM_write[36]       ; EEPROM:EEPROM_inst|EEPROM_write[37]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.303      ;
; 0.182 ; EEPROM:EEPROM_inst|EEPROM_write[35]       ; EEPROM:EEPROM_inst|EEPROM_write[36]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.303      ;
; 0.182 ; EEPROM:EEPROM_inst|EEPROM_write[14]       ; EEPROM:EEPROM_inst|EEPROM_write[15]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.303      ;
; 0.182 ; EEPROM:EEPROM_inst|EEPROM_write[9]        ; EEPROM:EEPROM_inst|EEPROM_write[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.304      ;
; 0.182 ; EEPROM:EEPROM_inst|This_MAC[41]           ; EEPROM:EEPROM_inst|This_MAC[42]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.304      ;
; 0.183 ; EEPROM:EEPROM_inst|EEPROM_write[44]       ; EEPROM:EEPROM_inst|EEPROM_write[45]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.304      ;
; 0.183 ; EEPROM:EEPROM_inst|EEPROM_write[15]       ; EEPROM:EEPROM_inst|EEPROM_write[16]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.304      ;
; 0.183 ; EEPROM:EEPROM_inst|This_MAC[42]           ; EEPROM:EEPROM_inst|This_MAC[43]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.305      ;
; 0.183 ; EEPROM:EEPROM_inst|This_MAC[32]           ; EEPROM:EEPROM_inst|This_MAC[33]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.305      ;
; 0.183 ; EEPROM:EEPROM_inst|This_MAC[1]            ; EEPROM:EEPROM_inst|This_MAC[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.305      ;
; 0.183 ; MDIO:MDIO_inst|preamble2[5]               ; MDIO:MDIO_inst|preamble2[5]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.305      ;
; 0.183 ; MDIO:MDIO_inst|preamble[6]                ; MDIO:MDIO_inst|preamble[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.305      ;
; 0.183 ; MDIO:MDIO_inst|loop_count[4]              ; MDIO:MDIO_inst|loop_count[4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.305      ;
; 0.184 ; EEPROM:EEPROM_inst|This_MAC[29]           ; EEPROM:EEPROM_inst|This_MAC[30]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.306      ;
; 0.184 ; EEPROM:EEPROM_inst|This_MAC[24]           ; EEPROM:EEPROM_inst|This_MAC[25]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.306      ;
; 0.184 ; EEPROM:EEPROM_inst|This_MAC[6]            ; EEPROM:EEPROM_inst|This_MAC[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.306      ;
; 0.184 ; MDIO:MDIO_inst|temp_reg_data[5]           ; MDIO:MDIO_inst|temp_reg_data[6]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.306      ;
; 0.184 ; MDIO:MDIO_inst|address[1]                 ; MDIO:MDIO_inst|address[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.306      ;
; 0.185 ; EEPROM:EEPROM_inst|This_MAC[44]           ; EEPROM:EEPROM_inst|This_MAC[45]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.185 ; EEPROM:EEPROM_inst|This_MAC[27]           ; EEPROM:EEPROM_inst|This_MAC[28]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.185 ; EEPROM:EEPROM_inst|This_MAC[18]           ; EEPROM:EEPROM_inst|This_MAC[19]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.306      ;
; 0.185 ; EEPROM:EEPROM_inst|This_MAC[15]           ; EEPROM:EEPROM_inst|This_MAC[16]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.185 ; EEPROM:EEPROM_inst|This_MAC[13]           ; EEPROM:EEPROM_inst|This_MAC[14]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.185 ; EEPROM:EEPROM_inst|This_MAC[11]           ; EEPROM:EEPROM_inst|This_MAC[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.306      ;
; 0.185 ; EEPROM:EEPROM_inst|This_IP[12]            ; EEPROM:EEPROM_inst|This_IP[13]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.306      ;
; 0.185 ; EEPROM:EEPROM_inst|This_IP[7]             ; EEPROM:EEPROM_inst|This_IP[8]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.306      ;
; 0.185 ; MDIO:MDIO_inst|temp_reg_data[5]           ; MDIO:MDIO_inst|register_data[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.186 ; EEPROM:EEPROM_inst|This_MAC[22]           ; EEPROM:EEPROM_inst|This_MAC[23]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.308      ;
; 0.186 ; EEPROM:EEPROM_inst|This_MAC[10]           ; EEPROM:EEPROM_inst|This_MAC[11]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.307      ;
; 0.186 ; EEPROM:EEPROM_inst|This_IP[4]             ; EEPROM:EEPROM_inst|This_IP[5]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.307      ;
; 0.190 ; EEPROM:EEPROM_inst|This_MAC[38]           ; EEPROM:EEPROM_inst|This_MAC[39]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.312      ;
; 0.190 ; EEPROM:EEPROM_inst|This_MAC[4]            ; EEPROM:EEPROM_inst|This_MAC[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.312      ;
; 0.191 ; EEPROM:EEPROM_inst|This_MAC[2]            ; EEPROM:EEPROM_inst|This_MAC[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.313      ;
; 0.191 ; EEPROM:EEPROM_inst|This_IP[28]            ; EEPROM:EEPROM_inst|This_IP[29]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.312      ;
; 0.191 ; EEPROM:EEPROM_inst|This_IP[10]            ; EEPROM:EEPROM_inst|This_IP[11]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.312      ;
; 0.191 ; EEPROM:EEPROM_inst|This_IP[1]             ; EEPROM:EEPROM_inst|This_IP[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.312      ;
; 0.191 ; EEPROM:EEPROM_inst|This_IP[0]             ; EEPROM:EEPROM_inst|This_IP[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.312      ;
; 0.192 ; EEPROM:EEPROM_inst|This_MAC[46]           ; EEPROM:EEPROM_inst|This_MAC[47]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.314      ;
; 0.192 ; EEPROM:EEPROM_inst|This_IP[27]            ; EEPROM:EEPROM_inst|This_IP[28]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.313      ;
; 0.192 ; EEPROM:EEPROM_inst|This_IP[24]            ; EEPROM:EEPROM_inst|This_IP[25]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.313      ;
; 0.193 ; EEPROM:EEPROM_inst|This_IP[23]            ; EEPROM:EEPROM_inst|This_IP[24]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.314      ;
; 0.194 ; EEPROM:EEPROM_inst|This_IP[17]            ; EEPROM:EEPROM_inst|This_IP[18]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.315      ;
; 0.200 ; MDIO:MDIO_inst|address2[0]                ; MDIO:MDIO_inst|address2[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.323      ;
; 0.209 ; EEPROM:EEPROM_inst|shift_count[5]         ; EEPROM:EEPROM_inst|shift_count[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.330      ;
+-------+-------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.174 ; reset                    ; reset                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; start_up[2]              ; start_up[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; write_PHY                ; write_PHY                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; start_up[1]              ; start_up[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; reset_CRC                ; reset_CRC                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; state_Tx.RESET           ; state_Tx.RESET           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.296      ;
; 0.174 ; interframe[0]            ; interframe[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.296      ;
; 0.175 ; sync_Tx_CTL              ; sync_Tx_CTL              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; send_more_ACK            ; send_more_ACK            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; state_Tx.SEND            ; state_Tx.SEND            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; state_Tx.SENDIP          ; state_Tx.SENDIP          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; state_Tx.SENDMAC         ; state_Tx.SENDMAC         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.296      ;
; 0.175 ; state_Tx.CRC             ; state_Tx.CRC             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.296      ;
; 0.178 ; start_up[0]              ; start_up[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.300      ;
; 0.178 ; interframe[1]            ; interframe[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.300      ;
; 0.179 ; temp_MAC[23]             ; temp_MAC[31]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.301      ;
; 0.180 ; temp_IP[7]               ; temp_IP[15]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.301      ;
; 0.180 ; temp_MAC[15]             ; temp_MAC[23]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.302      ;
; 0.181 ; reset_count[9]           ; reset_count[9]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.304      ;
; 0.181 ; temp_MAC[30]             ; temp_MAC[38]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.302      ;
; 0.181 ; temp_MAC[14]             ; temp_MAC[22]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.302      ;
; 0.181 ; temp_MAC[19]             ; temp_MAC[27]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.302      ;
; 0.181 ; temp_MAC[13]             ; temp_MAC[21]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.302      ;
; 0.181 ; temp_MAC[1]              ; temp_MAC[9]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.302      ;
; 0.181 ; temp_IP[1]               ; temp_IP[9]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.302      ;
; 0.181 ; temp_MAC[0]              ; temp_MAC[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.303      ;
; 0.182 ; temp_MAC[25]             ; temp_MAC[33]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.303      ;
; 0.182 ; temp_MAC[9]              ; temp_MAC[17]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.303      ;
; 0.182 ; temp_MAC[16]             ; temp_MAC[24]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.304      ;
; 0.182 ; temp_IP[16]              ; temp_IP[24]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.303      ;
; 0.182 ; temp_MAC[39]             ; temp_MAC[47]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.303      ;
; 0.182 ; temp_MAC[18]             ; temp_MAC[26]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.303      ;
; 0.183 ; temp_MAC[12]             ; temp_MAC[20]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.304      ;
; 0.183 ; temp_IP[17]              ; temp_IP[25]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.304      ;
; 0.185 ; rdaddress[6]             ; rdaddress[6]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.191 ; CRC32:CRC32_inst|crc[9]  ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.313      ;
; 0.194 ; interframe[1]            ; interframe[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.316      ;
; 0.194 ; interframe[1]            ; interframe[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.316      ;
; 0.203 ; MAC_count[4]             ; MAC_count[4]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.324      ;
; 0.207 ; start_up[1]              ; start_up[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.329      ;
; 0.209 ; start_up[1]              ; start_up[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.331      ;
; 0.212 ; IP_count[4]              ; IP_count[4]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.333      ;
; 0.212 ; state_Tx.CRC             ; send_more_ACK            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.333      ;
; 0.233 ; temp_MAC[8]              ; temp_MAC[16]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.355      ;
; 0.234 ; temp_MAC[24]             ; temp_MAC[32]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.356      ;
; 0.234 ; temp_IP[0]               ; temp_IP[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.355      ;
; 0.235 ; temp_IP[9]               ; temp_IP[17]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.356      ;
; 0.235 ; temp_MAC[2]              ; temp_MAC[10]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.356      ;
; 0.236 ; temp_IP[3]               ; temp_IP[11]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.356      ;
; 0.236 ; temp_MAC[37]             ; temp_MAC[45]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.357      ;
; 0.237 ; CRC32:CRC32_inst|crc[26] ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.359      ;
; 0.237 ; CRC32:CRC32_inst|crc[19] ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.359      ;
; 0.237 ; temp_MAC[35]             ; temp_MAC[43]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.358      ;
; 0.237 ; temp_IP[12]              ; temp_IP[20]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.357      ;
; 0.238 ; temp_IP[11]              ; temp_IP[19]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.358      ;
; 0.239 ; CRC32:CRC32_inst|crc[16] ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.360      ;
; 0.240 ; CRC32:CRC32_inst|crc[22] ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.361      ;
; 0.240 ; temp_IP[10]              ; temp_IP[18]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.363      ;
; 0.251 ; CRC32:CRC32_inst|crc[5]  ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.373      ;
; 0.256 ; CRC32:CRC32_inst|crc[11] ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.378      ;
; 0.256 ; temp_MAC[38]             ; temp_MAC[46]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.376      ;
; 0.257 ; temp_MAC[20]             ; temp_MAC[28]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.377      ;
; 0.257 ; temp_MAC[29]             ; temp_MAC[37]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.377      ;
; 0.258 ; temp_MAC[28]             ; temp_MAC[36]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.378      ;
; 0.262 ; CRC32:CRC32_inst|crc[3]  ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.384      ;
; 0.264 ; CRC32:CRC32_inst|crc[7]  ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.385      ;
; 0.272 ; start_up[0]              ; speed_1000T              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.395      ;
; 0.272 ; start_up[0]              ; speed_100T               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.395      ;
; 0.273 ; temp_MAC[22]             ; temp_MAC[30]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.394      ;
; 0.273 ; temp_IP[5]               ; temp_IP[13]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.394      ;
; 0.273 ; state_Tx.CRC             ; reset_CRC                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.396      ;
; 0.274 ; reset_count[5]           ; reset_count[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.397      ;
; 0.274 ; temp_MAC[36]             ; temp_MAC[44]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.395      ;
; 0.274 ; temp_IP[23]              ; temp_IP[31]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.395      ;
; 0.275 ; reset_count[1]           ; reset_count[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.398      ;
; 0.275 ; reset_count[4]           ; reset_count[4]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.398      ;
; 0.275 ; reset_count[8]           ; reset_count[8]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.398      ;
; 0.275 ; temp_MAC[27]             ; temp_MAC[35]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.396      ;
; 0.275 ; temp_IP[21]              ; temp_IP[29]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.396      ;
; 0.275 ; temp_IP[13]              ; temp_IP[21]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.396      ;
; 0.275 ; temp_MAC[21]             ; temp_MAC[29]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.396      ;
; 0.275 ; temp_IP[2]               ; temp_IP[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.395      ;
; 0.275 ; temp_MAC[10]             ; temp_MAC[18]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.396      ;
; 0.276 ; CRC32:CRC32_inst|crc[27] ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.398      ;
; 0.276 ; reset_count[7]           ; reset_count[7]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.399      ;
; 0.276 ; start_up[0]              ; read_PHY                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.399      ;
; 0.276 ; temp_IP[8]               ; temp_IP[16]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.397      ;
; 0.276 ; data_count[3]            ; data_count[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.397      ;
; 0.276 ; interframe[5]            ; interframe[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.398      ;
; 0.277 ; reset_count[2]           ; reset_count[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.400      ;
; 0.277 ; temp_IP[22]              ; temp_IP[30]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.398      ;
; 0.277 ; temp_IP[4]               ; temp_IP[12]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.397      ;
; 0.277 ; data_count[7]            ; data_count[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.398      ;
; 0.277 ; data_count[5]            ; data_count[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.398      ;
; 0.277 ; data_count[4]            ; data_count[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.398      ;
; 0.277 ; interframe[2]            ; interframe[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.399      ;
; 0.278 ; CRC32:CRC32_inst|crc[14] ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.399      ;
; 0.278 ; temp_IP[14]              ; temp_IP[22]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.399      ;
; 0.278 ; data_count[8]            ; data_count[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.399      ;
; 0.278 ; data_count[6]            ; data_count[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.399      ;
+-------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'PHY_CLK125'                                                                     ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.177 ; HB_counter[0]  ; HB_counter[0]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.300      ;
; 0.189 ; HB_counter[25] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.312      ;
; 0.269 ; HB_counter[12] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.392      ;
; 0.270 ; HB_counter[16] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.393      ;
; 0.270 ; HB_counter[14] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.393      ;
; 0.270 ; HB_counter[13] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.393      ;
; 0.270 ; HB_counter[10] ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.393      ;
; 0.270 ; HB_counter[8]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.393      ;
; 0.270 ; HB_counter[6]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.393      ;
; 0.270 ; HB_counter[4]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.393      ;
; 0.270 ; HB_counter[2]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.393      ;
; 0.271 ; HB_counter[24] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; HB_counter[22] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; HB_counter[20] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; HB_counter[18] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; HB_counter[15] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; HB_counter[11] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; HB_counter[9]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; HB_counter[5]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; HB_counter[3]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.394      ;
; 0.272 ; HB_counter[23] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.395      ;
; 0.272 ; HB_counter[21] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.395      ;
; 0.272 ; HB_counter[19] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.395      ;
; 0.272 ; HB_counter[17] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.395      ;
; 0.272 ; HB_counter[7]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.395      ;
; 0.276 ; HB_counter[0]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.399      ;
; 0.341 ; HB_counter[1]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.464      ;
; 0.412 ; HB_counter[12] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.536      ;
; 0.414 ; HB_counter[14] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.537      ;
; 0.414 ; HB_counter[10] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.537      ;
; 0.414 ; HB_counter[8]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.537      ;
; 0.414 ; HB_counter[4]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.537      ;
; 0.414 ; HB_counter[2]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.537      ;
; 0.414 ; HB_counter[16] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.537      ;
; 0.414 ; HB_counter[6]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.537      ;
; 0.415 ; HB_counter[24] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.538      ;
; 0.415 ; HB_counter[22] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.538      ;
; 0.415 ; HB_counter[20] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.538      ;
; 0.415 ; HB_counter[18] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.538      ;
; 0.423 ; HB_counter[13] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.546      ;
; 0.423 ; HB_counter[3]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.546      ;
; 0.424 ; HB_counter[11] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.547      ;
; 0.424 ; HB_counter[15] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.547      ;
; 0.424 ; HB_counter[9]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.547      ;
; 0.424 ; HB_counter[5]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.547      ;
; 0.424 ; HB_counter[0]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.547      ;
; 0.424 ; HB_counter[19] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.547      ;
; 0.425 ; HB_counter[7]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.548      ;
; 0.425 ; HB_counter[23] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.548      ;
; 0.425 ; HB_counter[21] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.548      ;
; 0.425 ; HB_counter[17] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.548      ;
; 0.425 ; HB_counter[11] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.549      ;
; 0.425 ; HB_counter[13] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.548      ;
; 0.425 ; HB_counter[3]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.548      ;
; 0.426 ; HB_counter[9]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.549      ;
; 0.426 ; HB_counter[0]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.549      ;
; 0.426 ; HB_counter[15] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.549      ;
; 0.426 ; HB_counter[5]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.549      ;
; 0.426 ; HB_counter[19] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.549      ;
; 0.427 ; HB_counter[7]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.550      ;
; 0.427 ; HB_counter[23] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.550      ;
; 0.427 ; HB_counter[21] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.550      ;
; 0.427 ; HB_counter[17] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.550      ;
; 0.470 ; HB_counter[12] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.594      ;
; 0.472 ; HB_counter[2]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.595      ;
; 0.472 ; HB_counter[10] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.595      ;
; 0.472 ; HB_counter[14] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.595      ;
; 0.472 ; HB_counter[8]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.595      ;
; 0.472 ; HB_counter[4]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.595      ;
; 0.472 ; HB_counter[6]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.595      ;
; 0.472 ; HB_counter[16] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.595      ;
; 0.472 ; HB_counter[12] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.596      ;
; 0.473 ; HB_counter[18] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.596      ;
; 0.473 ; HB_counter[22] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.596      ;
; 0.473 ; HB_counter[20] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.596      ;
; 0.473 ; HB_counter[10] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.597      ;
; 0.474 ; HB_counter[2]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.597      ;
; 0.474 ; HB_counter[8]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.597      ;
; 0.474 ; HB_counter[14] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.597      ;
; 0.474 ; HB_counter[4]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.597      ;
; 0.474 ; HB_counter[6]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.597      ;
; 0.474 ; HB_counter[16] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.597      ;
; 0.475 ; HB_counter[18] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.598      ;
; 0.475 ; HB_counter[22] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.598      ;
; 0.475 ; HB_counter[20] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.598      ;
; 0.483 ; HB_counter[11] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.607      ;
; 0.483 ; HB_counter[13] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.606      ;
; 0.483 ; HB_counter[3]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.606      ;
; 0.484 ; HB_counter[0]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.607      ;
; 0.484 ; HB_counter[9]  ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.607      ;
; 0.484 ; HB_counter[5]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.607      ;
; 0.484 ; HB_counter[15] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.607      ;
; 0.484 ; HB_counter[19] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.607      ;
; 0.485 ; HB_counter[7]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.608      ;
; 0.485 ; HB_counter[11] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.609      ;
; 0.485 ; HB_counter[17] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.608      ;
; 0.485 ; HB_counter[21] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.608      ;
; 0.485 ; HB_counter[9]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.609      ;
; 0.485 ; HB_counter[13] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.608      ;
; 0.485 ; HB_counter[3]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.041      ; 0.608      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 35.666 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[0]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.033      ; 4.323      ;
; 35.666 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[1]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.033      ; 4.323      ;
; 35.666 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[2]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.033      ; 4.323      ;
; 35.666 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[3]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.033      ; 4.323      ;
; 35.666 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[4]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.033      ; 4.323      ;
; 35.666 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[5]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.033      ; 4.323      ;
; 35.666 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[6]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.033      ; 4.323      ;
; 35.666 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|q_b[7]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.033      ; 4.323      ;
; 35.726 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~portb_address_reg0                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.033      ; 4.315      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.102      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.102      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[6]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.104     ; 4.100      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.104     ; 4.100      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.104     ; 4.100      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.104     ; 4.100      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.104     ; 4.100      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.104     ; 4.100      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.105      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 4.104      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 4.104      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 4.104      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.104     ; 4.100      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.105      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 4.104      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[4]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 4.104      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 4.104      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[7]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.104     ; 4.100      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.105      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 4.104      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 4.104      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.104     ; 4.100      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 4.104      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[1]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 4.104      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 4.104      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.105      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 4.104      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 4.104      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.102      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.105     ; 4.099      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.102      ;
; 35.784 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.105     ; 4.099      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.104      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.104      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.101      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.104      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[9]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.101      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.104      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.104      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[2]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.101      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.104      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.104      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[8]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.101      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[10]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.101      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.104      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.101      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.101      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.101      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.101      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.101      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.101      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.104      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[3]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.101      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.101      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.104      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.101      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.104      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.101      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.104      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.104      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.101      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.101      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.104      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.104      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.101      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.101      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.104      ;
; 35.785 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.102     ; 4.101      ;
; 38.651 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[14]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.297      ;
; 38.651 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[13]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.297      ;
; 38.651 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[12]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.297      ;
; 38.651 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[11]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.297      ;
; 38.651 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[10]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.297      ;
; 38.651 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[9]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.297      ;
; 38.651 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[8]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.297      ;
; 38.651 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[7]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.297      ;
; 38.651 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[6]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.297      ;
; 38.651 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[5]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.297      ;
; 38.651 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[4]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.297      ;
; 38.651 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[3]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.297      ;
; 38.651 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.297      ;
; 38.651 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.297      ;
; 38.651 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe2a0[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.297      ;
; 38.651 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe2a1[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 1.297      ;
; 38.659 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.290      ;
; 38.659 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.290      ;
; 38.659 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.290      ;
; 38.659 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.290      ;
; 38.659 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.290      ;
; 38.659 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.290      ;
; 38.750 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_source_update_state                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 1.201      ;
+--------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                              ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 38.873 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 1.059      ;
; 38.873 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 1.059      ;
; 38.873 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 1.059      ;
; 38.873 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 1.059      ;
; 38.873 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 1.059      ;
; 38.873 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 1.059      ;
; 38.873 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 1.059      ;
; 38.873 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 1.059      ;
; 38.873 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 1.059      ;
; 38.874 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 1.057      ;
; 38.874 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 1.057      ;
; 38.874 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 1.057      ;
; 38.874 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 1.057      ;
; 38.874 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 1.057      ;
; 38.874 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 1.057      ;
; 38.874 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 1.057      ;
; 38.874 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 1.057      ;
; 38.874 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 1.057      ;
; 38.890 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 1.040      ;
; 38.890 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 1.040      ;
; 38.890 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 1.040      ;
; 38.890 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 1.040      ;
; 38.890 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 1.040      ;
; 38.890 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 1.040      ;
; 38.890 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 1.040      ;
; 38.988 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 0.941      ;
; 38.988 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 0.941      ;
; 38.988 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 0.941      ;
; 38.988 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 0.941      ;
; 38.988 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 0.941      ;
; 38.988 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 0.941      ;
; 38.988 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 0.941      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.634 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_data_state                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.759      ;
; 0.634 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_pre_data_state                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.759      ;
; 0.634 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_data_state                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.759      ;
; 0.634 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_pre_data_state                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.759      ;
; 0.634 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_load_state                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.759      ;
; 0.634 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_post_data_state                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.759      ;
; 0.634 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_init_counter_state                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.759      ;
; 0.634 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_post_state                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.759      ;
; 0.634 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe8                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.759      ;
; 0.639 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.763      ;
; 0.639 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[16]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.763      ;
; 0.639 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[18]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.763      ;
; 0.639 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[28]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.763      ;
; 0.639 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[27]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.763      ;
; 0.639 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[26]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.763      ;
; 0.639 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[25]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.763      ;
; 0.639 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[24]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.763      ;
; 0.639 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[23]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.763      ;
; 0.639 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[22]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.763      ;
; 0.639 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[21]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.763      ;
; 0.639 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[20]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.763      ;
; 0.639 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[19]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.763      ;
; 0.639 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[17]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.763      ;
; 0.639 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[15]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.763      ;
; 0.686 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.807      ;
; 0.686 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.807      ;
; 0.686 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.807      ;
; 0.686 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.807      ;
; 0.686 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated|counter_reg_bit[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.807      ;
; 0.774 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_address_state                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.896      ;
; 0.774 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[6]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.896      ;
; 0.774 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[0]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.896      ;
; 0.774 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[5]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.896      ;
; 0.774 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.896      ;
; 0.774 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.896      ;
; 0.776 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe1a0[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.902      ;
; 0.776 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_wait_state                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.902      ;
; 0.776 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|idle_state                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.902      ;
; 0.776 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe1a1[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.902      ;
; 0.776 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_init_state                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.902      ;
; 0.776 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe3a0[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.902      ;
; 0.776 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe3a1[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.902      ;
; 0.776 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_init_state                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.902      ;
; 0.776 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_source_update_state                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.902      ;
; 0.776 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_init_counter_state                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.902      ;
; 0.868 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|idle_write_wait                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.004      ;
; 0.915 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_source_update_state                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.040      ;
; 1.001 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.124      ;
; 1.001 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.124      ;
; 1.001 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.124      ;
; 1.001 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.124      ;
; 1.001 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.124      ;
; 1.001 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated|counter_reg_bit[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.124      ;
; 1.010 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[14]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.132      ;
; 1.010 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[13]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.132      ;
; 1.010 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[12]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.132      ;
; 1.010 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[11]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.132      ;
; 1.010 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[10]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.132      ;
; 1.010 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[9]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.132      ;
; 1.010 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[8]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.132      ;
; 1.010 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[7]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.132      ;
; 1.010 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[6]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.132      ;
; 1.010 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[5]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.132      ;
; 1.010 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[4]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.132      ;
; 1.010 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[3]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.132      ;
; 1.010 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[2]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.132      ;
; 1.010 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[1]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.132      ;
; 1.010 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe2a0[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.132      ;
; 1.010 ; Reconfigure:Recon_inst|ResetRU ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe2a1[0]                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.132      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 3.598      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 3.598      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.595      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 3.598      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 3.598      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 3.598      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[2]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.595      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 3.598      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 3.598      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[8]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.595      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 3.598      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.595      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.595      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.595      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.595      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 3.598      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|rdptr_g[3]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.595      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.595      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 3.598      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.595      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 3.598      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.595      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 3.598      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 3.598      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.595      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.595      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 3.598      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 3.598      ;
; 3.396 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 3.598      ;
; 3.397 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.596      ;
; 3.397 ; reset                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.596      ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                               ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 40.699 ; reset_CRC ; CRC32:CRC32_inst|crc[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.020      ; 0.821      ;
; 40.699 ; reset_CRC ; CRC32:CRC32_inst|crc[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.020      ; 0.821      ;
; 40.699 ; reset_CRC ; CRC32:CRC32_inst|crc[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.020      ; 0.821      ;
; 40.699 ; reset_CRC ; CRC32:CRC32_inst|crc[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.020      ; 0.821      ;
; 40.699 ; reset_CRC ; CRC32:CRC32_inst|crc[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.020      ; 0.821      ;
; 40.699 ; reset_CRC ; CRC32:CRC32_inst|crc[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.020      ; 0.821      ;
; 40.699 ; reset_CRC ; CRC32:CRC32_inst|crc[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.020      ; 0.821      ;
; 40.787 ; reset_CRC ; CRC32:CRC32_inst|crc[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.022      ; 0.911      ;
; 40.787 ; reset_CRC ; CRC32:CRC32_inst|crc[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.022      ; 0.911      ;
; 40.787 ; reset_CRC ; CRC32:CRC32_inst|crc[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.022      ; 0.911      ;
; 40.787 ; reset_CRC ; CRC32:CRC32_inst|crc[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.022      ; 0.911      ;
; 40.787 ; reset_CRC ; CRC32:CRC32_inst|crc[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.022      ; 0.911      ;
; 40.787 ; reset_CRC ; CRC32:CRC32_inst|crc[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.022      ; 0.911      ;
; 40.787 ; reset_CRC ; CRC32:CRC32_inst|crc[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.022      ; 0.911      ;
; 40.798 ; reset_CRC ; CRC32:CRC32_inst|crc[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.023      ; 0.923      ;
; 40.798 ; reset_CRC ; CRC32:CRC32_inst|crc[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.023      ; 0.923      ;
; 40.798 ; reset_CRC ; CRC32:CRC32_inst|crc[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.023      ; 0.923      ;
; 40.798 ; reset_CRC ; CRC32:CRC32_inst|crc[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.023      ; 0.923      ;
; 40.798 ; reset_CRC ; CRC32:CRC32_inst|crc[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.023      ; 0.923      ;
; 40.798 ; reset_CRC ; CRC32:CRC32_inst|crc[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.023      ; 0.923      ;
; 40.798 ; reset_CRC ; CRC32:CRC32_inst|crc[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.023      ; 0.923      ;
; 40.798 ; reset_CRC ; CRC32:CRC32_inst|crc[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.023      ; 0.923      ;
; 40.798 ; reset_CRC ; CRC32:CRC32_inst|crc[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.023      ; 0.923      ;
; 40.800 ; reset_CRC ; CRC32:CRC32_inst|crc[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.024      ; 0.926      ;
; 40.800 ; reset_CRC ; CRC32:CRC32_inst|crc[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.024      ; 0.926      ;
; 40.800 ; reset_CRC ; CRC32:CRC32_inst|crc[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.024      ; 0.926      ;
; 40.800 ; reset_CRC ; CRC32:CRC32_inst|crc[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.024      ; 0.926      ;
; 40.800 ; reset_CRC ; CRC32:CRC32_inst|crc[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.024      ; 0.926      ;
; 40.800 ; reset_CRC ; CRC32:CRC32_inst|crc[30] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.024      ; 0.926      ;
; 40.800 ; reset_CRC ; CRC32:CRC32_inst|crc[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.024      ; 0.926      ;
; 40.800 ; reset_CRC ; CRC32:CRC32_inst|crc[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.024      ; 0.926      ;
; 40.800 ; reset_CRC ; CRC32:CRC32_inst|crc[31] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.024      ; 0.926      ;
+--------+-----------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 33
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.030
Worst Case Available Settling Time: 77.284 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 4.640  ; 0.134 ; 31.764   ; 0.634   ; 3.448               ;
;  PHY_CLK125                                           ; 4.640  ; 0.177 ; N/A      ; N/A     ; 3.448               ;
;  PHY_RX_CLOCK                                         ; 36.120 ; 0.134 ; N/A      ; N/A     ; 19.396              ;
;  PHY_RX_CLOCK_2                                       ; 33.226 ; 0.154 ; N/A      ; N/A     ; 39.674              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 11.165 ; 0.145 ; 31.764   ; 0.634   ; 9.671               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 14.902 ; 0.174 ; 37.777   ; 40.699  ; 39.705              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 35.307 ; 0.173 ; N/A      ; N/A     ; 199.705             ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PHY_CLK125                                           ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PHY_RX_CLOCK                                         ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PHY_RX_CLOCK_2                                       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                                                                                ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; STATUS_LED                                                                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX[0]                                                                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX[1]                                                                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX[2]                                                                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX[3]                                                                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX_CLOCK                                                                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX_EN                                                                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NCONFIG                                                                            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_MDC                                                                            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_RESET_N                                                                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCK                                                                                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SI                                                                                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NODE_ADDR_CS                                                                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED1                                                                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED2                                                                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED3                                                                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED4                                                                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED5                                                                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED6                                                                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED7                                                                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED8                                                                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED9                                                                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED10                                                                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_MDIO                                                                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~                                                                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Input Transition Times                                                                                                                ;
+------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; Pin                                                                                ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; PHY_MDIO                                                                           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_CLK125                                                                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_DV                                                                             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MODE1                                                                              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX_CLOCK                                                                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[0]                                                                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[1]                                                                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[2]                                                                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[3]                                                                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CONFIG                                                                             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+------------------------------------------------------------------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; STATUS_LED                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[0]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; PHY_TX[1]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; PHY_TX[2]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; PHY_TX[3]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; PHY_TX_CLOCK                                                                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX_EN                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; NCONFIG                                                                            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; PHY_MDC                                                                            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; PHY_RESET_N                                                                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; SCK                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; SI                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; NODE_ADDR_CS                                                                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED2                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED3                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED4                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED5                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED6                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED7                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED8                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED9                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED10                                                                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.36e-09 V                   ; 2.36 V              ; -0.00896 V          ; 0.142 V                              ; 0.034 V                              ; 8.71e-10 s                  ; 8.58e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.36e-09 V                  ; 2.36 V             ; -0.00896 V         ; 0.142 V                             ; 0.034 V                             ; 8.71e-10 s                 ; 8.58e-10 s                 ; No                        ; Yes                       ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.36e-09 V                   ; 2.36 V              ; -0.00896 V          ; 0.142 V                              ; 0.034 V                              ; 8.71e-10 s                  ; 8.58e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.36e-09 V                  ; 2.36 V             ; -0.00896 V         ; 0.142 V                             ; 0.034 V                             ; 8.71e-10 s                 ; 8.58e-10 s                 ; No                        ; Yes                       ;
; PHY_MDIO                                                                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
+------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; STATUS_LED                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[0]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[1]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[2]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[3]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX_CLOCK                                                                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX_EN                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; NCONFIG                                                                            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; PHY_MDC                                                                            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; PHY_RESET_N                                                                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SCK                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; SI                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; NODE_ADDR_CS                                                                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED2                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED3                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED4                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED5                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED6                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED7                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED8                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED9                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED10                                                                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.85e-06 V                   ; 2.34 V              ; -0.00337 V          ; 0.186 V                              ; 0.025 V                              ; 1.13e-09 s                  ; 1.18e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.85e-06 V                  ; 2.34 V             ; -0.00337 V         ; 0.186 V                             ; 0.025 V                             ; 1.13e-09 s                 ; 1.18e-09 s                 ; Yes                       ; Yes                       ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.85e-06 V                   ; 2.34 V              ; -0.00337 V          ; 0.186 V                              ; 0.025 V                              ; 1.13e-09 s                  ; 1.18e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.85e-06 V                  ; 2.34 V             ; -0.00337 V         ; 0.186 V                             ; 0.025 V                             ; 1.13e-09 s                 ; 1.18e-09 s                 ; Yes                       ; Yes                       ;
; PHY_MDIO                                                                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.28e-06 V                   ; 2.34 V              ; -0.00738 V          ; 0.097 V                              ; 0.024 V                              ; 6.41e-10 s                  ; 8.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.28e-06 V                  ; 2.34 V             ; -0.00738 V         ; 0.097 V                             ; 0.024 V                             ; 6.41e-10 s                 ; 8.13e-10 s                 ; Yes                       ; Yes                       ;
+------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; STATUS_LED                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[0]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; PHY_TX[1]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; PHY_TX[2]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; PHY_TX[3]                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; PHY_TX_CLOCK                                                                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX_EN                                                                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; NCONFIG                                                                            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; PHY_MDC                                                                            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; PHY_RESET_N                                                                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; SCK                                                                                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; SI                                                                                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; NODE_ADDR_CS                                                                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED2                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED3                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED4                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED5                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED6                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED7                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED8                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED9                                                                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; DEBUG_LED10                                                                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.36e-09 V                   ; 2.69 V              ; -0.0276 V           ; 0.182 V                              ; 0.145 V                              ; 6.7e-10 s                   ; 6.81e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.36e-09 V                  ; 2.69 V             ; -0.0276 V          ; 0.182 V                             ; 0.145 V                             ; 6.7e-10 s                  ; 6.81e-10 s                 ; No                        ; Yes                       ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.36e-09 V                   ; 2.69 V              ; -0.0276 V           ; 0.182 V                              ; 0.145 V                              ; 6.7e-10 s                   ; 6.81e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.36e-09 V                  ; 2.69 V             ; -0.0276 V          ; 0.182 V                             ; 0.145 V                             ; 6.7e-10 s                  ; 6.81e-10 s                 ; No                        ; Yes                       ;
; PHY_MDIO                                                                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~                                                                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
+------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+------------+------------+
; PHY_CLK125                                           ; PHY_CLK125                                           ; 351        ; 0          ; 0          ; 0          ;
; PHY_RX_CLOCK                                         ; PHY_RX_CLOCK                                         ; 0          ; 0          ; 0          ; 247        ;
; PHY_RX_CLOCK_2                                       ; PHY_RX_CLOCK                                         ; false path ; false path ; false path ; 0          ;
; PHY_RX_CLOCK                                         ; PHY_RX_CLOCK_2                                       ; 0          ; false path ; 0          ; 0          ;
; PHY_RX_CLOCK_2                                       ; PHY_RX_CLOCK_2                                       ; 1183       ; 30         ; 2888       ; 1422       ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2                                       ; false path ; 0          ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2                                       ; 0          ; 0          ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_RX_CLOCK_2                                       ; 0          ; 0          ; false path ; 0          ;
; PHY_RX_CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; false path ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8644       ; 723        ; 2612       ; 849        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 53         ; 50         ; 0          ; 16         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 49         ; 0          ; 0          ; 0          ;
; PHY_RX_CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 0          ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 0          ; 0          ; 177        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 416        ; 136        ; 121        ; 7368       ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 25         ; 80         ; 0          ;
; PHY_RX_CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0          ; false path ; 0          ; 0          ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0          ; 0          ; 42         ; 0          ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1921       ; 0          ; 0          ; 1159       ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+------------+------------+
; PHY_CLK125                                           ; PHY_CLK125                                           ; 351        ; 0          ; 0          ; 0          ;
; PHY_RX_CLOCK                                         ; PHY_RX_CLOCK                                         ; 0          ; 0          ; 0          ; 247        ;
; PHY_RX_CLOCK_2                                       ; PHY_RX_CLOCK                                         ; false path ; false path ; false path ; 0          ;
; PHY_RX_CLOCK                                         ; PHY_RX_CLOCK_2                                       ; 0          ; false path ; 0          ; 0          ;
; PHY_RX_CLOCK_2                                       ; PHY_RX_CLOCK_2                                       ; 1183       ; 30         ; 2888       ; 1422       ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2                                       ; false path ; 0          ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2                                       ; 0          ; 0          ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PHY_RX_CLOCK_2                                       ; 0          ; 0          ; false path ; 0          ;
; PHY_RX_CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; false path ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8644       ; 723        ; 2612       ; 849        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 53         ; 50         ; 0          ; 16         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 49         ; 0          ; 0          ; 0          ;
; PHY_RX_CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 0          ; 0          ; false path ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 0          ; 0          ; 177        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 416        ; 136        ; 121        ; 7368       ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 25         ; 80         ; 0          ;
; PHY_RX_CLOCK_2                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0          ; false path ; 0          ; 0          ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 0          ; 0          ; 42         ; 0          ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; 1921       ; 0          ; 0          ; 1159       ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+------------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK                                         ; 0          ; 0        ; false path ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2                                       ; false path ; 0        ; 0          ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 69         ; 0        ; 0          ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 77         ; 0        ; 0          ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 32       ; 0          ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                           ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+------------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK                                         ; 0          ; 0        ; false path ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2                                       ; false path ; 0        ; 0          ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 69         ; 0        ; 0          ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 77         ; 0        ; 0          ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 32       ; 0          ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 52    ; 52   ;
; Unconstrained Output Ports      ; 25    ; 25   ;
; Unconstrained Output Port Paths ; 70    ; 70   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; PHY_CLK125                                           ; PHY_CLK125                                           ; Base      ; Constrained ;
; PHY_RX_CLOCK                                         ; PHY_RX_CLOCK                                         ; Base      ; Constrained ;
; PHY_RX_CLOCK_2                                       ; PHY_RX_CLOCK_2                                       ; Base      ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                                                                                      ; Comment                                                                              ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2~ALTERA_DATA0 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CONFIG                                                                                          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MODE1                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_DV                                                                                          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_MDIO                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_RX[0]                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_RX[1]                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_RX[2]                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_RX[3]                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                                                                    ; Comment                                                                               ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2~ALTERA_DCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2~ALTERA_SCE  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2~ALTERA_SDO  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED1                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED2                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED3                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED4                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED5                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED6                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED7                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED8                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED9                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED10                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NODE_ADDR_CS                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_MDC                                                                                        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_MDIO                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX[0]                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX[1]                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX[2]                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX[3]                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX_CLOCK                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX_EN                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCK                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SI                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STATUS_LED                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                                                                                      ; Comment                                                                              ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2~ALTERA_DATA0 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CONFIG                                                                                          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MODE1                                                                                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_DV                                                                                          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_MDIO                                                                                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_RX[0]                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_RX[1]                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_RX[2]                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_RX[3]                                                                                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                                                                    ; Comment                                                                               ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2~ALTERA_DCLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2~ALTERA_SCE  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sd2~ALTERA_SDO  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED1                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED2                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED3                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED4                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED5                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED6                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED7                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED8                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED9                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEBUG_LED10                                                                                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NODE_ADDR_CS                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_MDC                                                                                        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_MDIO                                                                                       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX[0]                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX[1]                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX[2]                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX[3]                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX_CLOCK                                                                                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PHY_TX_EN                                                                                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCK                                                                                            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SI                                                                                             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STATUS_LED                                                                                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Dec 16 22:30:00 2021
Info: Command: quartus_sta Bootloader -c Bootloader
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 27 assignments for entity "Angelia" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Angelia -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Angelia -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity Angelia -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Angelia -section_id Top was ignored
Warning (20013): Ignored 3 assignments for entity "Mercury" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Mercury -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Mercury -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity Mercury -section_id "Root Region" was ignored
Warning (20013): Ignored 28 assignments for entity "OzyII" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name CLOCK_SETTINGS IF_clk -to IF_clk -entity OzyII was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CLOCK_SETTINGS Tx_clock_2 -to Tx_clock_2 -entity OzyII was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity OzyII -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity OzyII -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity OzyII -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity OzyII -section_id Top was ignored
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_0lm1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_ucj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a* 
Info (332104): Reading SDC File: 'Bootloader.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[3]} {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Info (332146): Worst-case setup slack is 4.640
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.640               0.000 PHY_CLK125 
    Info (332119):    11.165               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    14.902               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    33.226               0.000 PHY_RX_CLOCK_2 
    Info (332119):    35.307               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    36.120               0.000 PHY_RX_CLOCK 
Info (332146): Worst-case hold slack is 0.345
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.345               0.000 PHY_RX_CLOCK 
    Info (332119):     0.369               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.394               0.000 PHY_RX_CLOCK_2 
    Info (332119):     0.406               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.407               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.410               0.000 PHY_CLK125 
Info (332146): Worst-case recovery slack is 31.764
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    31.764               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    37.777               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.399
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.399               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    41.496               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.753
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.753               0.000 PHY_CLK125 
    Info (332119):     9.671               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.667               0.000 PHY_RX_CLOCK 
    Info (332119):    39.674               0.000 PHY_RX_CLOCK_2 
    Info (332119):    39.705               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   199.705               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 33 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 33
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.030
    Info (332114): Worst Case Available Settling Time: 74.223 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.169               0.000 PHY_CLK125 
    Info (332119):    11.842               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    15.484               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    33.918               0.000 PHY_RX_CLOCK_2 
    Info (332119):    35.879               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    36.585               0.000 PHY_RX_CLOCK 
Info (332146): Worst-case hold slack is 0.334
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.334               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.335               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.336               0.000 PHY_RX_CLOCK_2 
    Info (332119):     0.336               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.337               0.000 PHY_RX_CLOCK 
    Info (332119):     0.349               0.000 PHY_CLK125 
Info (332146): Worst-case recovery slack is 32.790
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    32.790               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    38.084               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.241
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.241               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    41.306               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.786
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.786               0.000 PHY_CLK125 
    Info (332119):     9.786               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.698               0.000 PHY_RX_CLOCK 
    Info (332119):    39.685               0.000 PHY_RX_CLOCK_2 
    Info (332119):    39.705               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   199.705               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 33 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 33
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.030
    Info (332114): Worst Case Available Settling Time: 74.927 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.432
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.432               0.000 PHY_CLK125 
    Info (332119):    16.061               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    17.614               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    36.868               0.000 PHY_RX_CLOCK_2 
    Info (332119):    37.850               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    38.253               0.000 PHY_RX_CLOCK 
Info (332146): Worst-case hold slack is 0.134
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.134               0.000 PHY_RX_CLOCK 
    Info (332119):     0.145               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.154               0.000 PHY_RX_CLOCK_2 
    Info (332119):     0.173               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.174               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.177               0.000 PHY_CLK125 
Info (332146): Worst-case recovery slack is 35.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.666               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    38.873               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.634
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.634               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    40.699               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.448
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.448               0.000 PHY_CLK125 
    Info (332119):     9.898               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.396               0.000 PHY_RX_CLOCK 
    Info (332119):    39.705               0.000 PHY_RX_CLOCK_2 
    Info (332119):    39.779               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   199.777               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[3] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 33 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 33
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.030
    Info (332114): Worst Case Available Settling Time: 77.284 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 5035 megabytes
    Info: Processing ended: Thu Dec 16 22:30:02 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


