INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software Traning/Vivado verilog/1 Full adder/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [D:/Software Traning/Vivado verilog/1 Full adder/project_1/project_1.srcs/sources_1/new/full_adder.v:33]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [D:/Software Traning/Vivado verilog/1 Full adder/project_1/project_1.srcs/sources_1/new/full_adder.v:34]
INFO: [VRFC 10-2458] undeclared symbol c3, assumed default net type wire [D:/Software Traning/Vivado verilog/1 Full adder/project_1/project_1.srcs/sources_1/new/full_adder.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software Traning/Vivado verilog/1 Full adder/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
