Fitter report for tog_pin
Mon Apr  1 17:20:26 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Fitter RAM Summary
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+------------------------------------+------------------------------------------------+
; Fitter Status                      ; Successful - Mon Apr  1 17:20:26 2024          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; tog_pin                                        ;
; Top-level Entity Name              ; toggle_top                                     ;
; Family                             ; MAX 10                                         ;
; Device                             ; 10M50DAF484C6GES                               ;
; Timing Models                      ; Preliminary                                    ;
; Total logic elements               ; 830 / 49,760 ( 2 % )                           ;
;     Total combinational functions  ; 576 / 49,760 ( 1 % )                           ;
;     Dedicated logic registers      ; 636 / 49,760 ( 1 % )                           ;
; Total registers                    ; 636                                            ;
; Total pins                         ; 148 / 360 ( 41 % )                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 40,960 / 1,677,312 ( 2 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                                ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                 ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                  ;
; ADC blocks                         ; 0 / 2 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50DAF484C6GES                      ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 2.5 V                                 ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.6%      ;
;     Processor 3            ;   2.6%      ;
;     Processor 4            ;   2.6%      ;
;     Processor 5            ;   2.6%      ;
;     Processor 6            ;   2.6%      ;
;     Processor 7            ;   2.6%      ;
;     Processor 8            ;   2.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                            ;
+--------------------+----------------+--------------+------------------------------------------------------------------------+---------------------------------+----------------+
; Name               ; Ignored Entity ; Ignored From ; Ignored To                                                             ; Ignored Value                   ; Ignored Source ;
+--------------------+----------------+--------------+------------------------------------------------------------------------+---------------------------------+----------------+
; Location           ;                ;              ; CLK_DDR3_100_n                                                         ; PIN_N15                         ; QSF Assignment ;
; Location           ;                ;              ; CLK_LVDS_125_n                                                         ; PIN_R11                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[0]                                                              ; PIN_V20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[10]                                                             ; PIN_Y20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[11]                                                             ; PIN_E20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[12]                                                             ; PIN_J14                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[13]                                                             ; PIN_C22                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[1]                                                              ; PIN_D19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[2]                                                              ; PIN_A21                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[3]                                                              ; PIN_U20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[4]                                                              ; PIN_C20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[5]                                                              ; PIN_F19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[6]                                                              ; PIN_E21                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[7]                                                              ; PIN_B20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[8]                                                              ; PIN_D22                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_A[9]                                                              ; PIN_E22                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_BA[0]                                                             ; PIN_V22                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_BA[1]                                                             ; PIN_N18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_BA[2]                                                             ; PIN_W22                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_CASN[0]                                                           ; PIN_U19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_CKE[0]                                                            ; PIN_W20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_CLK_n[0]                                                          ; PIN_E18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_CLK_p[0]                                                          ; PIN_D18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_CSN[0]                                                            ; PIN_Y22                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DM[0]                                                             ; PIN_J15                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DM[1]                                                             ; PIN_N19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DM[2]                                                             ; PIN_T18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQS_n[0]                                                          ; PIN_K15                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQS_n[1]                                                          ; PIN_L15                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQS_n[2]                                                          ; PIN_P18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQS_p[0]                                                          ; PIN_K14                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQS_p[1]                                                          ; PIN_L14                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQS_p[2]                                                          ; PIN_R18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[0]                                                             ; PIN_J18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[10]                                                            ; PIN_M20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[11]                                                            ; PIN_M14                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[12]                                                            ; PIN_L18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[13]                                                            ; PIN_M15                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[14]                                                            ; PIN_L19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[15]                                                            ; PIN_N20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[16]                                                            ; PIN_R14                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[17]                                                            ; PIN_P19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[18]                                                            ; PIN_P14                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[19]                                                            ; PIN_R20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[1]                                                             ; PIN_K20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[20]                                                            ; PIN_R15                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[21]                                                            ; PIN_T19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[22]                                                            ; PIN_P15                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[23]                                                            ; PIN_P20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[2]                                                             ; PIN_H18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[3]                                                             ; PIN_K18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[4]                                                             ; PIN_H19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[5]                                                             ; PIN_J20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[6]                                                             ; PIN_H20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[7]                                                             ; PIN_K19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[8]                                                             ; PIN_L20                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_DQ[9]                                                             ; PIN_M18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_ODT[0]                                                            ; PIN_W19                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_RASN[0]                                                           ; PIN_V18                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_RESETn                                                            ; PIN_B22                         ; QSF Assignment ;
; Location           ;                ;              ; DDR3_WEN[0]                                                            ; PIN_Y21                         ; QSF Assignment ;
; Location           ;                ;              ; ENETA_GTX_CLK                                                          ; PIN_T5                          ; QSF Assignment ;
; Location           ;                ;              ; ENETA_INTn                                                             ; PIN_V7                          ; QSF Assignment ;
; Location           ;                ;              ; ENETA_LED_LINK100                                                      ; PIN_R9                          ; QSF Assignment ;
; Location           ;                ;              ; ENETA_RESETn                                                           ; PIN_V8                          ; QSF Assignment ;
; Location           ;                ;              ; ENETA_RX_CLK                                                           ; PIN_P3                          ; QSF Assignment ;
; Location           ;                ;              ; ENETA_RX_COL                                                           ; PIN_P1                          ; QSF Assignment ;
; Location           ;                ;              ; ENETA_RX_CRS                                                           ; PIN_N8                          ; QSF Assignment ;
; Location           ;                ;              ; ENETA_RX_DV                                                            ; PIN_T2                          ; QSF Assignment ;
; Location           ;                ;              ; ENETA_RX_D[0]                                                          ; PIN_N9                          ; QSF Assignment ;
; Location           ;                ;              ; ENETA_RX_D[1]                                                          ; PIN_T1                          ; QSF Assignment ;
; Location           ;                ;              ; ENETA_RX_D[2]                                                          ; PIN_N1                          ; QSF Assignment ;
; Location           ;                ;              ; ENETA_RX_D[3]                                                          ; PIN_T3                          ; QSF Assignment ;
; Location           ;                ;              ; ENETA_RX_ER                                                            ; PIN_U2                          ; QSF Assignment ;
; Location           ;                ;              ; ENETA_TX_CLK                                                           ; PIN_E10                         ; QSF Assignment ;
; Location           ;                ;              ; ENETA_TX_D[0]                                                          ; PIN_R5                          ; QSF Assignment ;
; Location           ;                ;              ; ENETA_TX_D[1]                                                          ; PIN_P5                          ; QSF Assignment ;
; Location           ;                ;              ; ENETA_TX_D[2]                                                          ; PIN_W1                          ; QSF Assignment ;
; Location           ;                ;              ; ENETA_TX_D[3]                                                          ; PIN_W2                          ; QSF Assignment ;
; Location           ;                ;              ; ENETA_TX_EN                                                            ; PIN_R4                          ; QSF Assignment ;
; Location           ;                ;              ; ENETA_TX_ER                                                            ; PIN_P4                          ; QSF Assignment ;
; Location           ;                ;              ; ENETB_GTX_CLK                                                          ; PIN_T6                          ; QSF Assignment ;
; Location           ;                ;              ; ENETB_INTn                                                             ; PIN_AA3                         ; QSF Assignment ;
; Location           ;                ;              ; ENETB_LED_LINK100                                                      ; PIN_P9                          ; QSF Assignment ;
; Location           ;                ;              ; ENETB_RESETn                                                           ; PIN_AB4                         ; QSF Assignment ;
; Location           ;                ;              ; ENETB_RX_CLK                                                           ; PIN_R3                          ; QSF Assignment ;
; Location           ;                ;              ; ENETB_RX_COL                                                           ; PIN_N2                          ; QSF Assignment ;
; Location           ;                ;              ; ENETB_RX_CRS                                                           ; PIN_N3                          ; QSF Assignment ;
; Location           ;                ;              ; ENETB_RX_DV                                                            ; PIN_R1                          ; QSF Assignment ;
; Location           ;                ;              ; ENETB_RX_D[0]                                                          ; PIN_P8                          ; QSF Assignment ;
; Location           ;                ;              ; ENETB_RX_D[1]                                                          ; PIN_M1                          ; QSF Assignment ;
; Location           ;                ;              ; ENETB_RX_D[2]                                                          ; PIN_M2                          ; QSF Assignment ;
; Location           ;                ;              ; ENETB_RX_D[3]                                                          ; PIN_R7                          ; QSF Assignment ;
; Location           ;                ;              ; ENETB_RX_ER                                                            ; PIN_R2                          ; QSF Assignment ;
; Location           ;                ;              ; ENETB_TX_CLK                                                           ; PIN_E11                         ; QSF Assignment ;
; Location           ;                ;              ; ENETB_TX_D[0]                                                          ; PIN_U1                          ; QSF Assignment ;
; Location           ;                ;              ; ENETB_TX_D[1]                                                          ; PIN_V1                          ; QSF Assignment ;
; Location           ;                ;              ; ENETB_TX_D[2]                                                          ; PIN_U3                          ; QSF Assignment ;
; Location           ;                ;              ; ENETB_TX_D[3]                                                          ; PIN_U4                          ; QSF Assignment ;
; Location           ;                ;              ; ENETB_TX_EN                                                            ; PIN_V3                          ; QSF Assignment ;
; Location           ;                ;              ; ENETB_TX_ER                                                            ; PIN_U5                          ; QSF Assignment ;
; Location           ;                ;              ; ENET_MDC                                                               ; PIN_Y6                          ; QSF Assignment ;
; Location           ;                ;              ; ENET_MDIO                                                              ; PIN_Y5                          ; QSF Assignment ;
; Location           ;                ;              ; HDMI_SCL                                                               ; PIN_A10                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_SDA                                                               ; PIN_B15                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_CLK                                                            ; PIN_D6                          ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_DE                                                             ; PIN_C10                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[0]                                                           ; PIN_A17                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[10]                                                          ; PIN_C11                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[11]                                                          ; PIN_A11                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[12]                                                          ; PIN_A20                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[13]                                                          ; PIN_H13                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[14]                                                          ; PIN_E14                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[15]                                                          ; PIN_D12                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[16]                                                          ; PIN_C12                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[17]                                                          ; PIN_C19                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[18]                                                          ; PIN_C18                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[19]                                                          ; PIN_B19                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[1]                                                           ; PIN_A18                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[20]                                                          ; PIN_B17                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[21]                                                          ; PIN_B16                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[22]                                                          ; PIN_C16                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[23]                                                          ; PIN_A15                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[2]                                                           ; PIN_A12                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[3]                                                           ; PIN_F16                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[4]                                                           ; PIN_A16                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[5]                                                           ; PIN_B12                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[6]                                                           ; PIN_F15                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[7]                                                           ; PIN_B11                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[8]                                                           ; PIN_A13                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_D[9]                                                           ; PIN_C15                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_HS                                                             ; PIN_A19                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_INT                                                            ; PIN_D15                         ; QSF Assignment ;
; Location           ;                ;              ; HDMI_TX_VS                                                             ; PIN_J12                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_CLK_IN_n[1]                                                       ; PIN_AB21                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_CLK_IN_n[2]                                                       ; PIN_V9                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_CLK_OUT_n[1]                                                      ; PIN_R13                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_CLK_OUT_n[2]                                                      ; PIN_V14                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[0]                                                         ; PIN_V4                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[10]                                                        ; PIN_AA15                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[11]                                                        ; PIN_AB16                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[12]                                                        ; PIN_AB17                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[13]                                                        ; PIN_W11                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[14]                                                        ; PIN_AB10                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[15]                                                        ; PIN_AB12                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[16]                                                        ; PIN_AB19                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[2]                                                         ; PIN_AA1                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[3]                                                         ; PIN_AA8                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[4]                                                         ; PIN_AA9                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[5]                                                         ; PIN_AB6                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[6]                                                         ; PIN_Y3                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[7]                                                         ; PIN_AA5                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[8]                                                         ; PIN_W12                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_RX_D_n[9]                                                         ; PIN_AA14                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[0]                                                         ; PIN_W4                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[10]                                                        ; PIN_U15                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[11]                                                        ; PIN_V15                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[12]                                                        ; PIN_W17                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[13]                                                        ; PIN_V11                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[14]                                                        ; PIN_R12                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[15]                                                        ; PIN_AA11                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[16]                                                        ; PIN_AA17                        ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[1]                                                         ; PIN_U6                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[2]                                                         ; PIN_W5                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[3]                                                         ; PIN_W7                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[4]                                                         ; PIN_Y10                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[5]                                                         ; PIN_AA6                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[6]                                                         ; PIN_R10                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[7]                                                         ; PIN_W9                          ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[8]                                                         ; PIN_V13                         ; QSF Assignment ;
; Location           ;                ;              ; HSMC_TX_D_n[9]                                                         ; PIN_Y13                         ; QSF Assignment ;
; Location           ;                ;              ; IP_SEQURITY                                                            ; PIN_E6                          ; QSF Assignment ;
; Location           ;                ;              ; JTAG_SAFE                                                              ; PIN_D7                          ; QSF Assignment ;
; Location           ;                ;              ; QSPI_CLK                                                               ; PIN_B2                          ; QSF Assignment ;
; Location           ;                ;              ; QSPI_CSn                                                               ; PIN_C2                          ; QSF Assignment ;
; Location           ;                ;              ; QSPI_IO[0]                                                             ; PIN_C6                          ; QSF Assignment ;
; Location           ;                ;              ; QSPI_IO[1]                                                             ; PIN_C3                          ; QSF Assignment ;
; Location           ;                ;              ; QSPI_IO[2]                                                             ; PIN_C5                          ; QSF Assignment ;
; Location           ;                ;              ; QSPI_IO[3]                                                             ; PIN_B1                          ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_A[0]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_A[10]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_A[11]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_A[12]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_A[13]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_A[1]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_A[2]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_A[3]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_A[4]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_A[5]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_A[6]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_A[8]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_A[9]                                                              ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_BA[0]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_BA[1]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_BA[2]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_CKE[0]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_CLK_n[0]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_CLK_p[0]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DM[0]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DM[1]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DM[2]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQS_n[0]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQS_n[1]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQS_n[2]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQS_p[0]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQS_p[1]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQS_p[2]                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[0]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[10]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[11]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[12]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[13]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[14]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[15]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[16]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[17]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[18]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[19]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[1]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[20]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[21]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[22]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[23]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[2]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[3]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[4]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[5]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[6]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[7]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[8]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_DQ[9]                                                             ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_ODT[0]                                                            ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; DDR3_RESETn                                                            ; 1.5V                            ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETA_GTX_CLK                                                          ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETA_INTn                                                             ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETA_LED_LINK100                                                      ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETA_RESETn                                                           ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETA_RX_CLK                                                           ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETA_RX_COL                                                           ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETA_RX_CRS                                                           ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETA_RX_DV                                                            ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETA_RX_D[0]                                                          ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETA_RX_D[1]                                                          ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETA_RX_D[2]                                                          ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETA_RX_D[3]                                                          ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETA_RX_ER                                                            ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETA_TX_CLK                                                           ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETA_TX_D[0]                                                          ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETA_TX_D[1]                                                          ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETA_TX_D[2]                                                          ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETA_TX_D[3]                                                          ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETA_TX_EN                                                            ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETA_TX_ER                                                            ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETB_GTX_CLK                                                          ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETB_INTn                                                             ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETB_LED_LINK100                                                      ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETB_RESETn                                                           ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETB_RX_CLK                                                           ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETB_RX_COL                                                           ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETB_RX_CRS                                                           ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETB_RX_DV                                                            ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETB_RX_D[0]                                                          ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETB_RX_D[1]                                                          ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETB_RX_D[2]                                                          ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETB_RX_D[3]                                                          ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETB_RX_ER                                                            ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETB_TX_CLK                                                           ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETB_TX_D[0]                                                          ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETB_TX_D[1]                                                          ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETB_TX_D[2]                                                          ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETB_TX_D[3]                                                          ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETB_TX_EN                                                            ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENETB_TX_ER                                                            ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENET_MDC                                                               ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; ENET_MDIO                                                              ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_SCL                                                               ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_SDA                                                               ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_CLK                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_DE                                                             ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[0]                                                           ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[10]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[11]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[12]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[13]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[14]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[15]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[16]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[17]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[18]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[19]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[1]                                                           ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[20]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[21]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[22]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[23]                                                          ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[2]                                                           ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[3]                                                           ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[4]                                                           ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[5]                                                           ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[6]                                                           ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[7]                                                           ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[8]                                                           ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_D[9]                                                           ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_HS                                                             ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_INT                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HDMI_TX_VS                                                             ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HSMC_RX_D_n[0]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HSMC_RX_D_n[2]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HSMC_RX_D_n[3]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HSMC_RX_D_n[4]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HSMC_RX_D_n[5]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HSMC_RX_D_n[6]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HSMC_TX_D_n[0]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HSMC_TX_D_n[1]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HSMC_TX_D_n[2]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HSMC_TX_D_n[3]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HSMC_TX_D_n[4]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HSMC_TX_D_n[5]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; HSMC_TX_D_n[6]                                                         ; 2.5 V                           ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; IP_SEQURITY                                                            ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; JTAG_SAFE                                                              ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; QSPI_CLK                                                               ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; QSPI_CSn                                                               ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; QSPI_IO[0]                                                             ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; QSPI_IO[1]                                                             ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; QSPI_IO[2]                                                             ; 3.3-V LVCMOS                    ; QSF Assignment ;
; I/O Standard       ; toggle_top     ;              ; QSPI_IO[3]                                                             ; 3.3-V LVCMOS                    ; QSF Assignment ;
; Global Signal      ; toggle_top     ;              ; ddr3_example_i|if0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] ; OFF                             ; QSF Assignment ;
; Global Signal      ; toggle_top     ;              ; ddr3_example_i|if0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] ; OFF                             ; QSF Assignment ;
; Global Signal      ; toggle_top     ;              ; ddr3_example_i|if0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2] ; OFF                             ; QSF Assignment ;
; Global Signal      ; toggle_top     ;              ; ddr3_example_i|if0|p0|umemphy|ureset|phy_reset_n                       ; OFF                             ; QSF Assignment ;
; Current Strength   ; toggle_top     ;              ; DDR3_A[0]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; toggle_top     ;              ; DDR3_A[10]                                                             ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; toggle_top     ;              ; DDR3_A[11]                                                             ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; toggle_top     ;              ; DDR3_A[12]                                                             ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; toggle_top     ;              ; DDR3_A[13]                                                             ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; toggle_top     ;              ; DDR3_A[1]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; toggle_top     ;              ; DDR3_A[2]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; toggle_top     ;              ; DDR3_A[3]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; toggle_top     ;              ; DDR3_A[4]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; toggle_top     ;              ; DDR3_A[5]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; toggle_top     ;              ; DDR3_A[6]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; toggle_top     ;              ; DDR3_A[8]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; toggle_top     ;              ; DDR3_A[9]                                                              ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; toggle_top     ;              ; DDR3_BA[0]                                                             ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; toggle_top     ;              ; DDR3_BA[1]                                                             ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; toggle_top     ;              ; DDR3_BA[2]                                                             ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; toggle_top     ;              ; DDR3_CKE[0]                                                            ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; toggle_top     ;              ; DDR3_ODT[0]                                                            ; MAXIMUM CURRENT                 ; QSF Assignment ;
; Current Strength   ; toggle_top     ;              ; DDR3_RESETn                                                            ; MAXIMUM CURRENT                 ; QSF Assignment ;
; DM Pin             ; toggle_top     ;              ; DDR3_DM[0]                                                             ; ON                              ; QSF Assignment ;
; DM Pin             ; toggle_top     ;              ; DDR3_DM[1]                                                             ; ON                              ; QSF Assignment ;
; DM Pin             ; toggle_top     ;              ; DDR3_DM[2]                                                             ; ON                              ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_CLK_n[0]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_CLK_p[0]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DM[0]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DM[1]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DM[2]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQS_n[0]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQS_n[1]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQS_n[2]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQS_p[0]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQS_p[1]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQS_p[2]                                                          ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[0]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[10]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[11]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[12]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[13]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[14]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[15]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[16]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[17]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[18]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[19]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[1]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[20]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[21]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[22]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[23]                                                            ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[2]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[3]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[4]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[5]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[6]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[7]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[8]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination ; toggle_top     ;              ; DDR3_DQ[9]                                                             ; SERIES 50 OHM WITH CALIBRATION  ; QSF Assignment ;
+--------------------+----------------+--------------+------------------------------------------------------------------------+---------------------------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1543 ) ; 0.00 % ( 0 / 1543 )        ; 0.00 % ( 0 / 1543 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1543 ) ; 0.00 % ( 0 / 1543 )        ; 0.00 % ( 0 / 1543 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 351 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 214 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 966 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/output_files/tog_pin.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 830 / 49,760 ( 2 % )       ;
;     -- Combinational with no register       ; 194                        ;
;     -- Register only                        ; 254                        ;
;     -- Combinational with a register        ; 382                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 229                        ;
;     -- 3 input functions                    ; 163                        ;
;     -- <=2 input functions                  ; 184                        ;
;     -- Register only                        ; 254                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 470                        ;
;     -- arithmetic mode                      ; 106                        ;
;                                             ;                            ;
; Total registers*                            ; 636 / 51,509 ( 1 % )       ;
;     -- Dedicated logic registers            ; 636 / 49,760 ( 1 % )       ;
;     -- I/O registers                        ; 0 / 1,749 ( 0 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 68 / 3,110 ( 2 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 148 / 360 ( 41 % )         ;
;     -- Clock pins                           ; 6 / 8 ( 75 % )             ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )            ;
;                                             ;                            ;
; M9Ks                                        ; 5 / 182 ( 3 % )            ;
; UFM blocks                                  ; 0 / 1 ( 0 % )              ;
; ADC blocks                                  ; 0 / 2 ( 0 % )              ;
; Total block memory bits                     ; 40,960 / 1,677,312 ( 2 % ) ;
; Total block memory implementation bits      ; 46,080 / 1,677,312 ( 3 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )            ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global signals                              ; 5                          ;
;     -- Global clocks                        ; 5 / 20 ( 25 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Remote update blocks                        ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 0.5% / 0.5% / 0.5%         ;
; Peak interconnect usage (total/H/V)         ; 6.9% / 6.5% / 7.5%         ;
; Maximum fan-out                             ; 379                        ;
; Highest non-global fan-out                  ; 281                        ;
; Total fan-out                               ; 4451                       ;
; Average fan-out                             ; 2.47                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                  ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                   ; Low                            ; Low                            ;
;                                             ;                      ;                       ;                                ;                                ;
; Total logic elements                        ; 25 / 49760 ( < 1 % ) ; 147 / 49760 ( < 1 % ) ; 658 / 49760 ( 1 % )            ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register       ; 14                   ; 57                    ; 123                            ; 0                              ;
;     -- Register only                        ; 0                    ; 23                    ; 231                            ; 0                              ;
;     -- Combinational with a register        ; 11                   ; 67                    ; 304                            ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                       ;                                ;                                ;
;     -- 4 input functions                    ; 10                   ; 52                    ; 167                            ; 0                              ;
;     -- 3 input functions                    ; 2                    ; 36                    ; 125                            ; 0                              ;
;     -- <=2 input functions                  ; 13                   ; 36                    ; 135                            ; 0                              ;
;     -- Register only                        ; 0                    ; 23                    ; 231                            ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Logic elements by mode                      ;                      ;                       ;                                ;                                ;
;     -- normal mode                          ; 16                   ; 116                   ; 338                            ; 0                              ;
;     -- arithmetic mode                      ; 9                    ; 8                     ; 89                             ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Total registers                             ; 11                   ; 90                    ; 535                            ; 0                              ;
;     -- Dedicated logic registers            ; 11 / 49760 ( < 1 % ) ; 90 / 49760 ( < 1 % )  ; 535 / 49760 ( 1 % )            ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                     ; 0                              ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Total LABs:  partially or completely used   ; 4 / 3110 ( < 1 % )   ; 14 / 3110 ( < 1 % )   ; 50 / 3110 ( 2 % )              ; 0 / 3110 ( 0 % )               ;
;                                             ;                      ;                       ;                                ;                                ;
; Virtual pins                                ; 0                    ; 0                     ; 0                              ; 0                              ;
; I/O pins                                    ; 148                  ; 0                     ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )      ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )                ; 0 / 288 ( 0 % )                ;
; Total memory bits                           ; 0                    ; 0                     ; 40960                          ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                     ; 46080                          ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 0 / 182 ( 0 % )      ; 0 / 182 ( 0 % )       ; 5 / 182 ( 2 % )                ; 0 / 182 ( 0 % )                ;
; Clock control block                         ; 1 / 24 ( 4 % )       ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ; 3 / 24 ( 12 % )                ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )      ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 0 / 2 ( 0 % )                  ;
;                                             ;                      ;                       ;                                ;                                ;
; Connections                                 ;                      ;                       ;                                ;                                ;
;     -- Input Connections                    ; 46                   ; 133                   ; 756                            ; 1                              ;
;     -- Registered Input Connections         ; 11                   ; 99                    ; 569                            ; 0                              ;
;     -- Output Connections                   ; 729                  ; 159                   ; 34                             ; 14                             ;
;     -- Registered Output Connections        ; 0                    ; 159                   ; 0                              ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Internal Connections                        ;                      ;                       ;                                ;                                ;
;     -- Total Connections                    ; 1000                 ; 858                   ; 3460                           ; 23                             ;
;     -- Registered Connections               ; 23                   ; 606                   ; 1676                           ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; External Connections                        ;                      ;                       ;                                ;                                ;
;     -- Top                                  ; 62                   ; 122                   ; 576                            ; 15                             ;
;     -- sld_hub:auto_hub                     ; 122                  ; 20                    ; 150                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 576                  ; 150                   ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 15                   ; 0                     ; 0                              ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Partition Interface                         ;                      ;                       ;                                ;                                ;
;     -- Input Ports                          ; 63                   ; 45                    ; 98                             ; 1                              ;
;     -- Output Ports                         ; 33                   ; 62                    ; 40                             ; 3                              ;
;     -- Bidir Ports                          ; 31                   ; 0                     ; 0                              ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Registered Ports                            ;                      ;                       ;                                ;                                ;
;     -- Registered Input Ports               ; 0                    ; 4                     ; 5                              ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 29                    ; 26                             ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Port Connectivity                           ;                      ;                       ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                     ; 41                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 28                    ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                     ; 17                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                     ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 25                    ; 8                              ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 30                    ; 22                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 29                    ; 28                             ; 0                              ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                           ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; adc1in[1]           ; F5    ; 1A       ; 0            ; 37           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; adc1in[2]           ; F4    ; 1A       ; 0            ; 37           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; adc1in[3]           ; J8    ; 1A       ; 0            ; 36           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; adc1in[4]           ; J9    ; 1A       ; 0            ; 36           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; adc1in[5]           ; J4    ; 1A       ; 0            ; 35           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; adc1in[6]           ; H3    ; 1A       ; 0            ; 35           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; adc1in[7]           ; K5    ; 1A       ; 0            ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; adc1in[8]           ; K6    ; 1A       ; 0            ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; adc2in[1]           ; E4    ; 1A       ; 0            ; 37           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; adc2in[2]           ; J3    ; 1A       ; 0            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; adc2in[3]           ; G4    ; 1A       ; 0            ; 36           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; adc2in[4]           ; F3    ; 1A       ; 0            ; 36           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; adc2in[5]           ; H4    ; 1A       ; 0            ; 35           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; adc2in[6]           ; G3    ; 1A       ; 0            ; 35           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; adc2in[7]           ; K4    ; 1A       ; 0            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; adc2in[8]           ; E3    ; 1A       ; 0            ; 37           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; clk_10_adc          ; N5    ; 2        ; 0            ; 23           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; clk_25_max10        ; M8    ; 2        ; 0            ; 18           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; clk_50_max10        ; M9    ; 2        ; 0            ; 18           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; clk_ddr3_100_p      ; N14   ; 6        ; 78           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; clk_lvds_125_p      ; P11   ; 3        ; 34           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; clk_lvds_125_p(n)   ; R11   ; 3        ; 31           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; cpu_resetn          ; D9    ; 8        ; 31           ; 39           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; hsmc_clk_in0        ; N4    ; 2        ; 0            ; 23           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; hsmc_clk_in_p[1]    ; AA20  ; 4        ; 62           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; hsmc_clk_in_p[1](n) ; AB21  ; 4        ; 62           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; hsmc_clk_in_p[2]    ; V10   ; 3        ; 31           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; hsmc_clk_in_p[2](n) ; V9    ; 3        ; 31           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; hsmc_prsntn         ; AB14  ; 4        ; 49           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; hsmc_rx_d_p[0]      ; V5    ; 3        ; 14           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; hsmc_rx_d_p[10]     ; Y16   ; 4        ; 54           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; hsmc_rx_d_p[10](n)  ; AA15  ; 4        ; 54           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; hsmc_rx_d_p[11]     ; AA16  ; 4        ; 56           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; hsmc_rx_d_p[11](n)  ; AB16  ; 4        ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; hsmc_rx_d_p[12]     ; AB18  ; 4        ; 69           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; hsmc_rx_d_p[12](n)  ; AB17  ; 4        ; 69           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; hsmc_rx_d_p[13]     ; Y11   ; 4        ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; hsmc_rx_d_p[13](n)  ; W11   ; 4        ; 36           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; hsmc_rx_d_p[14]     ; AB11  ; 4        ; 38           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; hsmc_rx_d_p[14](n)  ; AB10  ; 4        ; 38           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; hsmc_rx_d_p[15]     ; AB13  ; 4        ; 40           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; hsmc_rx_d_p[15](n)  ; AB12  ; 4        ; 40           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; hsmc_rx_d_p[16]     ; AB20  ; 4        ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; hsmc_rx_d_p[16](n)  ; AB19  ; 4        ; 56           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; hsmc_rx_d_p[1]      ; Y2    ; 3        ; 16           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; hsmc_rx_d_p[2]      ; AA2   ; 3        ; 18           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; hsmc_rx_d_p[3]      ; AB8   ; 3        ; 31           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; hsmc_rx_d_p[4]      ; AB9   ; 3        ; 34           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; hsmc_rx_d_p[5]      ; AB7   ; 3        ; 29           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; hsmc_rx_d_p[6]      ; Y4    ; 3        ; 24           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; hsmc_rx_d_p[7]      ; AB5   ; 3        ; 29           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; hsmc_rx_d_p[7](n)   ; AA5   ; 3        ; 26           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; hsmc_rx_d_p[8]      ; W13   ; 4        ; 46           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; hsmc_rx_d_p[8](n)   ; W12   ; 4        ; 46           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; hsmc_rx_d_p[9]      ; AB15  ; 4        ; 51           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ; 0         ;
; hsmc_rx_d_p[9](n)   ; AA14  ; 4        ; 51           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; Fitter               ; 0         ;
; uart_rx             ; Y19   ; 4        ; 62           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; usb_clk             ; H11   ; 8        ; 34           ; 39           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; usb_oen             ; A9    ; 7        ; 46           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; usb_rdn             ; D13   ; 7        ; 56           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; usb_resetn          ; B8    ; 7        ; 46           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; usb_scl             ; J11   ; 7        ; 49           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; usb_sda             ; E12   ; 7        ; 56           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; usb_wrn             ; D14   ; 7        ; 56           ; 54           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; user_dipsw[0]       ; H21   ; 6        ; 78           ; 29           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; user_dipsw[1]       ; H22   ; 6        ; 78           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; user_dipsw[2]       ; J21   ; 6        ; 78           ; 30           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; user_dipsw[3]       ; J22   ; 6        ; 78           ; 30           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; user_dipsw[4]       ; G19   ; 6        ; 78           ; 31           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; user_pb[0]          ; L22   ; 5        ; 78           ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V        ; --                        ; User                 ; 0         ;
; user_pb[1]          ; M21   ; 5        ; 78           ; 25           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V        ; --                        ; User                 ; 0         ;
; user_pb[2]          ; M22   ; 5        ; 78           ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V        ; --                        ; User                 ; 0         ;
; user_pb[3]          ; N21   ; 5        ; 78           ; 25           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V        ; --                        ; User                 ; 0         ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                 ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; dac_din              ; A8    ; 7        ; 46           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dac_sclk             ; A7    ; 7        ; 49           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; dac_sync             ; B10   ; 7        ; 46           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hsmc_clk_out0        ; AA13  ; 4        ; 49           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hsmc_clk_out_p[1]    ; P13   ; 4        ; 51           ; 0            ; 28           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; User                 ; -                    ; -                   ;
; hsmc_clk_out_p[1](n) ; R13   ; 4        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; Fitter               ; -                    ; -                   ;
; hsmc_clk_out_p[2]    ; W15   ; 4        ; 54           ; 0            ; 7            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; User                 ; -                    ; -                   ;
; hsmc_clk_out_p[2](n) ; V14   ; 4        ; 54           ; 0            ; 14           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; Fitter               ; -                    ; -                   ;
; hsmc_scl             ; Y18   ; 4        ; 58           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hsmc_tx_d_p[0]       ; W3    ; 3        ; 18           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hsmc_tx_d_p[10]      ; V16   ; 4        ; 56           ; 0            ; 14           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; User                 ; -                    ; -                   ;
; hsmc_tx_d_p[10](n)   ; U15   ; 4        ; 56           ; 0            ; 21           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; Fitter               ; -                    ; -                   ;
; hsmc_tx_d_p[11]      ; W16   ; 4        ; 60           ; 0            ; 28           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; User                 ; -                    ; -                   ;
; hsmc_tx_d_p[11](n)   ; V15   ; 4        ; 58           ; 0            ; 0            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; Fitter               ; -                    ; -                   ;
; hsmc_tx_d_p[12]      ; V17   ; 4        ; 69           ; 0            ; 0            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; User                 ; -                    ; -                   ;
; hsmc_tx_d_p[12](n)   ; W17   ; 4        ; 69           ; 0            ; 7            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; Fitter               ; -                    ; -                   ;
; hsmc_tx_d_p[13]      ; V12   ; 4        ; 38           ; 0            ; 21           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; User                 ; -                    ; -                   ;
; hsmc_tx_d_p[13](n)   ; V11   ; 4        ; 38           ; 0            ; 28           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; Fitter               ; -                    ; -                   ;
; hsmc_tx_d_p[14]      ; P12   ; 4        ; 40           ; 0            ; 28           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; User                 ; -                    ; -                   ;
; hsmc_tx_d_p[14](n)   ; R12   ; 4        ; 38           ; 0            ; 0            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; Fitter               ; -                    ; -                   ;
; hsmc_tx_d_p[15]      ; AA12  ; 4        ; 40           ; 0            ; 0            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; User                 ; -                    ; -                   ;
; hsmc_tx_d_p[15](n)   ; AA11  ; 4        ; 40           ; 0            ; 7            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; Fitter               ; -                    ; -                   ;
; hsmc_tx_d_p[16]      ; Y17   ; 4        ; 58           ; 0            ; 21           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; User                 ; -                    ; -                   ;
; hsmc_tx_d_p[16](n)   ; AA17  ; 4        ; 58           ; 0            ; 28           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; Fitter               ; -                    ; -                   ;
; hsmc_tx_d_p[1]       ; U7    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hsmc_tx_d_p[2]       ; W6    ; 3        ; 16           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hsmc_tx_d_p[3]       ; W8    ; 3        ; 24           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hsmc_tx_d_p[4]       ; AA10  ; 3        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hsmc_tx_d_p[5]       ; AA7   ; 3        ; 29           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hsmc_tx_d_p[6]       ; P10   ; 3        ; 26           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hsmc_tx_d_p[7]       ; W10   ; 3        ; 24           ; 0            ; 28           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; User                 ; -                    ; -                   ;
; hsmc_tx_d_p[7](n)    ; W9    ; 3        ; 22           ; 0            ; 0            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; Fitter               ; -                    ; -                   ;
; hsmc_tx_d_p[8]       ; W14   ; 4        ; 49           ; 0            ; 21           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; User                 ; -                    ; -                   ;
; hsmc_tx_d_p[8](n)    ; V13   ; 4        ; 49           ; 0            ; 28           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; Fitter               ; -                    ; -                   ;
; hsmc_tx_d_p[9]       ; Y14   ; 4        ; 51           ; 0            ; 0            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; User                 ; -                    ; -                   ;
; hsmc_tx_d_p[9](n)    ; Y13   ; 4        ; 51           ; 0            ; 7            ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 2                           ; Fitter               ; -                    ; -                   ;
; uart_tx              ; W18   ; 4        ; 62           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; usb_empty            ; C17   ; 7        ; 74           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; usb_full             ; H12   ; 7        ; 49           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; user_led[0]          ; T20   ; 5        ; 78           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; user_led[1]          ; U22   ; 5        ; 78           ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; user_led[2]          ; U21   ; 5        ; 78           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; user_led[3]          ; AA21  ; 5        ; 78           ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; user_led[4]          ; AA22  ; 5        ; 78           ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; hsmc_d[0]   ; Y7    ; 3        ; 20           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; hsmc_d[1]   ; Y8    ; 3        ; 20           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; hsmc_d[2]   ; AB2   ; 3        ; 22           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; hsmc_d[3]   ; AB3   ; 3        ; 22           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; hsmc_sda    ; AA19  ; 4        ; 58           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; pmoda_io[0] ; C7    ; 8        ; 34           ; 39           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; pmoda_io[1] ; C8    ; 8        ; 36           ; 39           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; pmoda_io[2] ; A6    ; 8        ; 34           ; 39           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; pmoda_io[3] ; B7    ; 8        ; 34           ; 39           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; pmoda_io[4] ; D8    ; 8        ; 31           ; 39           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; pmoda_io[5] ; A4    ; 8        ; 31           ; 39           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; pmoda_io[6] ; A5    ; 8        ; 31           ; 39           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; pmoda_io[7] ; E9    ; 8        ; 29           ; 39           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; pmodb_io[0] ; E8    ; 8        ; 24           ; 39           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; pmodb_io[1] ; D5    ; 8        ; 24           ; 39           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; pmodb_io[2] ; B5    ; 8        ; 26           ; 39           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; pmodb_io[3] ; C4    ; 8        ; 24           ; 39           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; pmodb_io[4] ; A2    ; 8        ; 26           ; 39           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; pmodb_io[5] ; A3    ; 8        ; 26           ; 39           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; pmodb_io[6] ; B4    ; 8        ; 26           ; 39           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; pmodb_io[7] ; B3    ; 8        ; 26           ; 39           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; usb_addr[0] ; D17   ; 7        ; 74           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; usb_addr[1] ; E13   ; 7        ; 56           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; usb_data[0] ; B14   ; 7        ; 56           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; usb_data[1] ; E15   ; 7        ; 74           ; 54           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; usb_data[2] ; E16   ; 7        ; 74           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; usb_data[3] ; H14   ; 7        ; 60           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; usb_data[4] ; J13   ; 7        ; 60           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; usb_data[5] ; C13   ; 7        ; 58           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; usb_data[6] ; C14   ; 7        ; 58           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; usb_data[7] ; A14   ; 7        ; 58           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; D9       ; DIFFIO_RX_T42n, DIFFOUT_T42n, DEV_CLRn, Low_Speed  ; Use as regular IO              ; cpu_resetn          ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1A       ; 16 / 16 ( 100 % ) ; 2.5V          ; --           ;
; 1B       ; 4 / 24 ( 17 % )   ; 2.5V          ; --           ;
; 2        ; 4 / 36 ( 11 % )   ; 2.5V          ; --           ;
; 3        ; 26 / 48 ( 54 % )  ; 2.5V          ; --           ;
; 4        ; 48 / 48 ( 100 % ) ; 2.5V          ; --           ;
; 5        ; 9 / 40 ( 23 % )   ; 1.5V          ; --           ;
; 6        ; 6 / 60 ( 10 % )   ; 2.5V          ; --           ;
; 7        ; 21 / 52 ( 40 % )  ; 3.3V          ; --           ;
; 8        ; 22 / 36 ( 61 % )  ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; pmodb_io[4]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 483        ; 8        ; pmodb_io[5]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 475        ; 8        ; pmoda_io[5]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 473        ; 8        ; pmoda_io[6]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 471        ; 8        ; pmoda_io[2]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 445        ; 7        ; dac_sclk                             ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 447        ; 7        ; dac_din                              ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 449        ; 7        ; usb_oen                              ; input  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 425        ; 7        ; usb_data[7]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 135        ; 3        ; hsmc_rx_d_p[2]                       ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; hsmc_rx_d_p[7](n)                    ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 158        ; 3        ; hsmc_tx_d_p[5]                       ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA8      ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; hsmc_tx_d_p[4]                       ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA11     ; 180        ; 4        ; hsmc_tx_d_p[15](n)                   ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA12     ; 182        ; 4        ; hsmc_tx_d_p[15]                      ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA13     ; 197        ; 4        ; hsmc_clk_out0                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA14     ; 201        ; 4        ; hsmc_rx_d_p[9](n)                    ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA15     ; 205        ; 4        ; hsmc_rx_d_p[10](n)                   ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA16     ; 211        ; 4        ; hsmc_rx_d_p[11]                      ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA17     ; 212        ; 4        ; hsmc_tx_d_p[16](n)                   ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA18     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; hsmc_sda                             ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA20     ; 227        ; 4        ; hsmc_clk_in_p[1]                     ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA21     ; 245        ; 5        ; user_led[3]                          ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA22     ; 247        ; 5        ; user_led[4]                          ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; hsmc_d[2]                            ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB3      ; 147        ; 3        ; hsmc_d[3]                            ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 159        ; 3        ; hsmc_rx_d_p[7]                       ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB6      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 163        ; 3        ; hsmc_rx_d_p[5]                       ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB8      ; 167        ; 3        ; hsmc_rx_d_p[3]                       ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB9      ; 171        ; 3        ; hsmc_rx_d_p[4]                       ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB10     ; 177        ; 4        ; hsmc_rx_d_p[14](n)                   ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ; 179        ; 4        ; hsmc_rx_d_p[14]                      ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB12     ; 181        ; 4        ; hsmc_rx_d_p[15](n)                   ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB13     ; 183        ; 4        ; hsmc_rx_d_p[15]                      ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB14     ; 199        ; 4        ; hsmc_prsntn                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB15     ; 203        ; 4        ; hsmc_rx_d_p[9]                       ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB16     ; 209        ; 4        ; hsmc_rx_d_p[11](n)                   ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB17     ; 241        ; 4        ; hsmc_rx_d_p[12](n)                   ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB18     ; 243        ; 4        ; hsmc_rx_d_p[12]                      ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB19     ; 213        ; 4        ; hsmc_rx_d_p[16](n)                   ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB20     ; 215        ; 4        ; hsmc_rx_d_p[16]                      ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ; 225        ; 4        ; hsmc_clk_in_p[1](n)                  ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB22     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 484        ; 8        ; pmodb_io[7]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 486        ; 8        ; pmodb_io[6]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 485        ; 8        ; pmodb_io[2]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; pmoda_io[3]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 451        ; 7        ; usb_resetn                           ; input  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; dac_sync                             ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; usb_data[0]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B21      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; pmodb_io[3]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C5       ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 467        ; 8        ; pmoda_io[0]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C8       ; 465        ; 8        ; pmoda_io[1]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 426        ; 7        ; usb_data[5]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 424        ; 7        ; usb_data[6]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 391        ; 7        ; usb_empty                            ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C18      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 397        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; pmodb_io[1]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 472        ; 8        ; pmoda_io[4]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 474        ; 8        ; cpu_resetn                           ; input  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 431        ; 7        ; usb_rdn                              ; input  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ; 428        ; 7        ; usb_wrn                              ; input  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; usb_addr[0]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; D18      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; adc2in[8]                            ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E4       ; 1          ; 1A       ; adc2in[1]                            ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; pmodb_io[0]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 478        ; 8        ; pmoda_io[7]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 466        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 464        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 429        ; 7        ; usb_sda                              ; input  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E13      ; 430        ; 7        ; usb_addr[1]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E14      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 390        ; 7        ; usb_data[1]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ; 388        ; 7        ; usb_data[2]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E17      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E18      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E19      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E20      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E21      ; 335        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 333        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; adc2in[4]                            ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 2          ; 1A       ; adc1in[2]                            ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F5       ; 0          ; 1A       ; adc1in[1]                            ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F6       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 396        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 342        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 340        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 331        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; altera_reserved_tck                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; adc2in[6]                            ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G4       ; 5          ; 1A       ; adc2in[3]                            ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G5       ;            ;          ; ANAIN1                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; user_dipsw[4]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G20      ; 328        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; altera_reserved_tms                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 10         ; 1A       ; adc1in[6]                            ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H4       ; 9          ; 1A       ; adc2in[5]                            ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H5       ;            ;          ; REFGND                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                             ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; usb_clk                              ; input  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; H12      ; 444        ; 7        ; usb_full                             ; output ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; H13      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 420        ; 7        ; usb_data[3]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; H15      ;            ; --       ; VCCA2                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; user_dipsw[0]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H22      ; 321        ; 6        ; user_dipsw[1]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; adc2in[2]                            ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J4       ; 8          ; 1A       ; adc1in[5]                            ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J5       ;            ;          ; ANAIN2                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                               ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; adc1in[3]                            ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J9       ; 6          ; 1A       ; adc1in[4]                            ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J10      ; 468        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 446        ; 7        ; usb_scl                              ; input  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; J12      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 422        ; 7        ; usb_data[4]                          ; bidir  ; 3.3-V LVCMOS          ;         ; Column I/O ; Y               ; no       ; Off          ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J21      ; 327        ; 6        ; user_dipsw[2]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J22      ; 325        ; 6        ; user_dipsw[3]                        ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; adc2in[7]                            ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K5       ; 12         ; 1A       ; adc1in[7]                            ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ; 14         ; 1A       ; adc1in[8]                            ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K7       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                  ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; altera_reserved_tdi                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L19      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L20      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; user_pb[0]                           ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; altera_reserved_tdo                  ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; clk_25_max10                         ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M9       ; 74         ; 2        ; clk_50_max10                         ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 312        ; 5        ; user_pb[1]                           ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 315        ; 5        ; user_pb[2]                           ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 56         ; 2        ; hsmc_clk_in0                         ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N5       ; 58         ; 2        ; clk_10_adc                           ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; clk_ddr3_100_p                       ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 338        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 339        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 313        ; 5        ; user_pb[3]                           ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N22      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ; 154        ; 3        ; hsmc_tx_d_p[6]                       ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; P11      ; 166        ; 3        ; clk_lvds_125_p                       ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ; 178        ; 4        ; hsmc_tx_d_p[14]                      ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P13      ; 198        ; 4        ; hsmc_clk_out_p[1]                    ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P19      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P20      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ; --       ; VCCA1                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 164        ; 3        ; clk_lvds_125_p(n)                    ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 176        ; 4        ; hsmc_tx_d_p[14](n)                   ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 196        ; 4        ; hsmc_clk_out_p[1](n)                 ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T20      ; 297        ; 5        ; user_led[0]                          ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; hsmc_tx_d_p[1]                       ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; U8       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; hsmc_tx_d_p[10](n)                   ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; U16      ;            ;          ; VCCD_PLL4                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U18      ; 244        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U19      ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 300        ; 5        ; user_led[2]                          ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 302        ; 5        ; user_led[1]                          ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; hsmc_rx_d_p[0]                       ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; V6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 160        ; 3        ; hsmc_clk_in_p[2](n)                  ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ; 162        ; 3        ; hsmc_clk_in_p[2]                     ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V11      ; 172        ; 4        ; hsmc_tx_d_p[13](n)                   ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; V12      ; 174        ; 4        ; hsmc_tx_d_p[13]                      ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V13      ; 192        ; 4        ; hsmc_tx_d_p[8](n)                    ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 204        ; 4        ; hsmc_clk_out_p[2](n)                 ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ; 216        ; 4        ; hsmc_tx_d_p[11](n)                   ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; V16      ; 210        ; 4        ; hsmc_tx_d_p[10]                      ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V17      ; 242        ; 4        ; hsmc_tx_d_p[12]                      ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V18      ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 134        ; 3        ; hsmc_tx_d_p[0]                       ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 126        ; 3        ; hsmc_tx_d_p[2]                       ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; W7       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 150        ; 3        ; hsmc_tx_d_p[3]                       ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; W9       ; 144        ; 3        ; hsmc_tx_d_p[7](n)                    ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; W10      ; 146        ; 3        ; hsmc_tx_d_p[7]                       ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W11      ; 173        ; 4        ; hsmc_rx_d_p[13](n)                   ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; W12      ; 193        ; 4        ; hsmc_rx_d_p[8](n)                    ; input  ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; W13      ; 195        ; 4        ; hsmc_rx_d_p[8]                       ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W14      ; 194        ; 4        ; hsmc_tx_d_p[8]                       ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W15      ; 206        ; 4        ; hsmc_clk_out_p[2]                    ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W16      ; 218        ; 4        ; hsmc_tx_d_p[11]                      ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W17      ; 240        ; 4        ; hsmc_tx_d_p[12](n)                   ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; W18      ; 226        ; 4        ; uart_tx                              ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; W19      ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 131        ; 3        ; hsmc_rx_d_p[1]                       ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y3       ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 151        ; 3        ; hsmc_rx_d_p[6]                       ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y5       ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 141        ; 3        ; hsmc_d[0]                            ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y8       ; 143        ; 3        ; hsmc_d[1]                            ; bidir  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 175        ; 4        ; hsmc_rx_d_p[13]                      ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; hsmc_tx_d_p[9](n)                    ; output ; LVDS                  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ; 202        ; 4        ; hsmc_tx_d_p[9]                       ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; hsmc_rx_d_p[10]                      ; input  ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y17      ; 214        ; 4        ; hsmc_tx_d_p[16]                      ; output ; LVDS                  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 4        ; hsmc_scl                             ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y19      ; 224        ; 4        ; uart_rx                              ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y20      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y21      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                        ;
+-------------------------------+--------------------------------------------------------------------+
; Name                          ; pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 ;
+-------------------------------+--------------------------------------------------------------------+
; SDC pin name                  ; pll_1|altpll_component|auto_generated|pll1                         ;
; PLL mode                      ; No compensation                                                    ;
; Compensate clock              ; --                                                                 ;
; Compensated input/output pins ; --                                                                 ;
; Switchover type               ; --                                                                 ;
; Input frequency 0             ; 50.0 MHz                                                           ;
; Input frequency 1             ; --                                                                 ;
; Nominal PFD frequency         ; 50.0 MHz                                                           ;
; Nominal VCO frequency         ; 500.0 MHz                                                          ;
; VCO post scale K counter      ; 2                                                                  ;
; VCO frequency control         ; Auto                                                               ;
; VCO phase shift step          ; 250 ps                                                             ;
; VCO multiply                  ; --                                                                 ;
; VCO divide                    ; --                                                                 ;
; Freq min lock                 ; 30.0 MHz                                                           ;
; Freq max lock                 ; 65.02 MHz                                                          ;
; M VCO Tap                     ; 0                                                                  ;
; M Initial                     ; 1                                                                  ;
; M value                       ; 10                                                                 ;
; N value                       ; 1                                                                  ;
; Charge pump current           ; setting 1                                                          ;
; Loop filter resistance        ; setting 27                                                         ;
; Loop filter capacitance       ; setting 0                                                          ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                               ;
; Bandwidth type                ; Medium                                                             ;
; Real time reconfigurable      ; Off                                                                ;
; Scan chain MIF file           ; --                                                                 ;
; Preserve PLL counter order    ; Off                                                                ;
; PLL location                  ; PLL_1                                                              ;
; Inclk0 signal                 ; clk_50_max10                                                       ;
; Inclk1 signal                 ; --                                                                 ;
; Inclk0 signal type            ; Dedicated Pin                                                      ;
; Inclk1 signal type            ; --                                                                 ;
+-------------------------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                                      ; Output Clock ; Mult ; Div  ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+-------------------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+---------------------------------------------------+
; pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0]            ; clock0       ; 1    ; 5    ; 10.0 MHz         ; 0 (0 ps)    ; 0.90 (250 ps)    ; 50/50      ; C0      ; 50            ; 25/25 Even   ; --            ; 1       ; 0       ; pll_1|altpll_component|auto_generated|pll1|clk[0] ;
; pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1]            ; clock1       ; 1    ; 50   ; 1.0 MHz          ; 0 (0 ps)    ; 0.09 (250 ps)    ; 50/50      ; C1      ; 500           ; 250/250 Even ; --            ; 1       ; 0       ; pll_1|altpll_component|auto_generated|pll1|clk[1] ;
; pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[2]            ; clock2       ; 1    ; 5000 ; 0.01 MHz         ; 0 (0 ps)    ; 0.09 (250 ps)    ; 50/50      ; C3      ; 500           ; 250/250 Even ; C2            ; 1       ; 0       ; pll_1|altpll_component|auto_generated|pll1|clk[2] ;
; pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[2]~cascade_in ; --           ; --   ; --   ; --               ; --          ; --               ; --         ; C2      ; 100           ; 50/50 Even   ; --            ; 1       ; 0       ;                                                   ;
+-------------------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+---------------------------------------------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; user_led[0]    ; Missing drive strength and slew rate ;
; user_led[1]    ; Missing drive strength and slew rate ;
; user_led[2]    ; Missing drive strength and slew rate ;
; user_led[3]    ; Missing drive strength and slew rate ;
; user_led[4]    ; Missing drive strength and slew rate ;
; usb_full       ; Missing drive strength               ;
; usb_empty      ; Missing drive strength               ;
; uart_tx        ; Missing drive strength and slew rate ;
; dac_sync       ; Missing drive strength               ;
; dac_sclk       ; Missing drive strength               ;
; dac_din        ; Missing drive strength               ;
; hsmc_clk_out0  ; Missing drive strength and slew rate ;
; hsmc_tx_d_p[0] ; Missing drive strength and slew rate ;
; hsmc_tx_d_p[1] ; Missing drive strength and slew rate ;
; hsmc_tx_d_p[2] ; Missing drive strength and slew rate ;
; hsmc_tx_d_p[3] ; Missing drive strength and slew rate ;
; hsmc_tx_d_p[4] ; Missing drive strength and slew rate ;
; hsmc_tx_d_p[5] ; Missing drive strength and slew rate ;
; hsmc_tx_d_p[6] ; Missing drive strength and slew rate ;
; hsmc_scl       ; Missing drive strength and slew rate ;
; usb_addr[0]    ; Missing drive strength               ;
; usb_addr[1]    ; Missing drive strength               ;
; usb_data[0]    ; Missing drive strength               ;
; usb_data[1]    ; Missing drive strength               ;
; usb_data[2]    ; Missing drive strength               ;
; usb_data[3]    ; Missing drive strength               ;
; usb_data[4]    ; Missing drive strength               ;
; usb_data[5]    ; Missing drive strength               ;
; usb_data[6]    ; Missing drive strength               ;
; usb_data[7]    ; Missing drive strength               ;
; pmoda_io[3]    ; Missing drive strength               ;
; pmoda_io[5]    ; Missing drive strength               ;
; pmodb_io[0]    ; Missing drive strength               ;
; pmodb_io[1]    ; Missing drive strength               ;
; pmodb_io[2]    ; Missing drive strength               ;
; pmodb_io[3]    ; Missing drive strength               ;
; pmodb_io[4]    ; Missing drive strength               ;
; pmodb_io[5]    ; Missing drive strength               ;
; pmodb_io[6]    ; Missing drive strength               ;
; pmodb_io[7]    ; Missing drive strength               ;
; hsmc_d[0]      ; Missing drive strength and slew rate ;
; hsmc_d[1]      ; Missing drive strength and slew rate ;
; hsmc_d[2]      ; Missing drive strength and slew rate ;
; hsmc_d[3]      ; Missing drive strength and slew rate ;
; hsmc_sda       ; Missing drive strength and slew rate ;
; pmoda_io[0]    ; Missing drive strength               ;
; pmoda_io[1]    ; Missing drive strength               ;
; pmoda_io[2]    ; Missing drive strength               ;
; pmoda_io[4]    ; Missing drive strength               ;
; pmoda_io[6]    ; Missing drive strength               ;
; pmoda_io[7]    ; Missing drive strength               ;
+----------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |toggle_top                                                                                                                             ; 830 (25)    ; 636 (11)                  ; 0 (0)         ; 40960       ; 5    ; 1          ; 0            ; 0       ; 0         ; 148  ; 0            ; 194 (14)     ; 254 (0)           ; 382 (11)         ; 0          ; |toggle_top                                                                                                                                                                                                                                                                                                                                            ; toggle_top                        ; work         ;
;    |pll1:pll_1|                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |toggle_top|pll1:pll_1                                                                                                                                                                                                                                                                                                                                 ; pll1                              ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |toggle_top|pll1:pll_1|altpll:altpll_component                                                                                                                                                                                                                                                                                                         ; altpll                            ; work         ;
;          |pll1_altpll:auto_generated|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |toggle_top|pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated                                                                                                                                                                                                                                                                              ; pll1_altpll                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 147 (1)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (1)       ; 23 (0)            ; 67 (0)           ; 0          ; |toggle_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 146 (0)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 23 (0)            ; 67 (0)           ; 0          ; |toggle_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 146 (0)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 23 (0)            ; 67 (0)           ; 0          ; |toggle_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 146 (6)     ; 90 (5)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (1)       ; 23 (3)            ; 67 (0)           ; 0          ; |toggle_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 142 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 20 (0)            ; 67 (0)           ; 0          ; |toggle_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 142 (101)   ; 85 (57)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (42)      ; 20 (20)           ; 67 (41)          ; 0          ; |toggle_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; 0          ; |toggle_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; 0          ; |toggle_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 658 (27)    ; 535 (25)                  ; 0 (0)         ; 40960       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 123 (2)      ; 231 (25)          ; 304 (0)          ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 631 (0)     ; 510 (0)                   ; 0 (0)         ; 40960       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 121 (0)      ; 206 (0)           ; 304 (0)          ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 631 (141)   ; 510 (106)                 ; 0 (0)         ; 40960       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 121 (35)     ; 206 (51)          ; 304 (54)         ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 84 (82)     ; 82 (82)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 55 (55)           ; 29 (0)           ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (0)           ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_l7c:auto_generated|                                                                                              ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (27)          ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_l7c:auto_generated                                                                                                                              ; mux_l7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 40960       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_2j14:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 40960       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2j14:auto_generated                                                                                                                                                 ; altsyncram_2j14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 0 (0)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 116 (116)   ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 13 (13)           ; 61 (61)          ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 122 (1)     ; 116 (1)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 74 (0)            ; 42 (1)           ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 100 (0)     ; 100 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 60 (0)            ; 40 (0)           ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 60 (60)     ; 60 (60)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 58 (58)           ; 2 (2)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 42 (0)      ; 40 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 40 (0)           ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 17 (7)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 10 (0)            ; 1 (1)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 96 (9)      ; 81 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (9)       ; 0 (0)             ; 81 (0)           ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 5 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 3 (0)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_iph:auto_generated|                                                                                             ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_iph:auto_generated                                                             ; cntr_iph                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_eki:auto_generated|                                                                                             ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_eki:auto_generated                                                                                      ; cntr_eki                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_8rh:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_8rh:auto_generated                                                                            ; cntr_8rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 27 (27)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (27)          ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 27 (27)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 27 (27)          ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; 0          ; |toggle_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                  ;
+----------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                 ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------------+----------+---------------+---------------+-----------------------+-----+------+
; cpu_resetn           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; clk_ddr3_100_p       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; clk_lvds_125_p       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; clk_10_adc           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; user_led[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; user_led[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; user_led[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; user_led[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; user_led[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; user_pb[0]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; user_pb[1]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; user_pb[2]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; user_pb[3]           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; user_dipsw[0]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; user_dipsw[1]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; user_dipsw[2]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; user_dipsw[3]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; user_dipsw[4]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; usb_resetn           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; usb_wrn              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; usb_rdn              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; usb_oen              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; usb_full             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; usb_empty            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; usb_scl              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; usb_sda              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; usb_clk              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; uart_tx              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; uart_rx              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; dac_sync             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dac_sclk             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dac_din              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; adc1in[1]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; adc1in[2]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; adc1in[3]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; adc1in[4]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; adc1in[5]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; adc1in[6]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; adc1in[7]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; adc1in[8]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; adc2in[1]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; adc2in[2]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; adc2in[3]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; adc2in[4]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; adc2in[5]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; adc2in[6]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; adc2in[7]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; adc2in[8]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_clk_in_p[1]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_clk_in_p[2]     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_clk_in0         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_clk_out_p[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_clk_out_p[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_clk_out0        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[0]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[1]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[2]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[3]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[4]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[5]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[6]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[7]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[8]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[9]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[10]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[11]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[12]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[13]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[14]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[15]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[16]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[8]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[9]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[10]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[11]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[12]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[13]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[14]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[15]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[16]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_scl             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_prsntn          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; usb_addr[0]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; usb_addr[1]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; usb_data[0]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; usb_data[1]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; usb_data[2]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; usb_data[3]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; usb_data[4]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; usb_data[5]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; usb_data[6]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; usb_data[7]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pmoda_io[3]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pmoda_io[5]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pmodb_io[0]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pmodb_io[1]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pmodb_io[2]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pmodb_io[3]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pmodb_io[4]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pmodb_io[5]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pmodb_io[6]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pmodb_io[7]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_d[0]            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_d[1]            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_d[2]            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_d[3]            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_sda             ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pmoda_io[0]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pmoda_io[1]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pmoda_io[2]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pmoda_io[4]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pmoda_io[6]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; pmoda_io[7]          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; clk_50_max10         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; clk_25_max10         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; clk_lvds_125_p(n)    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_clk_in_p[1](n)  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_clk_in_p[2](n)  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_clk_out_p[1](n) ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_clk_out_p[2](n) ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[7](n)    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[8](n)    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[9](n)    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[10](n)   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[11](n)   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[12](n)   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[13](n)   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[14](n)   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[15](n)   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_rx_d_p[16](n)   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[7](n)    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[8](n)    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[9](n)    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[10](n)   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[11](n)   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[12](n)   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[13](n)   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[14](n)   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[15](n)   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsmc_tx_d_p[16](n)   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
+----------------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; cpu_resetn          ;                   ;         ;
; clk_ddr3_100_p      ;                   ;         ;
; clk_lvds_125_p      ;                   ;         ;
; clk_10_adc          ;                   ;         ;
; user_pb[0]          ;                   ;         ;
; user_pb[1]          ;                   ;         ;
; user_pb[2]          ;                   ;         ;
; user_pb[3]          ;                   ;         ;
; user_dipsw[0]       ;                   ;         ;
; user_dipsw[1]       ;                   ;         ;
; user_dipsw[2]       ;                   ;         ;
; user_dipsw[3]       ;                   ;         ;
; user_dipsw[4]       ;                   ;         ;
; usb_resetn          ;                   ;         ;
; usb_wrn             ;                   ;         ;
; usb_rdn             ;                   ;         ;
; usb_oen             ;                   ;         ;
; usb_scl             ;                   ;         ;
; usb_sda             ;                   ;         ;
; usb_clk             ;                   ;         ;
; uart_rx             ;                   ;         ;
; adc1in[1]           ;                   ;         ;
; adc1in[2]           ;                   ;         ;
; adc1in[3]           ;                   ;         ;
; adc1in[4]           ;                   ;         ;
; adc1in[5]           ;                   ;         ;
; adc1in[6]           ;                   ;         ;
; adc1in[7]           ;                   ;         ;
; adc1in[8]           ;                   ;         ;
; adc2in[1]           ;                   ;         ;
; adc2in[2]           ;                   ;         ;
; adc2in[3]           ;                   ;         ;
; adc2in[4]           ;                   ;         ;
; adc2in[5]           ;                   ;         ;
; adc2in[6]           ;                   ;         ;
; adc2in[7]           ;                   ;         ;
; adc2in[8]           ;                   ;         ;
; hsmc_clk_in_p[1]    ;                   ;         ;
; hsmc_clk_in_p[2]    ;                   ;         ;
; hsmc_clk_in0        ;                   ;         ;
; hsmc_rx_d_p[0]      ;                   ;         ;
; hsmc_rx_d_p[1]      ;                   ;         ;
; hsmc_rx_d_p[2]      ;                   ;         ;
; hsmc_rx_d_p[3]      ;                   ;         ;
; hsmc_rx_d_p[4]      ;                   ;         ;
; hsmc_rx_d_p[5]      ;                   ;         ;
; hsmc_rx_d_p[6]      ;                   ;         ;
; hsmc_rx_d_p[7]      ;                   ;         ;
; hsmc_rx_d_p[8]      ;                   ;         ;
; hsmc_rx_d_p[9]      ;                   ;         ;
; hsmc_rx_d_p[10]     ;                   ;         ;
; hsmc_rx_d_p[11]     ;                   ;         ;
; hsmc_rx_d_p[12]     ;                   ;         ;
; hsmc_rx_d_p[13]     ;                   ;         ;
; hsmc_rx_d_p[14]     ;                   ;         ;
; hsmc_rx_d_p[15]     ;                   ;         ;
; hsmc_rx_d_p[16]     ;                   ;         ;
; hsmc_prsntn         ;                   ;         ;
; usb_addr[0]         ;                   ;         ;
; usb_addr[1]         ;                   ;         ;
; usb_data[0]         ;                   ;         ;
; usb_data[1]         ;                   ;         ;
; usb_data[2]         ;                   ;         ;
; usb_data[3]         ;                   ;         ;
; usb_data[4]         ;                   ;         ;
; usb_data[5]         ;                   ;         ;
; usb_data[6]         ;                   ;         ;
; usb_data[7]         ;                   ;         ;
; pmoda_io[3]         ;                   ;         ;
; pmoda_io[5]         ;                   ;         ;
; pmodb_io[0]         ;                   ;         ;
; pmodb_io[1]         ;                   ;         ;
; pmodb_io[2]         ;                   ;         ;
; pmodb_io[3]         ;                   ;         ;
; pmodb_io[4]         ;                   ;         ;
; pmodb_io[5]         ;                   ;         ;
; pmodb_io[6]         ;                   ;         ;
; pmodb_io[7]         ;                   ;         ;
; hsmc_d[0]           ;                   ;         ;
; hsmc_d[1]           ;                   ;         ;
; hsmc_d[2]           ;                   ;         ;
; hsmc_d[3]           ;                   ;         ;
; hsmc_sda            ;                   ;         ;
; pmoda_io[0]         ;                   ;         ;
; pmoda_io[1]         ;                   ;         ;
; pmoda_io[2]         ;                   ;         ;
; pmoda_io[4]         ;                   ;         ;
; pmoda_io[6]         ;                   ;         ;
; pmoda_io[7]         ;                   ;         ;
; clk_50_max10        ;                   ;         ;
; clk_25_max10        ;                   ;         ;
; clk_lvds_125_p(n)   ;                   ;         ;
; hsmc_clk_in_p[1](n) ;                   ;         ;
; hsmc_clk_in_p[2](n) ;                   ;         ;
; hsmc_rx_d_p[7](n)   ;                   ;         ;
; hsmc_rx_d_p[8](n)   ;                   ;         ;
; hsmc_rx_d_p[9](n)   ;                   ;         ;
; hsmc_rx_d_p[10](n)  ;                   ;         ;
; hsmc_rx_d_p[11](n)  ;                   ;         ;
; hsmc_rx_d_p[12](n)  ;                   ;         ;
; hsmc_rx_d_p[13](n)  ;                   ;         ;
; hsmc_rx_d_p[14](n)  ;                   ;         ;
; hsmc_rx_d_p[15](n)  ;                   ;         ;
; hsmc_rx_d_p[16](n)  ;                   ;         ;
+---------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; LessThan0~2                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X63_Y25_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X43_Y40_N0    ; 379     ; Clock                      ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X43_Y40_N0    ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk_50_max10                                                                                                                                                                                                                                                                                                                                                ; PIN_M9             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                                                                                                              ; PLL_1              ; 12      ; Clock                      ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X51_Y37_N3      ; 26      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X50_Y39_N4  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X50_Y39_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X57_Y39_N12 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X49_Y37_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X55_Y35_N20 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; FF_X55_Y35_N17     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; FF_X55_Y35_N15     ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X51_Y36_N8  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~11              ; LCCOMB_X51_Y39_N18 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12              ; LCCOMB_X50_Y39_N24 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~17      ; LCCOMB_X50_Y39_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X56_Y38_N22 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~20 ; LCCOMB_X56_Y38_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X54_Y35_N23     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X51_Y37_N31     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X51_Y36_N25     ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X51_Y37_N11     ; 31      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X51_Y37_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X57_Y36_N9      ; 31      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X49_Y37_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X47_Y32_N10 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X47_Y32_N16 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                     ; FF_X47_Y32_N19     ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X47_Y31_N22 ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X49_Y34_N20 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X49_Y34_N22 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X54_Y33_N1      ; 210     ; Async. clear               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]~1                                                                                                                                                                                               ; LCCOMB_X54_Y36_N6  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                  ; LCCOMB_X47_Y31_N14 ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X47_Y31_N16 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                       ; LCCOMB_X52_Y32_N0  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X54_Y33_N2  ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_iph:auto_generated|counter_reg_bit[2]~0                                                         ; LCCOMB_X54_Y33_N14 ; 3       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_8rh:auto_generated|counter_reg_bit[4]~0                                                                        ; LCCOMB_X52_Y32_N12 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X47_Y33_N8  ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X54_Y33_N28 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~8                                                                                                                                                                                                              ; LCCOMB_X58_Y38_N4  ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~9                                                                                                                                                                                                              ; LCCOMB_X58_Y38_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~5                                                                                                                                                                                                         ; LCCOMB_X58_Y38_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X49_Y35_N18 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]~34                                                                                                                                                                                                                          ; LCCOMB_X54_Y36_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X50_Y34_N18 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X49_Y34_N18 ; 87      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ~QIC_CREATED_GND~I                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X51_Y28_N0  ; 256     ; Clock                      ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location        ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X43_Y40_N0 ; 379     ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0]                                        ; PLL_1           ; 1       ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1]                                        ; PLL_1           ; 1       ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[2]                                        ; PLL_1           ; 12      ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X54_Y33_N1   ; 210     ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2j14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 8192         ; 5            ; 8192         ; 5            ; yes                    ; no                      ; yes                    ; no                      ; 40960 ; 8192                        ; 5                           ; 8192                        ; 5                           ; 40960               ; 5    ; None ; M9K_X53_Y31_N0, M9K_X33_Y30_N0, M9K_X53_Y30_N0, M9K_X33_Y29_N0, M9K_X53_Y32_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 930 / 148,641 ( < 1 % ) ;
; C16 interconnects     ; 4 / 5,382 ( < 1 % )     ;
; C4 interconnects      ; 546 / 106,704 ( < 1 % ) ;
; Direct links          ; 127 / 148,641 ( < 1 % ) ;
; Global clocks         ; 5 / 20 ( 25 % )         ;
; Local interconnects   ; 502 / 49,760 ( 1 % )    ;
; NSLEEPs               ; 0 / 500 ( 0 % )         ;
; R24 interconnects     ; 20 / 5,406 ( < 1 % )    ;
; R4 interconnects      ; 652 / 147,764 ( < 1 % ) ;
+-----------------------+-------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.21) ; Number of LABs  (Total = 68) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 8                            ;
; 2                                           ; 2                            ;
; 3                                           ; 2                            ;
; 4                                           ; 0                            ;
; 5                                           ; 1                            ;
; 6                                           ; 0                            ;
; 7                                           ; 1                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 1                            ;
; 11                                          ; 3                            ;
; 12                                          ; 4                            ;
; 13                                          ; 3                            ;
; 14                                          ; 4                            ;
; 15                                          ; 10                           ;
; 16                                          ; 29                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.15) ; Number of LABs  (Total = 68) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 33                           ;
; 1 Clock                            ; 48                           ;
; 1 Clock enable                     ; 33                           ;
; 1 Sync. clear                      ; 4                            ;
; 1 Sync. load                       ; 7                            ;
; 2 Clock enables                    ; 8                            ;
; 2 Clocks                           ; 13                           ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 21.51) ; Number of LABs  (Total = 68) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 4                            ;
; 2                                            ; 3                            ;
; 3                                            ; 1                            ;
; 4                                            ; 2                            ;
; 5                                            ; 1                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 2                            ;
; 14                                           ; 0                            ;
; 15                                           ; 1                            ;
; 16                                           ; 1                            ;
; 17                                           ; 1                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 3                            ;
; 21                                           ; 3                            ;
; 22                                           ; 2                            ;
; 23                                           ; 1                            ;
; 24                                           ; 5                            ;
; 25                                           ; 2                            ;
; 26                                           ; 3                            ;
; 27                                           ; 2                            ;
; 28                                           ; 0                            ;
; 29                                           ; 1                            ;
; 30                                           ; 7                            ;
; 31                                           ; 3                            ;
; 32                                           ; 15                           ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.74) ; Number of LABs  (Total = 68) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 12                           ;
; 2                                               ; 8                            ;
; 3                                               ; 5                            ;
; 4                                               ; 3                            ;
; 5                                               ; 6                            ;
; 6                                               ; 6                            ;
; 7                                               ; 6                            ;
; 8                                               ; 1                            ;
; 9                                               ; 3                            ;
; 10                                              ; 0                            ;
; 11                                              ; 3                            ;
; 12                                              ; 4                            ;
; 13                                              ; 2                            ;
; 14                                              ; 0                            ;
; 15                                              ; 1                            ;
; 16                                              ; 5                            ;
; 17                                              ; 0                            ;
; 18                                              ; 0                            ;
; 19                                              ; 0                            ;
; 20                                              ; 0                            ;
; 21                                              ; 0                            ;
; 22                                              ; 0                            ;
; 23                                              ; 0                            ;
; 24                                              ; 0                            ;
; 25                                              ; 0                            ;
; 26                                              ; 0                            ;
; 27                                              ; 0                            ;
; 28                                              ; 0                            ;
; 29                                              ; 2                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 10.71) ; Number of LABs  (Total = 68) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 0                            ;
; 3                                            ; 3                            ;
; 4                                            ; 5                            ;
; 5                                            ; 6                            ;
; 6                                            ; 6                            ;
; 7                                            ; 6                            ;
; 8                                            ; 4                            ;
; 9                                            ; 1                            ;
; 10                                           ; 2                            ;
; 11                                           ; 1                            ;
; 12                                           ; 3                            ;
; 13                                           ; 3                            ;
; 14                                           ; 3                            ;
; 15                                           ; 4                            ;
; 16                                           ; 1                            ;
; 17                                           ; 4                            ;
; 18                                           ; 0                            ;
; 19                                           ; 2                            ;
; 20                                           ; 0                            ;
; 21                                           ; 1                            ;
; 22                                           ; 3                            ;
; 23                                           ; 1                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 2                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 0                            ;
; 33                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 14    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                      ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                                             ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules            ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass           ; 123          ; 0            ; 123          ; 0            ; 0            ; 152       ; 123          ; 0            ; 152       ; 152       ; 0            ; 20           ; 0            ; 0            ; 74           ; 0            ; 20           ; 74           ; 0            ; 0            ; 25           ; 20           ; 0            ; 0            ; 0            ; 0            ; 0            ; 152       ; 102          ; 0            ;
; Total Unchecked      ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable   ; 29           ; 152          ; 29           ; 152          ; 152          ; 0         ; 29           ; 152          ; 0         ; 0         ; 152          ; 132          ; 152          ; 152          ; 78           ; 152          ; 132          ; 78           ; 152          ; 152          ; 127          ; 132          ; 152          ; 152          ; 152          ; 152          ; 152          ; 0         ; 50           ; 152          ;
; Total Fail           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; cpu_resetn           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_ddr3_100_p       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_lvds_125_p       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; clk_10_adc           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; user_led[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; user_led[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; user_led[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; user_led[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; user_led[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; user_pb[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; user_pb[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; user_pb[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; user_pb[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; user_dipsw[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; user_dipsw[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; user_dipsw[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; user_dipsw[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; user_dipsw[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; usb_resetn           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; usb_wrn              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; usb_rdn              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; usb_oen              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; usb_full             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; usb_empty            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; usb_scl              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; usb_sda              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; usb_clk              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_tx              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; uart_rx              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dac_sync             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; dac_sclk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; dac_din              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; adc1in[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc1in[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc1in[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc1in[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc1in[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc1in[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc1in[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc1in[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc2in[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc2in[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc2in[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc2in[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc2in[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc2in[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc2in[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; adc2in[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hsmc_clk_in_p[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_clk_in_p[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_clk_in0         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hsmc_clk_out_p[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_clk_out_p[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_clk_out0        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_rx_d_p[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hsmc_rx_d_p[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hsmc_rx_d_p[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hsmc_rx_d_p[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hsmc_rx_d_p[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hsmc_rx_d_p[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hsmc_rx_d_p[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hsmc_rx_d_p[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_rx_d_p[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_rx_d_p[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_rx_d_p[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_rx_d_p[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_rx_d_p[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_rx_d_p[13]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_rx_d_p[14]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_rx_d_p[15]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_rx_d_p[16]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[13]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[14]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[15]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[16]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_scl             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_prsntn          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; usb_addr[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; usb_addr[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; usb_data[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; usb_data[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; usb_data[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; usb_data[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; usb_data[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; usb_data[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; usb_data[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; usb_data[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; pmoda_io[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; pmoda_io[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; pmodb_io[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; pmodb_io[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; pmodb_io[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; pmodb_io[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; pmodb_io[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; pmodb_io[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; pmodb_io[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; pmodb_io[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_d[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_d[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_d[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_d[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_sda             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; pmoda_io[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; pmoda_io[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; pmoda_io[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; pmoda_io[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; pmoda_io[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; pmoda_io[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; clk_50_max10         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_25_max10         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; clk_lvds_125_p(n)    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_clk_in_p[1](n)  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_clk_in_p[2](n)  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_clk_out_p[1](n) ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_clk_out_p[2](n) ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_rx_d_p[7](n)    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_rx_d_p[8](n)    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_rx_d_p[9](n)    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_rx_d_p[10](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_rx_d_p[11](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_rx_d_p[12](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_rx_d_p[13](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_rx_d_p[14](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_rx_d_p[15](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_rx_d_p[16](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[7](n)    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[8](n)    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[9](n)    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[10](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[11](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[12](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[13](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[14](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[15](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; hsmc_tx_d_p[16](n)   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
+----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device 10M50DAF484C6GES for design "tog_pin"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|pll1" as MAX 10 PLL type File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/pll1_altpll.v Line: 46
    Info (15099): Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] port File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/pll1_altpll.v Line: 46
    Info (15099): Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1] port File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/pll1_altpll.v Line: 46
    Info (15099): Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[2] port File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/pll1_altpll.v Line: 46
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M16DAF484I6G is compatible
    Info (176445): Device 10M25DAF484I6G is compatible
    Info (176445): Device 10M50DAF484I6G is compatible
    Info (176445): Device 10M40DAF484I6G is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176674): Following 25 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins.
    Warning (176118): Pin "clk_lvds_125_p" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "clk_lvds_125_p(n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 12
    Warning (176118): Pin "hsmc_clk_in_p[1]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_clk_in_p[1](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 37
    Warning (176118): Pin "hsmc_clk_in_p[2]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_clk_in_p[2](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 37
    Warning (176118): Pin "hsmc_clk_out_p[1]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_clk_out_p[1](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 39
    Warning (176118): Pin "hsmc_clk_out_p[2]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_clk_out_p[2](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 39
    Warning (176118): Pin "hsmc_rx_d_p[7]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_rx_d_p[7](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 41
    Warning (176118): Pin "hsmc_rx_d_p[8]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_rx_d_p[8](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 41
    Warning (176118): Pin "hsmc_rx_d_p[9]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_rx_d_p[9](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 41
    Warning (176118): Pin "hsmc_rx_d_p[10]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_rx_d_p[10](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 41
    Warning (176118): Pin "hsmc_rx_d_p[11]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_rx_d_p[11](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 41
    Warning (176118): Pin "hsmc_rx_d_p[12]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_rx_d_p[12](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 41
    Warning (176118): Pin "hsmc_rx_d_p[13]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_rx_d_p[13](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 41
    Warning (176118): Pin "hsmc_rx_d_p[14]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_rx_d_p[14](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 41
    Warning (176118): Pin "hsmc_rx_d_p[15]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_rx_d_p[15](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 41
    Warning (176118): Pin "hsmc_rx_d_p[16]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_rx_d_p[16](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 41
    Warning (176118): Pin "hsmc_tx_d_p[7]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_tx_d_p[7](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 42
    Warning (176118): Pin "hsmc_tx_d_p[8]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_tx_d_p[8](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 42
    Warning (176118): Pin "hsmc_tx_d_p[9]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_tx_d_p[9](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 42
    Warning (176118): Pin "hsmc_tx_d_p[10]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_tx_d_p[10](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 42
    Warning (176118): Pin "hsmc_tx_d_p[11]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_tx_d_p[11](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 42
    Warning (176118): Pin "hsmc_tx_d_p[12]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_tx_d_p[12](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 42
    Warning (176118): Pin "hsmc_tx_d_p[13]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_tx_d_p[13](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 42
    Warning (176118): Pin "hsmc_tx_d_p[14]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_tx_d_p[14](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 42
    Warning (176118): Pin "hsmc_tx_d_p[15]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_tx_d_p[15](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 42
    Warning (176118): Pin "hsmc_tx_d_p[16]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "hsmc_tx_d_p[16](n)" File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 42
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'tog_pin.out.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332060): Node: clk_50_max10 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register \LEDTOG:count[0] is being clocked by clk_50_max10
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_1|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_1|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Warning (332061): Virtual clock clk_50_max10 is never referenced in any input or output delay assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000 clk_50_max10
Info (176353): Automatically promoted node pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/pll1_altpll.v Line: 81
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1) File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/pll1_altpll.v Line: 81
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C3 of PLL_1) File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/pll1_altpll.v Line: 81
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|pll1" output port clk[0] feeds output pin "pmoda_io[4]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/pll1_altpll.v Line: 46
Warning (15064): PLL "pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|pll1" output port clk[1] feeds output pin "pmoda_io[6]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/pll1_altpll.v Line: 46
Warning (15064): PLL "pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|pll1" output port clk[2] feeds output pin "pmoda_io[7]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/db/pll1_altpll.v Line: 46
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "CLK_DDR3_100_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLK_LVDS_125_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CASN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CKE[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CLK_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CLK_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CSN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ODT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RASN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RESETn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_WEN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETA_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETA_INTn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETA_LED_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETA_RESETn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETA_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETA_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETA_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETA_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETA_RX_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETA_RX_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETA_RX_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETA_RX_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETA_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETA_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETA_TX_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETA_TX_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETA_TX_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETA_TX_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETA_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETA_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETB_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETB_INTn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETB_LED_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETB_RESETn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETB_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETB_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETB_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETB_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETB_RX_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETB_RX_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETB_RX_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETB_RX_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETB_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETB_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETB_TX_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETB_TX_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETB_TX_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETB_TX_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETB_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETB_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_DE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_D[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HDMI_TX_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLK_IN_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLK_IN_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLK_OUT_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLK_OUT_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_n[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_n[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IP_SEQURITY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "JTAG_SAFE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "QSPI_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "QSPI_CSn" is assigned to location or region, but does not exist in design
    Warning (15706): Node "QSPI_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "QSPI_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "QSPI_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "QSPI_IO[3]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during the Fitter is 0.18 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M50DAF484C6GES are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M50DAF484C6GES are preliminary
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 34 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin cpu_resetn uses I/O standard 3.3-V LVCMOS at D9 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 8
    Info (169178): Pin usb_resetn uses I/O standard 3.3-V LVCMOS at B8 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 17
    Info (169178): Pin usb_wrn uses I/O standard 3.3-V LVCMOS at D14 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 18
    Info (169178): Pin usb_rdn uses I/O standard 3.3-V LVCMOS at D13 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 19
    Info (169178): Pin usb_oen uses I/O standard 3.3-V LVCMOS at A9 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 20
    Info (169178): Pin usb_scl uses I/O standard 3.3-V LVCMOS at J11 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 25
    Info (169178): Pin usb_sda uses I/O standard 3.3-V LVCMOS at E12 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 26
    Info (169178): Pin usb_clk uses I/O standard 3.3-V LVCMOS at H11 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 27
    Info (169178): Pin usb_addr[0] uses I/O standard 3.3-V LVCMOS at D17 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 21
    Info (169178): Pin usb_addr[1] uses I/O standard 3.3-V LVCMOS at E13 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 21
    Info (169178): Pin usb_data[0] uses I/O standard 3.3-V LVCMOS at B14 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 22
    Info (169178): Pin usb_data[1] uses I/O standard 3.3-V LVCMOS at E15 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 22
    Info (169178): Pin usb_data[2] uses I/O standard 3.3-V LVCMOS at E16 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 22
    Info (169178): Pin usb_data[3] uses I/O standard 3.3-V LVCMOS at H14 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 22
    Info (169178): Pin usb_data[4] uses I/O standard 3.3-V LVCMOS at J13 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 22
    Info (169178): Pin usb_data[5] uses I/O standard 3.3-V LVCMOS at C13 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 22
    Info (169178): Pin usb_data[6] uses I/O standard 3.3-V LVCMOS at C14 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 22
    Info (169178): Pin usb_data[7] uses I/O standard 3.3-V LVCMOS at A14 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 22
    Info (169178): Pin pmoda_io[3] uses I/O standard 3.3-V LVCMOS at B7 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 30
    Info (169178): Pin pmoda_io[5] uses I/O standard 3.3-V LVCMOS at A4 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 30
    Info (169178): Pin pmodb_io[0] uses I/O standard 3.3-V LVCMOS at E8 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 31
    Info (169178): Pin pmodb_io[1] uses I/O standard 3.3-V LVCMOS at D5 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 31
    Info (169178): Pin pmodb_io[2] uses I/O standard 3.3-V LVCMOS at B5 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 31
    Info (169178): Pin pmodb_io[3] uses I/O standard 3.3-V LVCMOS at C4 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 31
    Info (169178): Pin pmodb_io[4] uses I/O standard 3.3-V LVCMOS at A2 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 31
    Info (169178): Pin pmodb_io[5] uses I/O standard 3.3-V LVCMOS at A3 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 31
    Info (169178): Pin pmodb_io[6] uses I/O standard 3.3-V LVCMOS at B4 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 31
    Info (169178): Pin pmodb_io[7] uses I/O standard 3.3-V LVCMOS at B3 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 31
    Info (169178): Pin pmoda_io[0] uses I/O standard 3.3-V LVCMOS at C7 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 30
    Info (169178): Pin pmoda_io[1] uses I/O standard 3.3-V LVCMOS at C8 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 30
    Info (169178): Pin pmoda_io[2] uses I/O standard 3.3-V LVCMOS at A6 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 30
    Info (169178): Pin pmoda_io[4] uses I/O standard 3.3-V LVCMOS at D8 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 30
    Info (169178): Pin pmoda_io[6] uses I/O standard 3.3-V LVCMOS at A5 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 30
    Info (169178): Pin pmoda_io[7] uses I/O standard 3.3-V LVCMOS at E9 File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 30
Warning (169064): Following 31 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin usb_addr[0] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 21
    Info (169065): Pin usb_addr[1] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 21
    Info (169065): Pin usb_data[0] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 22
    Info (169065): Pin usb_data[1] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 22
    Info (169065): Pin usb_data[2] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 22
    Info (169065): Pin usb_data[3] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 22
    Info (169065): Pin usb_data[4] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 22
    Info (169065): Pin usb_data[5] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 22
    Info (169065): Pin usb_data[6] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 22
    Info (169065): Pin usb_data[7] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 22
    Info (169065): Pin pmoda_io[3] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 30
    Info (169065): Pin pmoda_io[5] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 30
    Info (169065): Pin pmodb_io[0] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 31
    Info (169065): Pin pmodb_io[1] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 31
    Info (169065): Pin pmodb_io[2] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 31
    Info (169065): Pin pmodb_io[3] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 31
    Info (169065): Pin pmodb_io[4] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 31
    Info (169065): Pin pmodb_io[5] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 31
    Info (169065): Pin pmodb_io[6] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 31
    Info (169065): Pin pmodb_io[7] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 31
    Info (169065): Pin hsmc_d[0] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 43
    Info (169065): Pin hsmc_d[1] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 43
    Info (169065): Pin hsmc_d[2] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 43
    Info (169065): Pin hsmc_d[3] has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 43
    Info (169065): Pin hsmc_sda has a permanently disabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 44
    Info (169065): Pin pmoda_io[0] has a permanently enabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 30
    Info (169065): Pin pmoda_io[1] has a permanently enabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 30
    Info (169065): Pin pmoda_io[2] has a permanently enabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 30
    Info (169065): Pin pmoda_io[4] has a permanently enabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 30
    Info (169065): Pin pmoda_io[6] has a permanently enabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 30
    Info (169065): Pin pmoda_io[7] has a permanently enabled output enable File: D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl Line: 30
Warning (169202): Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs.
Info (144001): Generated suppressed messages file D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/output_files/tog_pin.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 228 warnings
    Info: Peak virtual memory: 5949 megabytes
    Info: Processing ended: Mon Apr  1 17:20:27 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/output_files/tog_pin.fit.smsg.


