[13:13:03.551] <TB0>     INFO: *** Welcome to pxar ***
[13:13:03.551] <TB0>     INFO: *** Today: 2016/07/08
[13:13:03.558] <TB0>     INFO: *** Version: b2a7-dirty
[13:13:03.558] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C15.dat
[13:13:03.559] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:13:03.559] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//defaultMaskFile.dat
[13:13:03.559] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters_C15.dat
[13:13:03.634] <TB0>     INFO:         clk: 4
[13:13:03.634] <TB0>     INFO:         ctr: 4
[13:13:03.634] <TB0>     INFO:         sda: 19
[13:13:03.634] <TB0>     INFO:         tin: 9
[13:13:03.634] <TB0>     INFO:         level: 15
[13:13:03.634] <TB0>     INFO:         triggerdelay: 0
[13:13:03.634] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:13:03.634] <TB0>     INFO: Log level: DEBUG
[13:13:03.642] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:13:03.653] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:13:03.656] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:13:03.663] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:13:05.218] <TB0>     INFO: DUT info: 
[13:13:05.218] <TB0>     INFO: The DUT currently contains the following objects:
[13:13:05.218] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:13:05.218] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:13:05.218] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:13:05.218] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:13:05.218] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:05.218] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:05.218] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:05.218] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:05.218] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:05.218] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:05.218] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:05.218] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:05.218] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:05.218] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:05.218] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:05.218] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:05.218] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:05.218] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:05.218] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:05.218] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:13:05.219] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:13:05.220] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:13:05.221] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:13:05.221] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:13:05.221] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:13:05.221] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:13:05.221] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:13:05.229] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29986816
[13:13:05.229] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x20418d0
[13:13:05.229] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1e16770
[13:13:05.229] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fe485d94010
[13:13:05.229] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fe48bfff510
[13:13:05.229] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30052352 fPxarMemory = 0x7fe485d94010
[13:13:05.230] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 363.4mA
[13:13:05.231] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 467.9mA
[13:13:05.231] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.9 C
[13:13:05.231] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:13:05.631] <TB0>     INFO: enter 'restricted' command line mode
[13:13:05.632] <TB0>     INFO: enter test to run
[13:13:05.632] <TB0>     INFO:   test: FPIXTest no parameter change
[13:13:05.632] <TB0>     INFO:   running: fpixtest
[13:13:05.632] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:13:05.635] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:13:05.635] <TB0>     INFO: ######################################################################
[13:13:05.635] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:13:05.635] <TB0>     INFO: ######################################################################
[13:13:05.638] <TB0>     INFO: ######################################################################
[13:13:05.638] <TB0>     INFO: PixTestPretest::doTest()
[13:13:05.638] <TB0>     INFO: ######################################################################
[13:13:05.641] <TB0>     INFO:    ----------------------------------------------------------------------
[13:13:05.641] <TB0>     INFO:    PixTestPretest::programROC() 
[13:13:05.641] <TB0>     INFO:    ----------------------------------------------------------------------
[13:13:23.659] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:13:23.659] <TB0>     INFO: IA differences per ROC:  16.1 19.3 19.3 17.7 16.9 18.5 17.7 17.7 17.7 18.5 17.7 18.5 19.3 18.5 20.1 16.9
[13:13:23.726] <TB0>     INFO:    ----------------------------------------------------------------------
[13:13:23.726] <TB0>     INFO:    PixTestPretest::checkIdig() 
[13:13:23.726] <TB0>     INFO:    ----------------------------------------------------------------------
[13:13:24.979] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.7 mA
[13:13:25.481] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:13:25.982] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[13:13:26.484] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[13:13:26.986] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:13:27.487] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:13:27.989] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[13:13:28.491] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:13:28.993] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[13:13:29.494] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[13:13:29.997] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.5 mA
[13:13:30.499] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 3.3 mA
[13:13:30.001] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[13:13:31.502] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[13:13:31.004] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[13:13:32.508] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 3.3 mA
[13:13:32.762] <TB0>     INFO: Idig [mA/ROC]: 1.7 2.4 1.6 1.6 2.4 2.4 1.6 2.4 1.6 1.6 2.5 3.3 1.6 1.6 1.6 3.3 
[13:13:32.762] <TB0>     INFO: Test took 9039 ms.
[13:13:32.762] <TB0>     INFO: PixTestPretest::checkIdig() done.
[13:13:32.795] <TB0>     INFO:    ----------------------------------------------------------------------
[13:13:32.795] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:13:32.795] <TB0>     INFO:    ----------------------------------------------------------------------
[13:13:32.897] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 65.5312 mA
[13:13:32.999] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 21.2687 mA
[13:13:33.099] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  94 Ia 24.4688 mA
[13:13:33.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  92 Ia 24.4688 mA
[13:13:33.301] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  90 Ia 23.6688 mA
[13:13:33.402] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  92 Ia 23.6688 mA
[13:13:33.502] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  94 Ia 24.4688 mA
[13:13:33.603] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  92 Ia 24.4688 mA
[13:13:33.704] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  90 Ia 23.6688 mA
[13:13:33.804] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  92 Ia 24.4688 mA
[13:13:33.905] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  90 Ia 23.6688 mA
[13:13:34.006] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  92 Ia 23.6688 mA
[13:13:34.107] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  94 Ia 24.4688 mA
[13:13:34.208] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 24.4688 mA
[13:13:34.309] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  76 Ia 23.6688 mA
[13:13:34.410] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  78 Ia 24.4688 mA
[13:13:34.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  76 Ia 23.6688 mA
[13:13:34.612] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  78 Ia 24.4688 mA
[13:13:34.713] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  76 Ia 23.6688 mA
[13:13:34.814] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  78 Ia 24.4688 mA
[13:13:34.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  76 Ia 23.6688 mA
[13:13:35.015] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  78 Ia 24.4688 mA
[13:13:35.116] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  76 Ia 23.6688 mA
[13:13:35.217] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  78 Ia 23.6688 mA
[13:13:35.318] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  80 Ia 25.2688 mA
[13:13:35.419] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.6688 mA
[13:13:35.520] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  80 Ia 24.4688 mA
[13:13:35.620] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  78 Ia 23.6688 mA
[13:13:35.721] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  80 Ia 24.4688 mA
[13:13:35.822] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  78 Ia 23.6688 mA
[13:13:35.923] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  80 Ia 23.6688 mA
[13:13:36.023] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  82 Ia 25.2688 mA
[13:13:36.125] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  75 Ia 22.8688 mA
[13:13:36.225] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  82 Ia 24.4688 mA
[13:13:36.326] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  80 Ia 24.4688 mA
[13:13:36.427] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  78 Ia 23.6688 mA
[13:13:36.528] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  80 Ia 24.4688 mA
[13:13:36.629] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.8688 mA
[13:13:36.730] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  85 Ia 24.4688 mA
[13:13:36.830] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  83 Ia 24.4688 mA
[13:13:36.931] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  81 Ia 23.6688 mA
[13:13:37.032] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  83 Ia 24.4688 mA
[13:13:37.133] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  81 Ia 23.6688 mA
[13:13:37.233] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  83 Ia 23.6688 mA
[13:13:37.334] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  85 Ia 24.4688 mA
[13:13:37.435] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  83 Ia 24.4688 mA
[13:13:37.536] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  81 Ia 23.6688 mA
[13:13:37.636] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  83 Ia 23.6688 mA
[13:13:37.737] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  85 Ia 24.4688 mA
[13:13:37.838] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 21.2687 mA
[13:13:37.939] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  94 Ia 25.2688 mA
[13:13:38.040] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  87 Ia 22.8688 mA
[13:13:38.140] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  94 Ia 24.4688 mA
[13:13:38.241] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  92 Ia 24.4688 mA
[13:13:38.342] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  90 Ia 24.4688 mA
[13:13:38.442] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  88 Ia 23.6688 mA
[13:13:38.543] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  90 Ia 23.6688 mA
[13:13:38.644] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  92 Ia 24.4688 mA
[13:13:38.745] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  90 Ia 24.4688 mA
[13:13:38.846] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  88 Ia 23.6688 mA
[13:13:38.946] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  90 Ia 24.4688 mA
[13:13:39.048] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.8688 mA
[13:13:39.149] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  85 Ia 25.2688 mA
[13:13:39.250] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  78 Ia 22.8688 mA
[13:13:39.351] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  85 Ia 25.2688 mA
[13:13:39.452] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  78 Ia 23.6688 mA
[13:13:39.553] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  80 Ia 24.4688 mA
[13:13:39.653] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  78 Ia 22.8688 mA
[13:13:39.754] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  85 Ia 25.2688 mA
[13:13:39.855] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  78 Ia 22.8688 mA
[13:13:39.956] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  85 Ia 25.2688 mA
[13:13:40.056] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  78 Ia 22.8688 mA
[13:13:40.157] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  85 Ia 25.2688 mA
[13:13:40.258] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.8688 mA
[13:13:40.359] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  85 Ia 25.2688 mA
[13:13:40.460] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  78 Ia 22.8688 mA
[13:13:40.561] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  85 Ia 24.4688 mA
[13:13:40.662] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  83 Ia 24.4688 mA
[13:13:40.764] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  81 Ia 23.6688 mA
[13:13:40.865] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  83 Ia 23.6688 mA
[13:13:40.965] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  85 Ia 24.4688 mA
[13:13:41.066] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  83 Ia 24.4688 mA
[13:13:41.167] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  81 Ia 23.6688 mA
[13:13:41.268] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  83 Ia 24.4688 mA
[13:13:41.368] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  81 Ia 24.4688 mA
[13:13:41.471] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.0687 mA
[13:13:41.572] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  90 Ia 25.2688 mA
[13:13:41.673] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  83 Ia 23.6688 mA
[13:13:41.774] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  85 Ia 23.6688 mA
[13:13:41.874] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  87 Ia 23.6688 mA
[13:13:41.974] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  89 Ia 24.4688 mA
[13:13:42.076] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  87 Ia 23.6688 mA
[13:13:42.177] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  89 Ia 24.4688 mA
[13:13:42.278] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  87 Ia 24.4688 mA
[13:13:42.379] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  85 Ia 23.6688 mA
[13:13:42.479] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  87 Ia 24.4688 mA
[13:13:42.580] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  85 Ia 23.6688 mA
[13:13:42.682] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.8688 mA
[13:13:42.782] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  85 Ia 24.4688 mA
[13:13:42.883] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  83 Ia 23.6688 mA
[13:13:42.984] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  85 Ia 24.4688 mA
[13:13:43.084] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  83 Ia 24.4688 mA
[13:13:43.185] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  81 Ia 22.8688 mA
[13:13:43.285] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  88 Ia 25.2688 mA
[13:13:43.386] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  81 Ia 23.6688 mA
[13:13:43.487] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  83 Ia 23.6688 mA
[13:13:43.588] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  85 Ia 24.4688 mA
[13:13:43.688] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  83 Ia 23.6688 mA
[13:13:43.788] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  85 Ia 24.4688 mA
[13:13:43.890] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.8688 mA
[13:13:43.990] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  85 Ia 25.2688 mA
[13:13:44.091] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  78 Ia 22.8688 mA
[13:13:44.192] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  85 Ia 25.2688 mA
[13:13:44.293] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  78 Ia 23.6688 mA
[13:13:44.394] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  80 Ia 23.6688 mA
[13:13:44.495] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  82 Ia 24.4688 mA
[13:13:44.595] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  80 Ia 23.6688 mA
[13:13:44.696] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  82 Ia 24.4688 mA
[13:13:44.797] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  80 Ia 23.6688 mA
[13:13:44.898] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  82 Ia 24.4688 mA
[13:13:44.999] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  80 Ia 24.4688 mA
[13:13:45.100] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.0687 mA
[13:13:45.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  90 Ia 25.2688 mA
[13:13:45.302] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  83 Ia 23.6688 mA
[13:13:45.402] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  85 Ia 24.4688 mA
[13:13:45.503] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  83 Ia 23.6688 mA
[13:13:45.604] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  85 Ia 24.4688 mA
[13:13:45.705] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  83 Ia 23.6688 mA
[13:13:45.807] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  85 Ia 24.4688 mA
[13:13:45.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  83 Ia 23.6688 mA
[13:13:46.008] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  85 Ia 23.6688 mA
[13:13:46.109] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  87 Ia 24.4688 mA
[13:13:46.210] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  85 Ia 24.4688 mA
[13:13:46.311] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.8688 mA
[13:13:46.412] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  85 Ia 25.2688 mA
[13:13:46.513] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  78 Ia 22.8688 mA
[13:13:46.614] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  85 Ia 24.4688 mA
[13:13:46.715] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  83 Ia 24.4688 mA
[13:13:46.815] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  81 Ia 24.4688 mA
[13:13:46.916] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  79 Ia 22.8688 mA
[13:13:47.017] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  86 Ia 25.2688 mA
[13:13:47.119] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  79 Ia 23.6688 mA
[13:13:47.220] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  81 Ia 23.6688 mA
[13:13:47.321] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  83 Ia 24.4688 mA
[13:13:47.422] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  81 Ia 24.4688 mA
[13:13:47.524] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.6688 mA
[13:13:47.624] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  80 Ia 25.2688 mA
[13:13:47.725] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  73 Ia 22.8688 mA
[13:13:47.826] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  80 Ia 25.2688 mA
[13:13:47.927] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  73 Ia 22.8688 mA
[13:13:48.027] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  80 Ia 25.2688 mA
[13:13:48.128] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  73 Ia 22.8688 mA
[13:13:48.229] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  80 Ia 25.2688 mA
[13:13:48.330] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  73 Ia 22.8688 mA
[13:13:48.431] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  80 Ia 24.4688 mA
[13:13:48.531] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  78 Ia 23.6688 mA
[13:13:48.632] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  80 Ia 25.2688 mA
[13:13:48.734] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.6688 mA
[13:13:48.835] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  80 Ia 23.6688 mA
[13:13:48.936] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  82 Ia 24.4688 mA
[13:13:49.037] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  80 Ia 23.6688 mA
[13:13:49.138] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  82 Ia 24.4688 mA
[13:13:49.238] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  80 Ia 24.4688 mA
[13:13:49.339] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  78 Ia 22.8688 mA
[13:13:49.440] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  85 Ia 25.2688 mA
[13:13:49.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  78 Ia 22.8688 mA
[13:13:49.642] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  85 Ia 24.4688 mA
[13:13:49.744] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  83 Ia 24.4688 mA
[13:13:49.845] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  81 Ia 24.4688 mA
[13:13:49.948] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.4688 mA
[13:13:50.049] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  76 Ia 23.6688 mA
[13:13:50.150] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  78 Ia 24.4688 mA
[13:13:50.250] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  76 Ia 23.6688 mA
[13:13:50.352] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  78 Ia 24.4688 mA
[13:13:50.453] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  76 Ia 23.6688 mA
[13:13:50.553] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  78 Ia 24.4688 mA
[13:13:50.654] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  76 Ia 23.6688 mA
[13:13:50.755] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  78 Ia 23.6688 mA
[13:13:50.856] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  80 Ia 25.2688 mA
[13:13:50.956] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  73 Ia 23.6688 mA
[13:13:51.057] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  75 Ia 22.8688 mA
[13:13:51.158] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 20.4688 mA
[13:13:51.259] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  99 Ia 26.0687 mA
[13:13:51.360] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  88 Ia 23.6688 mA
[13:13:51.460] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  90 Ia 23.6688 mA
[13:13:51.561] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  92 Ia 24.4688 mA
[13:13:51.662] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  90 Ia 23.6688 mA
[13:13:51.763] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  92 Ia 24.4688 mA
[13:13:51.863] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  90 Ia 24.4688 mA
[13:13:51.964] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  88 Ia 23.6688 mA
[13:13:52.065] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  90 Ia 23.6688 mA
[13:13:52.166] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  92 Ia 24.4688 mA
[13:13:52.266] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  90 Ia 23.6688 mA
[13:13:52.294] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  94
[13:13:52.295] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  80
[13:13:52.295] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  80
[13:13:52.295] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  85
[13:13:52.295] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  90
[13:13:52.295] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  85
[13:13:52.295] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  81
[13:13:52.295] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  85
[13:13:52.295] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  85
[13:13:52.295] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  80
[13:13:52.295] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  85
[13:13:52.296] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  81
[13:13:52.296] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  80
[13:13:52.296] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  81
[13:13:52.296] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  75
[13:13:52.296] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  90
[13:13:54.122] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 392.3 mA = 24.5187 mA/ROC
[13:13:54.122] <TB0>     INFO: i(loss) [mA/ROC]:     20.9  21.7  20.9  20.9  20.1  20.9  20.1  20.1  20.9  20.1  20.9  20.1  20.9  20.1  20.1  20.1
[13:13:54.155] <TB0>     INFO:    ----------------------------------------------------------------------
[13:13:54.155] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:13:54.155] <TB0>     INFO:    ----------------------------------------------------------------------
[13:13:54.292] <TB0>     INFO: Expecting 231680 events.
[13:14:02.511] <TB0>     INFO: 231680 events read in total (7502ms).
[13:14:02.667] <TB0>     INFO: Test took 8509ms.
[13:14:02.869] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 89 and Delta(CalDel) = 58
[13:14:02.873] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 109 and Delta(CalDel) = 58
[13:14:02.876] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 108 and Delta(CalDel) = 59
[13:14:02.880] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 83 and Delta(CalDel) = 61
[13:14:02.883] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 98 and Delta(CalDel) = 60
[13:14:02.887] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 99 and Delta(CalDel) = 60
[13:14:02.890] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 84 and Delta(CalDel) = 61
[13:14:02.897] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 96 and Delta(CalDel) = 63
[13:14:02.900] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 58
[13:14:02.904] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 92 and Delta(CalDel) = 55
[13:14:02.908] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 108 and Delta(CalDel) = 64
[13:14:02.911] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 96 and Delta(CalDel) = 58
[13:14:02.916] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 112 and Delta(CalDel) = 62
[13:14:02.919] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:14:02.923] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 76 and Delta(CalDel) = 59
[13:14:02.926] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 90 and Delta(CalDel) = 61
[13:14:02.969] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:14:02.003] <TB0>     INFO:    ----------------------------------------------------------------------
[13:14:02.003] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:14:02.003] <TB0>     INFO:    ----------------------------------------------------------------------
[13:14:03.139] <TB0>     INFO: Expecting 231680 events.
[13:14:11.420] <TB0>     INFO: 231680 events read in total (7566ms).
[13:14:11.425] <TB0>     INFO: Test took 8417ms.
[13:14:11.447] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 28
[13:14:11.763] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29.5
[13:14:11.766] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 29.5
[13:14:11.770] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31.5
[13:14:11.773] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 29.5
[13:14:11.777] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29.5
[13:14:11.781] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[13:14:11.784] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 152 +/- 31.5
[13:14:11.788] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30
[13:14:11.791] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 29.5
[13:14:11.795] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 31.5
[13:14:11.798] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30
[13:14:11.801] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 29.5
[13:14:11.805] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:14:11.808] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 29.5
[13:14:11.812] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29.5
[13:14:11.851] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:14:11.851] <TB0>     INFO: CalDel:      121   115   128   142   122   114   131   152   128   113   147   130   132   143   122   115
[13:14:11.851] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    53    51    51    51    51    51    51    51    51
[13:14:11.856] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C0.dat
[13:14:11.856] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C1.dat
[13:14:11.856] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C2.dat
[13:14:11.856] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C3.dat
[13:14:11.857] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C4.dat
[13:14:11.857] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C5.dat
[13:14:11.857] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C6.dat
[13:14:11.857] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C7.dat
[13:14:11.857] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C8.dat
[13:14:11.857] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C9.dat
[13:14:11.858] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C10.dat
[13:14:11.858] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C11.dat
[13:14:11.858] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C12.dat
[13:14:11.858] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C13.dat
[13:14:11.858] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C14.dat
[13:14:11.859] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters_C15.dat
[13:14:11.859] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:14:11.859] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:14:11.859] <TB0>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[13:14:11.859] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:14:11.945] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:14:11.945] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:14:11.945] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:14:11.945] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:14:11.948] <TB0>     INFO: ######################################################################
[13:14:11.948] <TB0>     INFO: PixTestTiming::doTest()
[13:14:11.948] <TB0>     INFO: ######################################################################
[13:14:11.948] <TB0>     INFO:    ----------------------------------------------------------------------
[13:14:11.948] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:14:11.948] <TB0>     INFO:    ----------------------------------------------------------------------
[13:14:11.948] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:14:13.845] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:14:16.118] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:14:18.391] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:14:20.664] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:14:22.937] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:14:25.210] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:14:27.483] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:14:43.806] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:14:46.080] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:14:48.352] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:14:50.627] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:14:52.903] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:14:55.176] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:14:57.449] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:14:59.723] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:15:01.995] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:15:13.671] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:15:15.190] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:15:16.712] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:15:18.233] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:15:19.752] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:15:21.273] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:15:22.793] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:15:24.312] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:15:27.712] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:15:31.112] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:15:37.143] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:15:40.543] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:15:43.945] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:15:47.347] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:15:50.747] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:15:54.147] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:15:55.668] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:15:57.189] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:15:58.710] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:16:00.231] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:16:01.751] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:16:03.271] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:16:04.792] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:16:06.313] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:16:08.587] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:16:10.108] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:16:11.629] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:16:13.150] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:16:14.670] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:16:16.190] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:16:17.711] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:16:19.232] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:16:21.507] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:16:23.780] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:16:26.053] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:16:28.327] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:16:30.602] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:16:32.876] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:16:35.149] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:16:37.422] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:16:39.695] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:16:41.968] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:16:44.242] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:16:46.517] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:16:48.790] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:16:51.063] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:16:53.336] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:16:55.610] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:16:57.883] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:17:00.157] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:17:02.430] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:17:04.704] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:17:06.978] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:17:09.253] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:17:11.527] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:17:23.765] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:17:26.038] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:17:28.311] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:17:30.584] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:17:32.857] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:17:35.131] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:17:37.404] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:17:39.677] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:17:41.951] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:17:47.139] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:17:48.658] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:17:50.178] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:17:51.697] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:17:53.217] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:17:54.736] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:17:56.255] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:17:57.775] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:17:59.295] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:18:03.637] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:18:28.740] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:18:32.895] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:18:37.049] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:18:41.204] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:18:45.358] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:18:49.513] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:18:51.032] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:18:52.552] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:18:54.074] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:18:55.594] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:18:57.115] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:18:58.636] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:19:00.156] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:19:01.676] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:19:03.949] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:19:16.345] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:19:17.866] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:19:19.385] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:19:20.906] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:19:22.426] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:19:23.946] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:19:25.466] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:19:27.740] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:19:30.013] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:19:32.286] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:19:34.560] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:19:36.833] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:19:39.106] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:19:44.489] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:19:46.762] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:19:49.036] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:19:51.312] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:19:53.584] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:19:55.857] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:19:58.131] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:20:00.404] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:20:02.677] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:20:05.335] <TB0>     INFO: TBM Phase Settings: 232
[13:20:05.335] <TB0>     INFO: 400MHz Phase: 2
[13:20:05.335] <TB0>     INFO: 160MHz Phase: 7
[13:20:05.335] <TB0>     INFO: Functional Phase Area: 4
[13:20:05.339] <TB0>     INFO: Test took 353391 ms.
[13:20:05.339] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:20:05.339] <TB0>     INFO:    ----------------------------------------------------------------------
[13:20:05.339] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:20:05.339] <TB0>     INFO:    ----------------------------------------------------------------------
[13:20:05.339] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:20:07.233] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:20:11.009] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:20:14.784] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:20:18.559] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:20:22.335] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:20:26.110] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:20:29.886] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:20:35.542] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:20:37.250] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:20:38.769] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:20:40.477] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:20:42.185] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:20:43.705] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:20:45.412] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:20:46.933] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:20:49.016] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:20:50.536] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:20:52.057] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:20:54.330] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:20:56.605] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:20:58.880] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:21:01.153] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:21:03.426] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:21:04.946] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:21:06.466] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:21:07.985] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:21:10.259] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:21:12.533] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:21:14.806] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:21:17.079] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:21:19.352] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:21:20.872] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:21:22.392] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:21:24.665] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:21:26.939] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:21:29.212] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:21:31.486] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:21:33.760] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:21:36.033] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:21:37.553] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:21:39.073] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:21:41.346] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:21:43.620] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:21:45.893] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:21:48.167] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:21:50.440] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:21:52.714] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:21:54.234] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:21:55.754] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:21:58.027] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:22:00.301] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:22:02.575] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:22:04.848] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:22:07.122] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:22:09.395] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:22:10.915] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:22:15.070] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:22:19.225] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:22:23.379] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:22:27.533] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:22:31.688] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:22:35.842] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:22:39.995] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:22:44.532] <TB0>     INFO: ROC Delay Settings: 228
[13:22:44.532] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[13:22:44.532] <TB0>     INFO: ROC Port 0 Delay: 4
[13:22:44.532] <TB0>     INFO: ROC Port 1 Delay: 4
[13:22:44.532] <TB0>     INFO: Functional ROC Area: 5
[13:22:44.538] <TB0>     INFO: Test took 159199 ms.
[13:22:44.538] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[13:22:44.538] <TB0>     INFO:    ----------------------------------------------------------------------
[13:22:44.538] <TB0>     INFO:    PixTestTiming::TimingTest()
[13:22:44.538] <TB0>     INFO:    ----------------------------------------------------------------------
[13:22:45.677] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4838 4838 4838 4838 4838 4838 4838 4839 e062 c000 a101 80b1 4839 4839 4839 4838 4839 4839 4839 4839 e062 c000 
[13:22:45.678] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4839 4839 4839 4839 4839 4839 4839 4838 e022 c000 a102 80c0 4838 4838 4838 4839 4839 4839 4839 4839 e022 c000 
[13:22:45.678] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 483b 483b 483b 483b 483b 483b 483b 483b e022 c000 a103 8000 4838 4838 4839 4839 4838 4838 4838 4839 e022 c000 
[13:22:45.678] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:22:59.981] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:59.981] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:23:14.298] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:14.298] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:23:28.490] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:28.490] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:23:42.801] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:42.801] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:23:56.845] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:56.845] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:24:11.010] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:11.010] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:24:25.132] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:25.133] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:24:39.238] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:39.239] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:24:53.360] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:53.360] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:25:07.486] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:07.869] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:07.882] <TB0>     INFO: Decoding statistics:
[13:25:07.882] <TB0>     INFO:   General information:
[13:25:07.882] <TB0>     INFO: 	 16bit words read:         240000000
[13:25:07.882] <TB0>     INFO: 	 valid events total:       20000000
[13:25:07.882] <TB0>     INFO: 	 empty events:             20000000
[13:25:07.882] <TB0>     INFO: 	 valid events with pixels: 0
[13:25:07.882] <TB0>     INFO: 	 valid pixel hits:         0
[13:25:07.882] <TB0>     INFO:   Event errors: 	           0
[13:25:07.882] <TB0>     INFO: 	 start marker:             0
[13:25:07.882] <TB0>     INFO: 	 stop marker:              0
[13:25:07.882] <TB0>     INFO: 	 overflow:                 0
[13:25:07.882] <TB0>     INFO: 	 invalid 5bit words:       0
[13:25:07.882] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[13:25:07.882] <TB0>     INFO:   TBM errors: 		           0
[13:25:07.882] <TB0>     INFO: 	 flawed TBM headers:       0
[13:25:07.882] <TB0>     INFO: 	 flawed TBM trailers:      0
[13:25:07.882] <TB0>     INFO: 	 event ID mismatches:      0
[13:25:07.882] <TB0>     INFO:   ROC errors: 		           0
[13:25:07.882] <TB0>     INFO: 	 missing ROC header(s):    0
[13:25:07.883] <TB0>     INFO: 	 misplaced readback start: 0
[13:25:07.883] <TB0>     INFO:   Pixel decoding errors:	   0
[13:25:07.883] <TB0>     INFO: 	 pixel data incomplete:    0
[13:25:07.883] <TB0>     INFO: 	 pixel address:            0
[13:25:07.883] <TB0>     INFO: 	 pulse height fill bit:    0
[13:25:07.883] <TB0>     INFO: 	 buffer corruption:        0
[13:25:07.883] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:07.883] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:25:07.883] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:07.883] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:07.883] <TB0>     INFO:    Read back bit status: 1
[13:25:07.883] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:07.883] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:07.883] <TB0>     INFO:    Timings are good!
[13:25:07.883] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:07.883] <TB0>     INFO: Test took 143345 ms.
[13:25:07.883] <TB0>     INFO: PixTestTiming::TimingTest() done.
[13:25:07.883] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:25:07.883] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:25:07.883] <TB0>     INFO: PixTestTiming::doTest took 655937 ms.
[13:25:07.883] <TB0>     INFO: PixTestTiming::doTest() done
[13:25:07.883] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:25:07.883] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[13:25:07.883] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[13:25:07.884] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[13:25:07.884] <TB0>     INFO: Write out ROCDelayScan3_V0
[13:25:07.884] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:25:07.884] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:25:08.234] <TB0>     INFO: ######################################################################
[13:25:08.234] <TB0>     INFO: PixTestAlive::doTest()
[13:25:08.234] <TB0>     INFO: ######################################################################
[13:25:08.237] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:08.238] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:25:08.238] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:08.239] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:25:08.582] <TB0>     INFO: Expecting 41600 events.
[13:25:12.690] <TB0>     INFO: 41600 events read in total (3394ms).
[13:25:12.691] <TB0>     INFO: Test took 4452ms.
[13:25:12.699] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:12.699] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66518
[13:25:12.699] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:25:13.076] <TB0>     INFO: PixTestAlive::aliveTest() done
[13:25:13.076] <TB0>     INFO: number of dead pixels (per ROC):    38    0    0    0    0    0    0    0    0    0    0    0    0    0    2    2
[13:25:13.076] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:    88    3    0    0    0    0    0    0    0    0    0    0    0    0    2    3
[13:25:13.080] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:13.080] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:25:13.080] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:13.081] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:25:13.430] <TB0>     INFO: Expecting 41600 events.
[13:25:16.402] <TB0>     INFO: 41600 events read in total (2257ms).
[13:25:16.402] <TB0>     INFO: Test took 3321ms.
[13:25:16.402] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:16.402] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:25:16.402] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:25:16.403] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:25:16.809] <TB0>     INFO: PixTestAlive::maskTest() done
[13:25:16.809] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:25:16.812] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:16.813] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:25:16.813] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:16.814] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:25:17.161] <TB0>     INFO: Expecting 41600 events.
[13:25:21.290] <TB0>     INFO: 41600 events read in total (3414ms).
[13:25:21.291] <TB0>     INFO: Test took 4477ms.
[13:25:21.299] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:21.299] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66518
[13:25:21.299] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:25:21.674] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[13:25:21.674] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:25:21.675] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:25:21.675] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:25:21.683] <TB0>     INFO: ######################################################################
[13:25:21.683] <TB0>     INFO: PixTestTrim::doTest()
[13:25:21.683] <TB0>     INFO: ######################################################################
[13:25:21.686] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:21.686] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:25:21.686] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:21.764] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:25:21.764] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:25:21.877] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:25:21.877] <TB0>     INFO:     run 1 of 1
[13:25:21.877] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:25:22.220] <TB0>     INFO: Expecting 5025280 events.
[13:26:07.591] <TB0>     INFO: 1419160 events read in total (44656ms).
[13:26:51.998] <TB0>     INFO: 2824672 events read in total (89064ms).
[13:27:36.556] <TB0>     INFO: 4235984 events read in total (133622ms).
[13:28:01.996] <TB0>     INFO: 5025280 events read in total (159061ms).
[13:28:02.038] <TB0>     INFO: Test took 160161ms.
[13:28:02.095] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:02.207] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:28:03.544] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:28:04.967] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:28:06.404] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:28:07.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:28:09.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:28:10.762] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:28:12.137] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:28:13.500] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:28:14.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:28:16.323] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:28:17.739] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:28:19.187] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:28:20.626] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:28:21.944] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:28:23.346] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:28:24.677] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234987520
[13:28:24.683] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.4681 minThrLimit = 93.4341 minThrNLimit = 115.042 -> result = 93.4681 -> 93
[13:28:24.683] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.576 minThrLimit = 103.573 minThrNLimit = 129.517 -> result = 103.576 -> 103
[13:28:24.684] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.705 minThrLimit = 101.682 minThrNLimit = 128.133 -> result = 101.705 -> 101
[13:28:24.684] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.517 minThrLimit = 100.5 minThrNLimit = 124.907 -> result = 100.517 -> 100
[13:28:24.685] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103 minThrLimit = 102.991 minThrNLimit = 127.273 -> result = 103 -> 102
[13:28:24.685] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.424 minThrLimit = 102.401 minThrNLimit = 130.333 -> result = 102.424 -> 102
[13:28:24.685] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.5224 minThrLimit = 97.5082 minThrNLimit = 116.034 -> result = 97.5224 -> 97
[13:28:24.686] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.0554 minThrLimit = 95.0409 minThrNLimit = 111.04 -> result = 95.0554 -> 95
[13:28:24.686] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.4867 minThrLimit = 93.429 minThrNLimit = 117.138 -> result = 93.4867 -> 93
[13:28:24.687] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.3929 minThrLimit = 93.3735 minThrNLimit = 119.683 -> result = 93.3929 -> 93
[13:28:24.687] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.9493 minThrLimit = 98.9347 minThrNLimit = 118.84 -> result = 98.9493 -> 98
[13:28:24.688] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.7497 minThrLimit = 98.7479 minThrNLimit = 125.214 -> result = 98.7497 -> 98
[13:28:24.688] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.194 minThrLimit = 101.154 minThrNLimit = 124.502 -> result = 101.194 -> 101
[13:28:24.689] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.0021 minThrLimit = 85.9854 minThrNLimit = 103.885 -> result = 86.0021 -> 86
[13:28:24.689] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.3091 minThrLimit = 97.2768 minThrNLimit = 118.397 -> result = 97.3091 -> 97
[13:28:24.689] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.9742 minThrLimit = 92.8914 minThrNLimit = 110.773 -> result = 92.9742 -> 92
[13:28:24.689] <TB0>     INFO: ROC 0 VthrComp = 93
[13:28:24.690] <TB0>     INFO: ROC 1 VthrComp = 103
[13:28:24.690] <TB0>     INFO: ROC 2 VthrComp = 101
[13:28:24.690] <TB0>     INFO: ROC 3 VthrComp = 100
[13:28:24.690] <TB0>     INFO: ROC 4 VthrComp = 102
[13:28:24.690] <TB0>     INFO: ROC 5 VthrComp = 102
[13:28:24.691] <TB0>     INFO: ROC 6 VthrComp = 97
[13:28:24.691] <TB0>     INFO: ROC 7 VthrComp = 95
[13:28:24.691] <TB0>     INFO: ROC 8 VthrComp = 93
[13:28:24.691] <TB0>     INFO: ROC 9 VthrComp = 93
[13:28:24.691] <TB0>     INFO: ROC 10 VthrComp = 98
[13:28:24.692] <TB0>     INFO: ROC 11 VthrComp = 98
[13:28:24.692] <TB0>     INFO: ROC 12 VthrComp = 101
[13:28:24.692] <TB0>     INFO: ROC 13 VthrComp = 86
[13:28:24.693] <TB0>     INFO: ROC 14 VthrComp = 97
[13:28:24.693] <TB0>     INFO: ROC 15 VthrComp = 92
[13:28:24.694] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:28:24.694] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:28:24.715] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:28:24.715] <TB0>     INFO:     run 1 of 1
[13:28:24.715] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:28:25.062] <TB0>     INFO: Expecting 5025280 events.
[13:29:00.775] <TB0>     INFO: 888992 events read in total (34993ms).
[13:29:36.469] <TB0>     INFO: 1775776 events read in total (70687ms).
[13:30:12.106] <TB0>     INFO: 2662120 events read in total (106325ms).
[13:30:45.608] <TB0>     INFO: 3539064 events read in total (139826ms).
[13:31:20.785] <TB0>     INFO: 4410376 events read in total (175003ms).
[13:31:45.609] <TB0>     INFO: 5025280 events read in total (199827ms).
[13:31:45.687] <TB0>     INFO: Test took 200972ms.
[13:31:45.869] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:46.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:31:48.021] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:31:49.717] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:31:51.341] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:31:52.927] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:31:54.502] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:31:56.082] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:31:57.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:31:59.278] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:32:00.850] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:32:02.422] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:32:04.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:32:05.620] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:32:07.210] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:32:08.821] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:32:10.502] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:32:12.233] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253833216
[13:32:12.237] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 81.0397 for pixel 0/50 mean/min/max = 50.662/19.8041/81.5199
[13:32:12.237] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 61.4903 for pixel 34/0 mean/min/max = 45.8141/30.0085/61.6198
[13:32:12.237] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.1419 for pixel 6/79 mean/min/max = 45.3072/31.3571/59.2573
[13:32:12.238] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.4802 for pixel 12/79 mean/min/max = 43.6023/31.683/55.5217
[13:32:12.238] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.984 for pixel 22/1 mean/min/max = 45.7133/33.3225/58.104
[13:32:12.238] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.4308 for pixel 51/4 mean/min/max = 43.891/32.3487/55.4333
[13:32:12.239] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.3693 for pixel 21/13 mean/min/max = 44.8535/32.2251/57.4818
[13:32:12.239] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 59.0444 for pixel 13/18 mean/min/max = 46.0425/32.9425/59.1424
[13:32:12.239] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.2731 for pixel 24/11 mean/min/max = 45.1904/34.0426/56.3383
[13:32:12.240] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.851 for pixel 20/2 mean/min/max = 44.5162/33.0681/55.9642
[13:32:12.240] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.7523 for pixel 22/1 mean/min/max = 45.7876/32.755/58.8202
[13:32:12.240] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.806 for pixel 0/38 mean/min/max = 44.0433/31.971/56.1156
[13:32:12.241] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 61.4578 for pixel 0/43 mean/min/max = 46.4369/31.3287/61.5451
[13:32:12.241] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.4278 for pixel 43/0 mean/min/max = 44.7719/32.0845/57.4592
[13:32:12.241] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 59.3112 for pixel 40/0 mean/min/max = 45.0306/30.5769/59.4842
[13:32:12.242] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 70.3088 for pixel 51/62 mean/min/max = 48.9578/26.8894/71.0263
[13:32:12.242] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:32:12.374] <TB0>     INFO: Expecting 411648 events.
[13:32:19.881] <TB0>     INFO: 411648 events read in total (6792ms).
[13:32:19.885] <TB0>     INFO: Expecting 411648 events.
[13:32:27.420] <TB0>     INFO: 411648 events read in total (6851ms).
[13:32:27.428] <TB0>     INFO: Expecting 411648 events.
[13:32:35.005] <TB0>     INFO: 411648 events read in total (6903ms).
[13:32:35.014] <TB0>     INFO: Expecting 411648 events.
[13:32:42.422] <TB0>     INFO: 411648 events read in total (6743ms).
[13:32:42.433] <TB0>     INFO: Expecting 411648 events.
[13:32:49.866] <TB0>     INFO: 411648 events read in total (6767ms).
[13:32:49.879] <TB0>     INFO: Expecting 411648 events.
[13:32:57.314] <TB0>     INFO: 411648 events read in total (6780ms).
[13:32:57.332] <TB0>     INFO: Expecting 411648 events.
[13:33:04.918] <TB0>     INFO: 411648 events read in total (6933ms).
[13:33:04.938] <TB0>     INFO: Expecting 411648 events.
[13:33:12.604] <TB0>     INFO: 411648 events read in total (7012ms).
[13:33:12.624] <TB0>     INFO: Expecting 411648 events.
[13:33:20.277] <TB0>     INFO: 411648 events read in total (6998ms).
[13:33:20.301] <TB0>     INFO: Expecting 411648 events.
[13:33:27.919] <TB0>     INFO: 411648 events read in total (6971ms).
[13:33:27.946] <TB0>     INFO: Expecting 411648 events.
[13:33:35.611] <TB0>     INFO: 411648 events read in total (7021ms).
[13:33:35.641] <TB0>     INFO: Expecting 411648 events.
[13:33:43.304] <TB0>     INFO: 411648 events read in total (7024ms).
[13:33:43.336] <TB0>     INFO: Expecting 411648 events.
[13:33:50.968] <TB0>     INFO: 411648 events read in total (6991ms).
[13:33:50.000] <TB0>     INFO: Expecting 411648 events.
[13:33:58.542] <TB0>     INFO: 411648 events read in total (6898ms).
[13:33:58.575] <TB0>     INFO: Expecting 411648 events.
[13:34:05.979] <TB0>     INFO: 411648 events read in total (6755ms).
[13:34:06.016] <TB0>     INFO: Expecting 411648 events.
[13:34:13.314] <TB0>     INFO: 411648 events read in total (6647ms).
[13:34:13.351] <TB0>     INFO: Test took 121109ms.
[13:34:13.814] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 39.5453 < 35 for itrim = 82; old thr = 99 ... break
[13:34:13.825] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0425 < 35 for itrim = 83; old thr = 33.7745 ... break
[13:34:13.853] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4594 < 35 for itrim+1 = 103; old thr = 34.956 ... break
[13:34:13.884] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4009 < 35 for itrim = 92; old thr = 34.4813 ... break
[13:34:13.918] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1207 < 35 for itrim = 103; old thr = 33.3109 ... break
[13:34:13.959] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0462 < 35 for itrim = 98; old thr = 34.0099 ... break
[13:34:13.992] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4549 < 35 for itrim+1 = 98; old thr = 34.9573 ... break
[13:34:14.018] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2287 < 35 for itrim = 94; old thr = 34.6049 ... break
[13:34:14.055] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3801 < 35 for itrim = 101; old thr = 33.7422 ... break
[13:34:14.094] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7834 < 35 for itrim+1 = 95; old thr = 34.698 ... break
[13:34:14.135] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1738 < 35 for itrim = 112; old thr = 34.8058 ... break
[13:34:14.166] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0059 < 35 for itrim = 89; old thr = 34.0605 ... break
[13:34:14.194] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9828 < 35 for itrim+1 = 108; old thr = 34.8881 ... break
[13:34:14.212] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1304 < 35 for itrim = 79; old thr = 33.1138 ... break
[13:34:14.221] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4539 < 35 for itrim = 75; old thr = 34.4803 ... break
[13:34:14.222] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 37.0517 < 35 for itrim = 75; old thr = 99 ... break
[13:34:14.297] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:34:14.308] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:34:14.308] <TB0>     INFO:     run 1 of 1
[13:34:14.308] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:34:14.651] <TB0>     INFO: Expecting 5025280 events.
[13:34:50.542] <TB0>     INFO: 876504 events read in total (35176ms).
[13:35:25.825] <TB0>     INFO: 1749616 events read in total (70459ms).
[13:36:01.120] <TB0>     INFO: 2622000 events read in total (105754ms).
[13:36:36.166] <TB0>     INFO: 3483192 events read in total (140800ms).
[13:37:10.854] <TB0>     INFO: 4338936 events read in total (175488ms).
[13:37:38.833] <TB0>     INFO: 5025280 events read in total (203467ms).
[13:37:38.909] <TB0>     INFO: Test took 204601ms.
[13:37:39.084] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:39.493] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:37:41.180] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:37:42.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:37:44.458] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:37:46.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:37:47.574] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:37:49.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:37:50.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:37:52.241] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:37:53.777] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:37:55.300] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:37:56.877] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:37:58.415] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:37:59.976] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:38:01.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:38:03.209] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:38:04.890] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258904064
[13:38:04.892] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 5.855114 .. 132.144015
[13:38:04.967] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 5 .. 142 (-1/-1) hits flags = 528 (plus default)
[13:38:04.978] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:38:04.978] <TB0>     INFO:     run 1 of 1
[13:38:04.978] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:38:05.320] <TB0>     INFO: Expecting 4592640 events.
[13:38:40.292] <TB0>     INFO: 874568 events read in total (34257ms).
[13:39:15.731] <TB0>     INFO: 1749096 events read in total (69696ms).
[13:39:51.070] <TB0>     INFO: 2623344 events read in total (105036ms).
[13:40:26.401] <TB0>     INFO: 3495152 events read in total (140366ms).
[13:41:01.477] <TB0>     INFO: 4363360 events read in total (175442ms).
[13:41:11.174] <TB0>     INFO: 4592640 events read in total (185139ms).
[13:41:11.243] <TB0>     INFO: Test took 186265ms.
[13:41:11.405] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:11.757] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:41:13.433] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:41:15.090] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:41:16.700] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:41:18.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:19.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:21.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:23.021] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:24.621] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:26.202] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:27.770] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:41:29.369] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:41:30.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:32.564] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:34.433] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:41:36.137] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:41:37.908] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 257269760
[13:41:37.992] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.428988 .. 110.435659
[13:41:38.067] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 120 (-1/-1) hits flags = 528 (plus default)
[13:41:38.078] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:41:38.078] <TB0>     INFO:     run 1 of 1
[13:41:38.078] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:38.421] <TB0>     INFO: Expecting 3893760 events.
[13:42:14.824] <TB0>     INFO: 900960 events read in total (35689ms).
[13:42:49.340] <TB0>     INFO: 1801960 events read in total (70205ms).
[13:43:24.904] <TB0>     INFO: 2702560 events read in total (105769ms).
[13:44:00.778] <TB0>     INFO: 3601688 events read in total (141643ms).
[13:44:12.473] <TB0>     INFO: 3893760 events read in total (153338ms).
[13:44:12.529] <TB0>     INFO: Test took 154452ms.
[13:44:12.668] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:12.977] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:44:14.489] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:44:15.004] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:44:17.509] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:44:18.993] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:44:20.478] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:44:21.957] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:44:23.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:44:24.923] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:26.396] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:27.866] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:29.353] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:30.837] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:32.326] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:33.816] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:35.329] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:36.842] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236134400
[13:44:36.925] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.522699 .. 101.891072
[13:44:36.999] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 111 (-1/-1) hits flags = 528 (plus default)
[13:44:37.010] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:44:37.010] <TB0>     INFO:     run 1 of 1
[13:44:37.011] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:37.352] <TB0>     INFO: Expecting 3328000 events.
[13:45:13.679] <TB0>     INFO: 881440 events read in total (35612ms).
[13:45:49.526] <TB0>     INFO: 1762688 events read in total (71459ms).
[13:46:24.746] <TB0>     INFO: 2642944 events read in total (106679ms).
[13:46:52.644] <TB0>     INFO: 3328000 events read in total (134577ms).
[13:46:52.707] <TB0>     INFO: Test took 135697ms.
[13:46:52.833] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:53.103] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:46:54.549] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:46:55.003] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:57.456] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:46:58.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:00.329] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:01.776] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:03.215] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:04.659] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:47:06.100] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:07.537] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:08.981] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:10.422] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:11.865] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:47:13.308] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:47:14.760] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:47:16.213] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 241881088
[13:47:16.293] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.045086 .. 96.365208
[13:47:16.369] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 106 (-1/-1) hits flags = 528 (plus default)
[13:47:16.380] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:47:16.380] <TB0>     INFO:     run 1 of 1
[13:47:16.380] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:47:16.727] <TB0>     INFO: Expecting 3061760 events.
[13:47:51.587] <TB0>     INFO: 875024 events read in total (34145ms).
[13:48:27.818] <TB0>     INFO: 1749888 events read in total (70377ms).
[13:49:03.745] <TB0>     INFO: 2624168 events read in total (106303ms).
[13:49:21.744] <TB0>     INFO: 3061760 events read in total (124302ms).
[13:49:21.802] <TB0>     INFO: Test took 125423ms.
[13:49:21.926] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:22.187] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:49:23.649] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:49:25.118] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:26.585] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:49:28.036] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:29.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:30.952] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:32.420] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:33.878] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:49:35.335] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:49:36.971] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:38.389] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:39.795] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:41.203] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:42.608] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:49:44.035] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:49:45.450] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240881664
[13:49:45.532] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:49:45.532] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:49:45.543] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:49:45.543] <TB0>     INFO:     run 1 of 1
[13:49:45.543] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:45.885] <TB0>     INFO: Expecting 1364480 events.
[13:50:25.941] <TB0>     INFO: 1078400 events read in total (39341ms).
[13:50:36.698] <TB0>     INFO: 1364480 events read in total (50098ms).
[13:50:36.712] <TB0>     INFO: Test took 51169ms.
[13:50:36.753] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:36.835] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:50:37.790] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:50:38.775] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:50:39.768] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:50:40.736] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:50:41.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:50:42.665] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:50:43.636] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:50:44.607] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:50:45.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:50:46.553] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:50:47.522] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:50:48.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:50:49.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:50:50.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:50:51.387] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:50:52.327] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236138496
[13:50:52.360] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C0.dat
[13:50:52.360] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C1.dat
[13:50:52.360] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C2.dat
[13:50:52.360] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C3.dat
[13:50:52.361] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C4.dat
[13:50:52.361] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C5.dat
[13:50:52.361] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C6.dat
[13:50:52.361] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C7.dat
[13:50:52.361] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C8.dat
[13:50:52.361] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C9.dat
[13:50:52.361] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C10.dat
[13:50:52.361] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C11.dat
[13:50:52.361] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C12.dat
[13:50:52.361] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C13.dat
[13:50:52.362] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C14.dat
[13:50:52.362] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C15.dat
[13:50:52.362] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C0.dat
[13:50:52.370] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C1.dat
[13:50:52.378] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C2.dat
[13:50:52.385] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C3.dat
[13:50:52.393] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C4.dat
[13:50:52.401] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C5.dat
[13:50:52.408] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C6.dat
[13:50:52.416] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C7.dat
[13:50:52.423] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C8.dat
[13:50:52.431] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C9.dat
[13:50:52.438] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C10.dat
[13:50:52.446] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C11.dat
[13:50:52.453] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C12.dat
[13:50:52.461] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C13.dat
[13:50:52.469] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C14.dat
[13:50:52.477] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//trimParameters35_C15.dat
[13:50:52.484] <TB0>     INFO: PixTestTrim::trimTest() done
[13:50:52.484] <TB0>     INFO: vtrim:      82  83 103  92 103  98  98  94 101  95 112  89 108  79  75  75 
[13:50:52.484] <TB0>     INFO: vthrcomp:   93 103 101 100 102 102  97  95  93  93  98  98 101  86  97  92 
[13:50:52.484] <TB0>     INFO: vcal mean:  35.02  35.07  35.01  34.98  35.03  34.98  34.98  34.92  34.99  35.02  35.00  35.00  35.03  35.08  35.12  35.26 
[13:50:52.484] <TB0>     INFO: vcal RMS:    3.41   1.24   0.90   0.83   0.84   0.80   0.86   1.04   0.79   0.77   0.88   0.84   0.86   0.89   1.48   2.18 
[13:50:52.484] <TB0>     INFO: bits mean:   7.10   8.34   9.71  10.02   9.42   9.80   9.87   9.66   9.32   9.75   9.57   9.79   9.41   8.99   8.04   6.49 
[13:50:52.484] <TB0>     INFO: bits RMS:    3.22   3.09   2.64   2.67   2.61   2.68   2.59   2.50   2.58   2.54   2.70   2.70   2.82   3.07   3.31   3.31 
[13:50:52.496] <TB0>     INFO:    ----------------------------------------------------------------------
[13:50:52.496] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:50:52.496] <TB0>     INFO:    ----------------------------------------------------------------------
[13:50:52.498] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:50:52.498] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:50:52.511] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:50:52.511] <TB0>     INFO:     run 1 of 1
[13:50:52.511] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:52.855] <TB0>     INFO: Expecting 4160000 events.
[13:51:38.633] <TB0>     INFO: 1166735 events read in total (45063ms).
[13:52:24.775] <TB0>     INFO: 2322910 events read in total (91205ms).
[13:53:10.716] <TB0>     INFO: 3466770 events read in total (137146ms).
[13:53:38.735] <TB0>     INFO: 4160000 events read in total (165165ms).
[13:53:38.793] <TB0>     INFO: Test took 166282ms.
[13:53:38.914] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:39.179] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:41.142] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:43.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:45.096] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:47.043] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:48.940] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:50.866] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:52.823] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:54.745] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:56.643] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:58.518] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:00.471] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:02.394] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:04.314] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:54:06.239] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:54:08.254] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:10.224] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237195264
[13:54:10.225] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:54:10.300] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:54:10.300] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 241 (-1/-1) hits flags = 528 (plus default)
[13:54:10.311] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:54:10.311] <TB0>     INFO:     run 1 of 1
[13:54:10.311] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:10.659] <TB0>     INFO: Expecting 5033600 events.
[13:54:53.517] <TB0>     INFO: 1036330 events read in total (42143ms).
[13:55:35.629] <TB0>     INFO: 2067510 events read in total (84255ms).
[13:56:18.821] <TB0>     INFO: 3092630 events read in total (127447ms).
[13:57:01.771] <TB0>     INFO: 4112365 events read in total (170397ms).
[13:57:38.884] <TB0>     INFO: 5033600 events read in total (207510ms).
[13:57:38.977] <TB0>     INFO: Test took 208667ms.
[13:57:39.175] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:39.647] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:57:42.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:57:44.368] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:57:46.592] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:57:48.732] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:57:50.905] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:57:53.017] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:57:55.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:57:57.428] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:57:59.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:01.729] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:03.878] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:06.022] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:08.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:10.400] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:12.703] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:15.120] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 249556992
[13:58:15.121] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:58:15.194] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:58:15.194] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 248 (-1/-1) hits flags = 528 (plus default)
[13:58:15.205] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:58:15.206] <TB0>     INFO:     run 1 of 1
[13:58:15.206] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:15.551] <TB0>     INFO: Expecting 5179200 events.
[13:58:59.889] <TB0>     INFO: 1025630 events read in total (43623ms).
[13:59:43.590] <TB0>     INFO: 2046145 events read in total (87324ms).
[14:00:26.574] <TB0>     INFO: 3062285 events read in total (130308ms).
[14:01:08.265] <TB0>     INFO: 4072215 events read in total (171999ms).
[14:01:51.165] <TB0>     INFO: 5082320 events read in total (214899ms).
[14:01:55.578] <TB0>     INFO: 5179200 events read in total (219312ms).
[14:01:55.657] <TB0>     INFO: Test took 220451ms.
[14:01:55.865] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:56.316] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:58.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:00.922] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:03.083] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:05.165] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:07.290] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:09.364] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:11.503] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:13.660] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:15.756] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:17.868] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:19.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:22.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:24.265] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:26.427] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:28.647] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:31.006] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260554752
[14:02:31.007] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:02:31.082] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:02:31.083] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 253 (-1/-1) hits flags = 528 (plus default)
[14:02:31.094] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:02:31.094] <TB0>     INFO:     run 1 of 1
[14:02:31.095] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:31.438] <TB0>     INFO: Expecting 5283200 events.
[14:03:15.014] <TB0>     INFO: 1018455 events read in total (42861ms).
[14:03:57.844] <TB0>     INFO: 2031535 events read in total (85691ms).
[14:04:40.701] <TB0>     INFO: 3040925 events read in total (128548ms).
[14:05:23.520] <TB0>     INFO: 4044375 events read in total (171367ms).
[14:06:06.182] <TB0>     INFO: 5046660 events read in total (214029ms).
[14:06:16.502] <TB0>     INFO: 5283200 events read in total (224349ms).
[14:06:16.594] <TB0>     INFO: Test took 225500ms.
[14:06:16.815] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:17.293] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:19.681] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:21.988] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:24.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:26.286] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:28.440] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:30.536] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:32.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:34.881] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:37.005] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:39.155] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:41.304] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:43.439] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:45.609] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:47.800] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:50.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:52.424] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 336359424
[14:06:52.425] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:06:52.501] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:06:52.501] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 253 (-1/-1) hits flags = 528 (plus default)
[14:06:52.511] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:06:52.511] <TB0>     INFO:     run 1 of 1
[14:06:52.511] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:52.854] <TB0>     INFO: Expecting 5283200 events.
[14:07:36.402] <TB0>     INFO: 1018325 events read in total (42824ms).
[14:08:19.222] <TB0>     INFO: 2031210 events read in total (85644ms).
[14:09:01.958] <TB0>     INFO: 3039955 events read in total (128380ms).
[14:09:44.581] <TB0>     INFO: 4043210 events read in total (171003ms).
[14:10:27.401] <TB0>     INFO: 5045545 events read in total (213823ms).
[14:10:37.712] <TB0>     INFO: 5283200 events read in total (224134ms).
[14:10:37.805] <TB0>     INFO: Test took 225294ms.
[14:10:38.034] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:38.518] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:40.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:43.195] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:45.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:47.509] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:49.656] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:51.740] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:53.900] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:56.085] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:58.209] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:00.350] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:02.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:04.619] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:06.791] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:08.973] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:11.219] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:13.602] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294158336
[14:11:13.603] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 11.0457, thr difference RMS: 2.16539
[14:11:13.604] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.2145, thr difference RMS: 1.69893
[14:11:13.604] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.80755, thr difference RMS: 1.71295
[14:11:13.604] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.03369, thr difference RMS: 1.83583
[14:11:13.604] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.3306, thr difference RMS: 1.43239
[14:11:13.605] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.94189, thr difference RMS: 1.75788
[14:11:13.605] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 11.1228, thr difference RMS: 1.79433
[14:11:13.605] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 11.6198, thr difference RMS: 1.67782
[14:11:13.605] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.76775, thr difference RMS: 1.60087
[14:11:13.605] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.82007, thr difference RMS: 1.61435
[14:11:13.606] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.13789, thr difference RMS: 1.87629
[14:11:13.606] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.85331, thr difference RMS: 1.59485
[14:11:13.606] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.7655, thr difference RMS: 1.29454
[14:11:13.606] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.94743, thr difference RMS: 1.69085
[14:11:13.607] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.10414, thr difference RMS: 1.98505
[14:11:13.607] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 11.1698, thr difference RMS: 1.69241
[14:11:13.607] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 11.2965, thr difference RMS: 2.10622
[14:11:13.607] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.3504, thr difference RMS: 1.70144
[14:11:13.607] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.89595, thr difference RMS: 1.72259
[14:11:13.608] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.11802, thr difference RMS: 1.85931
[14:11:13.608] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.4609, thr difference RMS: 1.40774
[14:11:13.608] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.96166, thr difference RMS: 1.76565
[14:11:13.608] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 11.1269, thr difference RMS: 1.8013
[14:11:13.609] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 11.769, thr difference RMS: 1.74681
[14:11:13.609] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.85085, thr difference RMS: 1.61204
[14:11:13.609] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.92937, thr difference RMS: 1.62502
[14:11:13.609] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.24508, thr difference RMS: 1.95804
[14:11:13.610] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.95437, thr difference RMS: 1.57421
[14:11:13.610] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.871, thr difference RMS: 1.29422
[14:11:13.610] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.09831, thr difference RMS: 1.69071
[14:11:13.610] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.16795, thr difference RMS: 1.96135
[14:11:13.610] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 11.1734, thr difference RMS: 1.64494
[14:11:13.611] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 11.5467, thr difference RMS: 2.08729
[14:11:13.611] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.6312, thr difference RMS: 1.7186
[14:11:13.611] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.0378, thr difference RMS: 1.70198
[14:11:13.611] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.279, thr difference RMS: 1.84187
[14:11:13.611] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.5977, thr difference RMS: 1.40335
[14:11:13.612] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.02569, thr difference RMS: 1.75211
[14:11:13.612] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 11.2504, thr difference RMS: 1.79423
[14:11:13.612] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 12.0693, thr difference RMS: 1.85385
[14:11:13.612] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.03655, thr difference RMS: 1.61393
[14:11:13.613] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.13914, thr difference RMS: 1.62935
[14:11:13.613] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.40681, thr difference RMS: 2.00314
[14:11:13.613] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.11106, thr difference RMS: 1.56883
[14:11:13.613] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 11.1152, thr difference RMS: 1.30018
[14:11:13.613] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.28783, thr difference RMS: 1.67535
[14:11:13.614] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.20566, thr difference RMS: 2.00788
[14:11:13.614] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 11.1953, thr difference RMS: 1.69806
[14:11:13.614] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 11.6874, thr difference RMS: 2.11231
[14:11:13.614] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.8244, thr difference RMS: 1.73921
[14:11:13.614] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.0656, thr difference RMS: 1.71613
[14:11:13.615] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.39198, thr difference RMS: 1.82317
[14:11:13.615] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.7162, thr difference RMS: 1.40465
[14:11:13.615] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.05183, thr difference RMS: 1.76998
[14:11:13.615] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 11.2895, thr difference RMS: 1.80698
[14:11:13.615] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 12.0419, thr difference RMS: 1.7977
[14:11:13.616] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.13327, thr difference RMS: 1.59552
[14:11:13.616] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.30872, thr difference RMS: 1.59383
[14:11:13.616] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.41747, thr difference RMS: 2.00818
[14:11:13.616] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.10092, thr difference RMS: 1.56477
[14:11:13.617] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 11.2514, thr difference RMS: 1.31009
[14:11:13.617] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.37385, thr difference RMS: 1.67998
[14:11:13.617] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.30062, thr difference RMS: 1.99271
[14:11:13.617] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 11.2024, thr difference RMS: 1.66393
[14:11:13.725] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:11:13.728] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2752 seconds
[14:11:13.728] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:11:14.437] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:11:14.437] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:11:14.440] <TB0>     INFO: ######################################################################
[14:11:14.440] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:11:14.440] <TB0>     INFO: ######################################################################
[14:11:14.440] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:14.440] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:11:14.440] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:14.440] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:11:14.451] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:11:14.452] <TB0>     INFO:     run 1 of 1
[14:11:14.452] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:14.794] <TB0>     INFO: Expecting 59072000 events.
[14:11:43.800] <TB0>     INFO: 1073600 events read in total (28291ms).
[14:12:12.026] <TB0>     INFO: 2143000 events read in total (56517ms).
[14:12:40.453] <TB0>     INFO: 3215400 events read in total (84944ms).
[14:13:08.933] <TB0>     INFO: 4284200 events read in total (113424ms).
[14:13:37.224] <TB0>     INFO: 5352800 events read in total (141715ms).
[14:14:05.550] <TB0>     INFO: 6425800 events read in total (170041ms).
[14:14:33.978] <TB0>     INFO: 7495200 events read in total (198469ms).
[14:15:02.355] <TB0>     INFO: 8565200 events read in total (226846ms).
[14:15:30.741] <TB0>     INFO: 9636600 events read in total (255232ms).
[14:15:59.140] <TB0>     INFO: 10705400 events read in total (283631ms).
[14:16:27.517] <TB0>     INFO: 11777800 events read in total (312008ms).
[14:16:55.837] <TB0>     INFO: 12847400 events read in total (340328ms).
[14:17:24.217] <TB0>     INFO: 13916800 events read in total (368708ms).
[14:17:52.694] <TB0>     INFO: 14989000 events read in total (397185ms).
[14:18:21.328] <TB0>     INFO: 16057400 events read in total (425819ms).
[14:18:49.833] <TB0>     INFO: 17127400 events read in total (454324ms).
[14:19:18.304] <TB0>     INFO: 18198800 events read in total (482795ms).
[14:19:46.733] <TB0>     INFO: 19267000 events read in total (511224ms).
[14:20:15.189] <TB0>     INFO: 20337800 events read in total (539680ms).
[14:20:43.627] <TB0>     INFO: 21409000 events read in total (568118ms).
[14:21:12.024] <TB0>     INFO: 22477600 events read in total (596515ms).
[14:21:40.417] <TB0>     INFO: 23550200 events read in total (624908ms).
[14:22:08.750] <TB0>     INFO: 24619200 events read in total (653241ms).
[14:22:37.130] <TB0>     INFO: 25689000 events read in total (681621ms).
[14:23:05.558] <TB0>     INFO: 26761400 events read in total (710049ms).
[14:23:33.993] <TB0>     INFO: 27830200 events read in total (738484ms).
[14:24:02.399] <TB0>     INFO: 28901200 events read in total (766890ms).
[14:24:30.845] <TB0>     INFO: 29971200 events read in total (795336ms).
[14:24:59.267] <TB0>     INFO: 31039800 events read in total (823758ms).
[14:25:27.778] <TB0>     INFO: 32111400 events read in total (852269ms).
[14:25:56.265] <TB0>     INFO: 33181600 events read in total (880756ms).
[14:26:24.863] <TB0>     INFO: 34250400 events read in total (909354ms).
[14:26:53.308] <TB0>     INFO: 35323000 events read in total (937799ms).
[14:27:20.906] <TB0>     INFO: 36392000 events read in total (965397ms).
[14:27:48.680] <TB0>     INFO: 37461400 events read in total (993171ms).
[14:28:17.447] <TB0>     INFO: 38533600 events read in total (1021938ms).
[14:28:45.934] <TB0>     INFO: 39602400 events read in total (1050425ms).
[14:29:14.513] <TB0>     INFO: 40674800 events read in total (1079004ms).
[14:29:43.100] <TB0>     INFO: 41743600 events read in total (1107591ms).
[14:30:11.425] <TB0>     INFO: 42812000 events read in total (1135916ms).
[14:30:40.017] <TB0>     INFO: 43885200 events read in total (1164508ms).
[14:31:08.539] <TB0>     INFO: 44954200 events read in total (1193030ms).
[14:31:37.164] <TB0>     INFO: 46022600 events read in total (1221655ms).
[14:32:05.727] <TB0>     INFO: 47095400 events read in total (1250218ms).
[14:32:34.153] <TB0>     INFO: 48163200 events read in total (1278644ms).
[14:33:02.728] <TB0>     INFO: 49231800 events read in total (1307219ms).
[14:33:31.240] <TB0>     INFO: 50303800 events read in total (1335731ms).
[14:33:59.834] <TB0>     INFO: 51371800 events read in total (1364325ms).
[14:34:28.398] <TB0>     INFO: 52440200 events read in total (1392889ms).
[14:34:56.905] <TB0>     INFO: 53512600 events read in total (1421396ms).
[14:35:25.554] <TB0>     INFO: 54581400 events read in total (1450045ms).
[14:35:54.176] <TB0>     INFO: 55649600 events read in total (1478667ms).
[14:36:22.780] <TB0>     INFO: 56721000 events read in total (1507271ms).
[14:36:51.423] <TB0>     INFO: 57789400 events read in total (1535914ms).
[14:37:19.892] <TB0>     INFO: 58858200 events read in total (1564383ms).
[14:37:25.896] <TB0>     INFO: 59072000 events read in total (1570387ms).
[14:37:25.926] <TB0>     INFO: Test took 1571474ms.
[14:37:25.003] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:26.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:26.151] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:27.412] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:27.412] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:28.609] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:28.609] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:29.775] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:29.775] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:30.939] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:30.939] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:32.117] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:32.117] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:33.284] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:33.285] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:34.447] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:34.447] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:35.627] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:35.627] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:36.800] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:36.800] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:37.969] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:37.969] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:39.141] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:39.141] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:40.310] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:40.310] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:41.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:41.492] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:42.671] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:42.671] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:43.867] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:43.867] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:37:45.124] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 496709632
[14:37:45.158] <TB0>     INFO: PixTestScurves::scurves() done 
[14:37:45.158] <TB0>     INFO: Vcal mean:  35.58  35.25  35.11  35.04  35.01  35.03  35.04  35.10  35.04  35.02  35.10  35.05  35.05  35.02  35.24  35.68 
[14:37:45.158] <TB0>     INFO: Vcal RMS:    3.26   1.30   0.75   0.69   0.71   0.67   0.72   0.93   0.67   0.65   0.75   0.69   0.77   0.75   1.39   2.41 
[14:37:45.158] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:37:45.232] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:37:45.232] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:37:45.232] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:37:45.232] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:37:45.232] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:37:45.233] <TB0>     INFO: ######################################################################
[14:37:45.233] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:37:45.233] <TB0>     INFO: ######################################################################
[14:37:45.237] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:37:45.579] <TB0>     INFO: Expecting 41600 events.
[14:37:49.593] <TB0>     INFO: 41600 events read in total (3286ms).
[14:37:49.595] <TB0>     INFO: Test took 4358ms.
[14:37:49.610] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:49.612] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66553
[14:37:49.612] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:37:49.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 0, 0] has eff 0/10
[14:37:49.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 0, 0]
[14:37:49.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 1, 0] has eff 0/10
[14:37:49.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 1, 0]
[14:37:49.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 2, 0] has eff 0/10
[14:37:49.619] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 2, 0]
[14:37:49.619] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 3, 0] has eff 1/10
[14:37:49.620] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 3, 0]
[14:37:49.620] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 0, 45] has eff 9/10
[14:37:49.620] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 0, 45]
[14:37:49.621] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 0, 67] has eff 9/10
[14:37:49.625] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 0, 67]
[14:37:49.626] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 0, 79] has eff 0/10
[14:37:49.626] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 0, 79]
[14:37:49.628] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 4, 64] has eff 0/10
[14:37:49.628] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 4, 64]
[14:37:49.629] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 37, 65] has eff 0/10
[14:37:49.630] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 37, 65]
[14:37:49.630] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 51, 79] has eff 0/10
[14:37:49.631] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 51, 79]
[14:37:49.637] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 10
[14:37:49.639] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:37:49.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:37:49.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:37:49.959] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:37:50.380] <TB0>     INFO: Expecting 41600 events.
[14:37:54.560] <TB0>     INFO: 41600 events read in total (3465ms).
[14:37:54.561] <TB0>     INFO: Test took 4599ms.
[14:37:54.572] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:54.572] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66555
[14:37:54.573] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:37:54.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.098
[14:37:54.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 180
[14:37:54.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.166
[14:37:54.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:37:54.586] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.914
[14:37:54.586] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 162
[14:37:54.587] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.218
[14:37:54.587] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 169
[14:37:54.588] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.78
[14:37:54.588] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,15] phvalue 176
[14:37:54.589] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.274
[14:37:54.589] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 165
[14:37:54.590] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.316
[14:37:54.590] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 173
[14:37:54.590] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.817
[14:37:54.591] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [11 ,5] phvalue 163
[14:37:54.591] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.187
[14:37:54.592] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 184
[14:37:54.592] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.839
[14:37:54.593] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[14:37:54.593] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.673
[14:37:54.597] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[14:37:54.598] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.072
[14:37:54.598] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 173
[14:37:54.599] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 153.305
[14:37:54.599] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 153
[14:37:54.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.09
[14:37:54.600] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[14:37:54.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.805
[14:37:54.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[14:37:54.602] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.709
[14:37:54.602] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[14:37:54.602] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:37:54.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:37:54.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:37:54.658] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:37:55.025] <TB0>     INFO: Expecting 41600 events.
[14:37:59.181] <TB0>     INFO: 41600 events read in total (3440ms).
[14:37:59.183] <TB0>     INFO: Test took 4525ms.
[14:37:59.194] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:59.194] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66527
[14:37:59.194] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:37:59.199] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:37:59.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 46minph_roc = 12
[14:37:59.204] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.2585
[14:37:59.204] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 76
[14:37:59.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.272
[14:37:59.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 70
[14:37:59.206] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.4736
[14:37:59.206] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 64
[14:37:59.207] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.2633
[14:37:59.207] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 71
[14:37:59.208] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9871
[14:37:59.208] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 73
[14:37:59.209] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.1825
[14:37:59.209] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 65
[14:37:59.210] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.8388
[14:37:59.210] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 66
[14:37:59.210] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.9605
[14:37:59.211] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 59
[14:37:59.211] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.3999
[14:37:59.212] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 90
[14:37:59.212] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.1158
[14:37:59.213] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,42] phvalue 62
[14:37:59.213] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.4327
[14:37:59.214] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,68] phvalue 80
[14:37:59.214] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.9476
[14:37:59.214] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 68
[14:37:59.215] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 49.8955
[14:37:59.215] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 50
[14:37:59.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.7897
[14:37:59.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 85
[14:37:59.221] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.2437
[14:37:59.221] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 89
[14:37:59.222] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.1628
[14:37:59.222] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 66
[14:37:59.229] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 0 0
[14:37:59.599] <TB0>     INFO: Expecting 2560 events.
[14:38:00.559] <TB0>     INFO: 2560 events read in total (245ms).
[14:38:00.560] <TB0>     INFO: Test took 1330ms.
[14:38:00.562] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:00.563] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 1 1
[14:38:01.067] <TB0>     INFO: Expecting 2560 events.
[14:38:02.030] <TB0>     INFO: 2560 events read in total (247ms).
[14:38:02.031] <TB0>     INFO: Test took 1468ms.
[14:38:02.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:02.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 2 2
[14:38:02.538] <TB0>     INFO: Expecting 2560 events.
[14:38:03.495] <TB0>     INFO: 2560 events read in total (242ms).
[14:38:03.495] <TB0>     INFO: Test took 1461ms.
[14:38:03.495] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:03.496] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 3 3
[14:38:03.004] <TB0>     INFO: Expecting 2560 events.
[14:38:04.961] <TB0>     INFO: 2560 events read in total (242ms).
[14:38:04.962] <TB0>     INFO: Test took 1466ms.
[14:38:04.964] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:04.965] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 4 4
[14:38:05.475] <TB0>     INFO: Expecting 2560 events.
[14:38:06.431] <TB0>     INFO: 2560 events read in total (240ms).
[14:38:06.431] <TB0>     INFO: Test took 1466ms.
[14:38:06.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:06.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 5 5
[14:38:06.940] <TB0>     INFO: Expecting 2560 events.
[14:38:07.897] <TB0>     INFO: 2560 events read in total (242ms).
[14:38:07.897] <TB0>     INFO: Test took 1465ms.
[14:38:07.897] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:07.897] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 6 6
[14:38:08.405] <TB0>     INFO: Expecting 2560 events.
[14:38:09.361] <TB0>     INFO: 2560 events read in total (242ms).
[14:38:09.361] <TB0>     INFO: Test took 1463ms.
[14:38:09.361] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:09.361] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[14:38:09.869] <TB0>     INFO: Expecting 2560 events.
[14:38:10.826] <TB0>     INFO: 2560 events read in total (242ms).
[14:38:10.826] <TB0>     INFO: Test took 1465ms.
[14:38:10.827] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:10.827] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 8 8
[14:38:11.334] <TB0>     INFO: Expecting 2560 events.
[14:38:12.290] <TB0>     INFO: 2560 events read in total (242ms).
[14:38:12.290] <TB0>     INFO: Test took 1463ms.
[14:38:12.290] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:12.290] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 42, 9 9
[14:38:12.798] <TB0>     INFO: Expecting 2560 events.
[14:38:13.756] <TB0>     INFO: 2560 events read in total (244ms).
[14:38:13.756] <TB0>     INFO: Test took 1466ms.
[14:38:13.756] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:13.757] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 68, 10 10
[14:38:14.266] <TB0>     INFO: Expecting 2560 events.
[14:38:15.222] <TB0>     INFO: 2560 events read in total (242ms).
[14:38:15.223] <TB0>     INFO: Test took 1466ms.
[14:38:15.223] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:15.223] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 11 11
[14:38:15.730] <TB0>     INFO: Expecting 2560 events.
[14:38:16.687] <TB0>     INFO: 2560 events read in total (242ms).
[14:38:16.688] <TB0>     INFO: Test took 1465ms.
[14:38:16.688] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:16.688] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 12 12
[14:38:17.195] <TB0>     INFO: Expecting 2560 events.
[14:38:18.151] <TB0>     INFO: 2560 events read in total (241ms).
[14:38:18.152] <TB0>     INFO: Test took 1464ms.
[14:38:18.154] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:18.154] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 13 13
[14:38:18.659] <TB0>     INFO: Expecting 2560 events.
[14:38:19.615] <TB0>     INFO: 2560 events read in total (241ms).
[14:38:19.615] <TB0>     INFO: Test took 1461ms.
[14:38:19.615] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:19.616] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 14 14
[14:38:20.123] <TB0>     INFO: Expecting 2560 events.
[14:38:21.080] <TB0>     INFO: 2560 events read in total (242ms).
[14:38:21.080] <TB0>     INFO: Test took 1464ms.
[14:38:21.081] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:21.081] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 15 15
[14:38:21.589] <TB0>     INFO: Expecting 2560 events.
[14:38:22.547] <TB0>     INFO: 2560 events read in total (243ms).
[14:38:22.547] <TB0>     INFO: Test took 1466ms.
[14:38:22.547] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:38:22.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 28 on ROC0
[14:38:22.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 28 on ROC1
[14:38:22.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 28 on ROC2
[14:38:22.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[14:38:22.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:38:22.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:38:22.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:38:22.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[14:38:22.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[14:38:22.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[14:38:22.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC10
[14:38:22.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC11
[14:38:22.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[14:38:22.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:38:22.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[14:38:22.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 27 on ROC15
[14:38:22.552] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:38:23.056] <TB0>     INFO: Expecting 655360 events.
[14:38:34.973] <TB0>     INFO: 655360 events read in total (11202ms).
[14:38:34.984] <TB0>     INFO: Expecting 655360 events.
[14:38:46.610] <TB0>     INFO: 655360 events read in total (11069ms).
[14:38:46.625] <TB0>     INFO: Expecting 655360 events.
[14:38:58.263] <TB0>     INFO: 655360 events read in total (11079ms).
[14:38:58.282] <TB0>     INFO: Expecting 655360 events.
[14:39:09.902] <TB0>     INFO: 655360 events read in total (11070ms).
[14:39:09.926] <TB0>     INFO: Expecting 655360 events.
[14:39:21.556] <TB0>     INFO: 655360 events read in total (11081ms).
[14:39:21.583] <TB0>     INFO: Expecting 655360 events.
[14:39:33.232] <TB0>     INFO: 655360 events read in total (11100ms).
[14:39:33.264] <TB0>     INFO: Expecting 655360 events.
[14:39:44.842] <TB0>     INFO: 655360 events read in total (11041ms).
[14:39:44.880] <TB0>     INFO: Expecting 655360 events.
[14:39:56.452] <TB0>     INFO: 655360 events read in total (11034ms).
[14:39:56.492] <TB0>     INFO: Expecting 655360 events.
[14:40:08.184] <TB0>     INFO: 655360 events read in total (11158ms).
[14:40:08.229] <TB0>     INFO: Expecting 655360 events.
[14:40:19.561] <TB0>     INFO: 655360 events read in total (10806ms).
[14:40:19.612] <TB0>     INFO: Expecting 655360 events.
[14:40:31.541] <TB0>     INFO: 655360 events read in total (11402ms).
[14:40:31.642] <TB0>     INFO: Expecting 655360 events.
[14:40:43.060] <TB0>     INFO: 655360 events read in total (10892ms).
[14:40:43.118] <TB0>     INFO: Expecting 655360 events.
[14:40:54.539] <TB0>     INFO: 655360 events read in total (10894ms).
[14:40:54.603] <TB0>     INFO: Expecting 655360 events.
[14:41:06.234] <TB0>     INFO: 655360 events read in total (11105ms).
[14:41:06.403] <TB0>     INFO: Expecting 655360 events.
[14:41:17.933] <TB0>     INFO: 655360 events read in total (11003ms).
[14:41:18.008] <TB0>     INFO: Expecting 655360 events.
[14:41:29.592] <TB0>     INFO: 655360 events read in total (11057ms).
[14:41:29.665] <TB0>     INFO: Test took 187113ms.
[14:41:29.760] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:30.068] <TB0>     INFO: Expecting 655360 events.
[14:41:41.455] <TB0>     INFO: 655360 events read in total (10672ms).
[14:41:41.466] <TB0>     INFO: Expecting 655360 events.
[14:41:52.789] <TB0>     INFO: 655360 events read in total (10739ms).
[14:41:52.804] <TB0>     INFO: Expecting 655360 events.
[14:42:04.077] <TB0>     INFO: 655360 events read in total (10700ms).
[14:42:04.095] <TB0>     INFO: Expecting 655360 events.
[14:42:15.466] <TB0>     INFO: 655360 events read in total (10796ms).
[14:42:15.490] <TB0>     INFO: Expecting 655360 events.
[14:42:26.831] <TB0>     INFO: 655360 events read in total (10787ms).
[14:42:26.858] <TB0>     INFO: Expecting 655360 events.
[14:42:38.212] <TB0>     INFO: 655360 events read in total (10802ms).
[14:42:38.244] <TB0>     INFO: Expecting 655360 events.
[14:42:49.588] <TB0>     INFO: 655360 events read in total (10800ms).
[14:42:49.625] <TB0>     INFO: Expecting 655360 events.
[14:43:00.963] <TB0>     INFO: 655360 events read in total (10796ms).
[14:43:00.002] <TB0>     INFO: Expecting 655360 events.
[14:43:12.452] <TB0>     INFO: 655360 events read in total (10909ms).
[14:43:12.497] <TB0>     INFO: Expecting 655360 events.
[14:43:23.869] <TB0>     INFO: 655360 events read in total (10841ms).
[14:43:23.917] <TB0>     INFO: Expecting 655360 events.
[14:43:35.342] <TB0>     INFO: 655360 events read in total (10895ms).
[14:43:35.395] <TB0>     INFO: Expecting 655360 events.
[14:43:46.767] <TB0>     INFO: 655360 events read in total (10845ms).
[14:43:46.824] <TB0>     INFO: Expecting 655360 events.
[14:43:58.177] <TB0>     INFO: 655360 events read in total (10826ms).
[14:43:58.238] <TB0>     INFO: Expecting 655360 events.
[14:44:09.679] <TB0>     INFO: 655360 events read in total (10914ms).
[14:44:09.745] <TB0>     INFO: Expecting 655360 events.
[14:44:21.122] <TB0>     INFO: 655360 events read in total (10850ms).
[14:44:21.192] <TB0>     INFO: Expecting 655360 events.
[14:44:32.372] <TB0>     INFO: 655360 events read in total (10654ms).
[14:44:32.445] <TB0>     INFO: Test took 182685ms.
[14:44:32.615] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.616] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:44:32.616] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.616] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:44:32.616] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:44:32.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:44:32.617] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:44:32.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:44:32.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.619] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:44:32.619] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.619] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:44:32.619] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.619] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:44:32.619] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.620] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:44:32.620] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.620] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:44:32.620] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.621] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:44:32.621] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.621] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:44:32.621] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.622] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:44:32.622] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.622] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:44:32.622] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:44:32.622] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:44:32.623] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.630] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.638] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.646] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.653] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.661] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.669] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.676] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.683] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.691] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.697] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.704] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.712] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.719] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.726] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.733] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:44:32.740] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:44:32.772] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C0.dat
[14:44:32.772] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C1.dat
[14:44:32.772] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C2.dat
[14:44:32.772] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C3.dat
[14:44:32.773] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C4.dat
[14:44:32.773] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C5.dat
[14:44:32.773] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C6.dat
[14:44:32.773] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C7.dat
[14:44:32.773] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C8.dat
[14:44:32.773] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C9.dat
[14:44:32.773] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C10.dat
[14:44:32.773] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C11.dat
[14:44:32.773] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C12.dat
[14:44:32.774] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C13.dat
[14:44:32.774] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C14.dat
[14:44:32.774] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//dacParameters35_C15.dat
[14:44:33.119] <TB0>     INFO: Expecting 41600 events.
[14:44:36.922] <TB0>     INFO: 41600 events read in total (3088ms).
[14:44:36.922] <TB0>     INFO: Test took 4145ms.
[14:44:37.571] <TB0>     INFO: Expecting 41600 events.
[14:44:41.343] <TB0>     INFO: 41600 events read in total (3057ms).
[14:44:41.344] <TB0>     INFO: Test took 4113ms.
[14:44:41.989] <TB0>     INFO: Expecting 41600 events.
[14:44:45.800] <TB0>     INFO: 41600 events read in total (3096ms).
[14:44:45.801] <TB0>     INFO: Test took 4149ms.
[14:44:46.107] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:46.239] <TB0>     INFO: Expecting 2560 events.
[14:44:47.196] <TB0>     INFO: 2560 events read in total (242ms).
[14:44:47.196] <TB0>     INFO: Test took 1089ms.
[14:44:47.198] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:47.705] <TB0>     INFO: Expecting 2560 events.
[14:44:48.662] <TB0>     INFO: 2560 events read in total (242ms).
[14:44:48.663] <TB0>     INFO: Test took 1465ms.
[14:44:48.665] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:49.172] <TB0>     INFO: Expecting 2560 events.
[14:44:50.129] <TB0>     INFO: 2560 events read in total (242ms).
[14:44:50.129] <TB0>     INFO: Test took 1464ms.
[14:44:50.131] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:50.638] <TB0>     INFO: Expecting 2560 events.
[14:44:51.595] <TB0>     INFO: 2560 events read in total (242ms).
[14:44:51.595] <TB0>     INFO: Test took 1464ms.
[14:44:51.598] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:52.104] <TB0>     INFO: Expecting 2560 events.
[14:44:53.061] <TB0>     INFO: 2560 events read in total (242ms).
[14:44:53.062] <TB0>     INFO: Test took 1465ms.
[14:44:53.064] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:53.571] <TB0>     INFO: Expecting 2560 events.
[14:44:54.528] <TB0>     INFO: 2560 events read in total (242ms).
[14:44:54.528] <TB0>     INFO: Test took 1464ms.
[14:44:54.530] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:55.037] <TB0>     INFO: Expecting 2560 events.
[14:44:55.995] <TB0>     INFO: 2560 events read in total (243ms).
[14:44:55.995] <TB0>     INFO: Test took 1465ms.
[14:44:55.997] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:56.504] <TB0>     INFO: Expecting 2560 events.
[14:44:57.462] <TB0>     INFO: 2560 events read in total (243ms).
[14:44:57.462] <TB0>     INFO: Test took 1465ms.
[14:44:57.464] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:57.971] <TB0>     INFO: Expecting 2560 events.
[14:44:58.928] <TB0>     INFO: 2560 events read in total (242ms).
[14:44:58.929] <TB0>     INFO: Test took 1465ms.
[14:44:58.930] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:59.437] <TB0>     INFO: Expecting 2560 events.
[14:45:00.395] <TB0>     INFO: 2560 events read in total (243ms).
[14:45:00.395] <TB0>     INFO: Test took 1465ms.
[14:45:00.397] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:00.904] <TB0>     INFO: Expecting 2560 events.
[14:45:01.862] <TB0>     INFO: 2560 events read in total (243ms).
[14:45:01.862] <TB0>     INFO: Test took 1465ms.
[14:45:01.864] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:02.371] <TB0>     INFO: Expecting 2560 events.
[14:45:03.329] <TB0>     INFO: 2560 events read in total (243ms).
[14:45:03.329] <TB0>     INFO: Test took 1465ms.
[14:45:03.331] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:03.838] <TB0>     INFO: Expecting 2560 events.
[14:45:04.796] <TB0>     INFO: 2560 events read in total (243ms).
[14:45:04.796] <TB0>     INFO: Test took 1465ms.
[14:45:04.798] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:05.305] <TB0>     INFO: Expecting 2560 events.
[14:45:06.263] <TB0>     INFO: 2560 events read in total (243ms).
[14:45:06.263] <TB0>     INFO: Test took 1465ms.
[14:45:06.265] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:06.772] <TB0>     INFO: Expecting 2560 events.
[14:45:07.729] <TB0>     INFO: 2560 events read in total (242ms).
[14:45:07.730] <TB0>     INFO: Test took 1465ms.
[14:45:07.732] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:08.239] <TB0>     INFO: Expecting 2560 events.
[14:45:09.196] <TB0>     INFO: 2560 events read in total (242ms).
[14:45:09.197] <TB0>     INFO: Test took 1465ms.
[14:45:09.199] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:09.705] <TB0>     INFO: Expecting 2560 events.
[14:45:10.663] <TB0>     INFO: 2560 events read in total (243ms).
[14:45:10.664] <TB0>     INFO: Test took 1465ms.
[14:45:10.666] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:11.173] <TB0>     INFO: Expecting 2560 events.
[14:45:12.130] <TB0>     INFO: 2560 events read in total (242ms).
[14:45:12.130] <TB0>     INFO: Test took 1464ms.
[14:45:12.132] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:12.640] <TB0>     INFO: Expecting 2560 events.
[14:45:13.597] <TB0>     INFO: 2560 events read in total (242ms).
[14:45:13.597] <TB0>     INFO: Test took 1465ms.
[14:45:13.599] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:14.106] <TB0>     INFO: Expecting 2560 events.
[14:45:15.064] <TB0>     INFO: 2560 events read in total (243ms).
[14:45:15.064] <TB0>     INFO: Test took 1465ms.
[14:45:15.066] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:15.573] <TB0>     INFO: Expecting 2560 events.
[14:45:16.531] <TB0>     INFO: 2560 events read in total (243ms).
[14:45:16.531] <TB0>     INFO: Test took 1465ms.
[14:45:16.533] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:17.040] <TB0>     INFO: Expecting 2560 events.
[14:45:17.998] <TB0>     INFO: 2560 events read in total (243ms).
[14:45:17.998] <TB0>     INFO: Test took 1465ms.
[14:45:17.000] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:18.507] <TB0>     INFO: Expecting 2560 events.
[14:45:19.465] <TB0>     INFO: 2560 events read in total (243ms).
[14:45:19.465] <TB0>     INFO: Test took 1465ms.
[14:45:19.467] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:19.974] <TB0>     INFO: Expecting 2560 events.
[14:45:20.932] <TB0>     INFO: 2560 events read in total (243ms).
[14:45:20.932] <TB0>     INFO: Test took 1465ms.
[14:45:20.934] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:21.441] <TB0>     INFO: Expecting 2560 events.
[14:45:22.398] <TB0>     INFO: 2560 events read in total (242ms).
[14:45:22.398] <TB0>     INFO: Test took 1464ms.
[14:45:22.400] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:22.907] <TB0>     INFO: Expecting 2560 events.
[14:45:23.865] <TB0>     INFO: 2560 events read in total (243ms).
[14:45:23.865] <TB0>     INFO: Test took 1465ms.
[14:45:23.867] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:24.374] <TB0>     INFO: Expecting 2560 events.
[14:45:25.331] <TB0>     INFO: 2560 events read in total (242ms).
[14:45:25.331] <TB0>     INFO: Test took 1464ms.
[14:45:25.333] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:25.840] <TB0>     INFO: Expecting 2560 events.
[14:45:26.798] <TB0>     INFO: 2560 events read in total (243ms).
[14:45:26.798] <TB0>     INFO: Test took 1465ms.
[14:45:26.801] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:27.307] <TB0>     INFO: Expecting 2560 events.
[14:45:28.265] <TB0>     INFO: 2560 events read in total (243ms).
[14:45:28.265] <TB0>     INFO: Test took 1464ms.
[14:45:28.267] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:28.774] <TB0>     INFO: Expecting 2560 events.
[14:45:29.732] <TB0>     INFO: 2560 events read in total (243ms).
[14:45:29.732] <TB0>     INFO: Test took 1465ms.
[14:45:29.734] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:30.241] <TB0>     INFO: Expecting 2560 events.
[14:45:31.199] <TB0>     INFO: 2560 events read in total (243ms).
[14:45:31.199] <TB0>     INFO: Test took 1465ms.
[14:45:31.202] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:31.708] <TB0>     INFO: Expecting 2560 events.
[14:45:32.666] <TB0>     INFO: 2560 events read in total (243ms).
[14:45:32.666] <TB0>     INFO: Test took 1464ms.
[14:45:33.680] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 468 seconds
[14:45:33.680] <TB0>     INFO: PH scale (per ROC):    72  69  68  69  74  78  73  66  78  80  78  80  66  70  67  69
[14:45:33.680] <TB0>     INFO: PH offset (per ROC):  176 181 189 181 177 181 182 192 160 181 171 177 205 171 170 187
[14:45:33.848] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:45:33.851] <TB0>     INFO: ######################################################################
[14:45:33.851] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:45:33.851] <TB0>     INFO: ######################################################################
[14:45:33.851] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:45:33.863] <TB0>     INFO: scanning low vcal = 10
[14:45:34.202] <TB0>     INFO: Expecting 41600 events.
[14:45:37.909] <TB0>     INFO: 41600 events read in total (2992ms).
[14:45:37.910] <TB0>     INFO: Test took 4046ms.
[14:45:37.911] <TB0>     INFO: scanning low vcal = 20
[14:45:38.418] <TB0>     INFO: Expecting 41600 events.
[14:45:42.127] <TB0>     INFO: 41600 events read in total (2994ms).
[14:45:42.128] <TB0>     INFO: Test took 4217ms.
[14:45:42.129] <TB0>     INFO: scanning low vcal = 30
[14:45:42.636] <TB0>     INFO: Expecting 41600 events.
[14:45:46.365] <TB0>     INFO: 41600 events read in total (3014ms).
[14:45:46.366] <TB0>     INFO: Test took 4236ms.
[14:45:46.368] <TB0>     INFO: scanning low vcal = 40
[14:45:46.866] <TB0>     INFO: Expecting 41600 events.
[14:45:51.064] <TB0>     INFO: 41600 events read in total (3483ms).
[14:45:51.065] <TB0>     INFO: Test took 4697ms.
[14:45:51.068] <TB0>     INFO: scanning low vcal = 50
[14:45:51.489] <TB0>     INFO: Expecting 41600 events.
[14:45:55.722] <TB0>     INFO: 41600 events read in total (3518ms).
[14:45:55.723] <TB0>     INFO: Test took 4655ms.
[14:45:55.726] <TB0>     INFO: scanning low vcal = 60
[14:45:56.148] <TB0>     INFO: Expecting 41600 events.
[14:46:00.379] <TB0>     INFO: 41600 events read in total (3516ms).
[14:46:00.380] <TB0>     INFO: Test took 4654ms.
[14:46:00.383] <TB0>     INFO: scanning low vcal = 70
[14:46:00.804] <TB0>     INFO: Expecting 41600 events.
[14:46:05.034] <TB0>     INFO: 41600 events read in total (3515ms).
[14:46:05.035] <TB0>     INFO: Test took 4652ms.
[14:46:05.038] <TB0>     INFO: scanning low vcal = 80
[14:46:05.461] <TB0>     INFO: Expecting 41600 events.
[14:46:09.698] <TB0>     INFO: 41600 events read in total (3522ms).
[14:46:09.699] <TB0>     INFO: Test took 4661ms.
[14:46:09.702] <TB0>     INFO: scanning low vcal = 90
[14:46:10.124] <TB0>     INFO: Expecting 41600 events.
[14:46:14.353] <TB0>     INFO: 41600 events read in total (3514ms).
[14:46:14.354] <TB0>     INFO: Test took 4652ms.
[14:46:14.357] <TB0>     INFO: scanning low vcal = 100
[14:46:14.779] <TB0>     INFO: Expecting 41600 events.
[14:46:19.140] <TB0>     INFO: 41600 events read in total (3646ms).
[14:46:19.141] <TB0>     INFO: Test took 4783ms.
[14:46:19.144] <TB0>     INFO: scanning low vcal = 110
[14:46:19.565] <TB0>     INFO: Expecting 41600 events.
[14:46:23.794] <TB0>     INFO: 41600 events read in total (3514ms).
[14:46:23.794] <TB0>     INFO: Test took 4650ms.
[14:46:23.797] <TB0>     INFO: scanning low vcal = 120
[14:46:24.220] <TB0>     INFO: Expecting 41600 events.
[14:46:28.459] <TB0>     INFO: 41600 events read in total (3524ms).
[14:46:28.460] <TB0>     INFO: Test took 4663ms.
[14:46:28.463] <TB0>     INFO: scanning low vcal = 130
[14:46:28.884] <TB0>     INFO: Expecting 41600 events.
[14:46:33.111] <TB0>     INFO: 41600 events read in total (3512ms).
[14:46:33.111] <TB0>     INFO: Test took 4648ms.
[14:46:33.115] <TB0>     INFO: scanning low vcal = 140
[14:46:33.537] <TB0>     INFO: Expecting 41600 events.
[14:46:37.770] <TB0>     INFO: 41600 events read in total (3518ms).
[14:46:37.770] <TB0>     INFO: Test took 4655ms.
[14:46:37.773] <TB0>     INFO: scanning low vcal = 150
[14:46:38.194] <TB0>     INFO: Expecting 41600 events.
[14:46:42.430] <TB0>     INFO: 41600 events read in total (3521ms).
[14:46:42.431] <TB0>     INFO: Test took 4658ms.
[14:46:42.434] <TB0>     INFO: scanning low vcal = 160
[14:46:42.855] <TB0>     INFO: Expecting 41600 events.
[14:46:47.087] <TB0>     INFO: 41600 events read in total (3517ms).
[14:46:47.088] <TB0>     INFO: Test took 4654ms.
[14:46:47.091] <TB0>     INFO: scanning low vcal = 170
[14:46:47.513] <TB0>     INFO: Expecting 41600 events.
[14:46:51.754] <TB0>     INFO: 41600 events read in total (3526ms).
[14:46:51.755] <TB0>     INFO: Test took 4664ms.
[14:46:51.759] <TB0>     INFO: scanning low vcal = 180
[14:46:52.178] <TB0>     INFO: Expecting 41600 events.
[14:46:56.441] <TB0>     INFO: 41600 events read in total (3548ms).
[14:46:56.442] <TB0>     INFO: Test took 4682ms.
[14:46:56.446] <TB0>     INFO: scanning low vcal = 190
[14:46:56.866] <TB0>     INFO: Expecting 41600 events.
[14:47:01.096] <TB0>     INFO: 41600 events read in total (3513ms).
[14:47:01.097] <TB0>     INFO: Test took 4651ms.
[14:47:01.100] <TB0>     INFO: scanning low vcal = 200
[14:47:01.522] <TB0>     INFO: Expecting 41600 events.
[14:47:05.753] <TB0>     INFO: 41600 events read in total (3516ms).
[14:47:05.754] <TB0>     INFO: Test took 4654ms.
[14:47:05.757] <TB0>     INFO: scanning low vcal = 210
[14:47:06.178] <TB0>     INFO: Expecting 41600 events.
[14:47:10.443] <TB0>     INFO: 41600 events read in total (3550ms).
[14:47:10.444] <TB0>     INFO: Test took 4686ms.
[14:47:10.447] <TB0>     INFO: scanning low vcal = 220
[14:47:10.867] <TB0>     INFO: Expecting 41600 events.
[14:47:15.160] <TB0>     INFO: 41600 events read in total (3578ms).
[14:47:15.161] <TB0>     INFO: Test took 4714ms.
[14:47:15.165] <TB0>     INFO: scanning low vcal = 230
[14:47:15.585] <TB0>     INFO: Expecting 41600 events.
[14:47:19.844] <TB0>     INFO: 41600 events read in total (3544ms).
[14:47:19.844] <TB0>     INFO: Test took 4679ms.
[14:47:19.848] <TB0>     INFO: scanning low vcal = 240
[14:47:20.268] <TB0>     INFO: Expecting 41600 events.
[14:47:24.501] <TB0>     INFO: 41600 events read in total (3518ms).
[14:47:24.502] <TB0>     INFO: Test took 4654ms.
[14:47:24.505] <TB0>     INFO: scanning low vcal = 250
[14:47:24.926] <TB0>     INFO: Expecting 41600 events.
[14:47:29.152] <TB0>     INFO: 41600 events read in total (3511ms).
[14:47:29.153] <TB0>     INFO: Test took 4648ms.
[14:47:29.158] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:47:29.579] <TB0>     INFO: Expecting 41600 events.
[14:47:33.831] <TB0>     INFO: 41600 events read in total (3538ms).
[14:47:33.832] <TB0>     INFO: Test took 4674ms.
[14:47:33.836] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:47:34.257] <TB0>     INFO: Expecting 41600 events.
[14:47:38.493] <TB0>     INFO: 41600 events read in total (3521ms).
[14:47:38.494] <TB0>     INFO: Test took 4658ms.
[14:47:38.497] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:47:38.916] <TB0>     INFO: Expecting 41600 events.
[14:47:43.151] <TB0>     INFO: 41600 events read in total (3520ms).
[14:47:43.151] <TB0>     INFO: Test took 4654ms.
[14:47:43.155] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:47:43.573] <TB0>     INFO: Expecting 41600 events.
[14:47:47.820] <TB0>     INFO: 41600 events read in total (3532ms).
[14:47:47.821] <TB0>     INFO: Test took 4666ms.
[14:47:47.824] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:47:48.245] <TB0>     INFO: Expecting 41600 events.
[14:47:52.482] <TB0>     INFO: 41600 events read in total (3521ms).
[14:47:52.482] <TB0>     INFO: Test took 4658ms.
[14:47:53.021] <TB0>     INFO: PixTestGainPedestal::measure() done 
[14:47:53.024] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:47:53.024] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:47:53.024] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:47:53.025] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:47:53.025] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:47:53.025] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:47:53.025] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:47:53.025] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:47:53.025] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:47:53.026] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:47:53.026] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:47:53.026] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:47:53.026] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:47:53.026] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:47:53.026] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:47:53.027] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:48:31.419] <TB0>     INFO: PixTestGainPedestal::fit() done
[14:48:31.419] <TB0>     INFO: non-linearity mean:  0.955 0.949 0.953 0.956 0.959 0.963 0.954 0.962 0.966 0.962 0.964 0.962 0.962 0.958 0.955 0.960
[14:48:31.419] <TB0>     INFO: non-linearity RMS:   0.009 0.008 0.006 0.005 0.005 0.006 0.005 0.005 0.004 0.005 0.005 0.005 0.005 0.006 0.007 0.007
[14:48:31.419] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:48:31.442] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:48:31.465] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:48:31.488] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:48:31.511] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:48:31.534] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:48:31.557] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:48:31.580] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:48:31.603] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:48:31.626] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:48:31.649] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:48:31.672] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:48:31.695] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:48:31.718] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:48:31.741] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:48:31.764] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-17_FPIXTest-17C-Nebraska-160708-1310_2016-07-08_13h11m_1468001463//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:48:31.787] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[14:48:31.787] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:48:31.795] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:48:31.795] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:48:31.798] <TB0>     INFO: ######################################################################
[14:48:31.798] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:48:31.798] <TB0>     INFO: ######################################################################
[14:48:31.801] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:48:31.811] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:48:31.811] <TB0>     INFO:     run 1 of 1
[14:48:31.811] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:48:32.152] <TB0>     INFO: Expecting 3120000 events.
[14:49:20.650] <TB0>     INFO: 1284310 events read in total (47783ms).
[14:50:08.224] <TB0>     INFO: 2560980 events read in total (95357ms).
[14:50:29.224] <TB0>     INFO: 3120000 events read in total (116358ms).
[14:50:29.390] <TB0>     INFO: Test took 117580ms.
[14:50:29.474] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:29.612] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:50:31.050] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:50:32.574] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:50:34.096] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:50:35.620] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:50:37.155] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:50:38.692] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:50:40.116] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:50:41.505] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:50:42.942] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:50:44.401] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:50:45.871] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:50:47.392] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:50:48.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:50:50.279] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:50:51.763] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:50:53.191] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 337272832
[14:50:53.222] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:50:53.222] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3084, RMS = 1.46267
[14:50:53.222] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:50:53.222] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:50:53.222] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3974, RMS = 1.65872
[14:50:53.222] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:50:53.224] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:50:53.224] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.0776, RMS = 2.13397
[14:50:53.224] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:50:53.224] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:50:53.224] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.0818, RMS = 2.31094
[14:50:53.224] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:50:53.225] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:50:53.225] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.1108, RMS = 1.66103
[14:50:53.225] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:50:53.225] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:50:53.225] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.9733, RMS = 1.57143
[14:50:53.225] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:50:53.226] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:50:53.226] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.7361, RMS = 1.4895
[14:50:53.226] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[14:50:53.226] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:50:53.226] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.2211, RMS = 1.48258
[14:50:53.226] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:50:53.227] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:50:53.227] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0857, RMS = 1.70587
[14:50:53.227] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:50:53.227] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:50:53.227] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.7621, RMS = 1.64629
[14:50:53.227] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:50:53.229] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:50:53.229] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.9625, RMS = 2.13962
[14:50:53.229] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:50:53.229] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:50:53.229] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.4584, RMS = 2.25802
[14:50:53.229] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[14:50:53.230] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:50:53.230] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.4234, RMS = 2.26552
[14:50:53.230] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:50:53.230] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:50:53.230] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.5366, RMS = 2.09551
[14:50:53.230] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[14:50:53.231] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:50:53.231] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6469, RMS = 1.46597
[14:50:53.231] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:50:53.231] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:50:53.231] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.7066, RMS = 1.68104
[14:50:53.231] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:50:53.232] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:50:53.232] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5131, RMS = 1.10784
[14:50:53.232] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:50:53.232] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:50:53.232] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4841, RMS = 1.18215
[14:50:53.232] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:50:53.233] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:50:53.233] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9993, RMS = 0.908563
[14:50:53.234] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:50:53.234] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:50:53.234] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.1157, RMS = 1.10968
[14:50:53.234] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:50:53.235] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:50:53.235] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3884, RMS = 1.77202
[14:50:53.235] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:50:53.235] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:50:53.235] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2853, RMS = 1.62528
[14:50:53.235] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:50:53.236] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:50:53.236] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2608, RMS = 1.18104
[14:50:53.236] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:50:53.236] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:50:53.236] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4798, RMS = 1.27275
[14:50:53.236] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:50:53.237] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:50:53.237] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.8397, RMS = 2.52105
[14:50:53.237] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:50:53.237] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:50:53.237] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.2311, RMS = 2.61826
[14:50:53.237] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:50:53.238] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:50:53.238] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.0172, RMS = 2.0912
[14:50:53.238] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:50:53.238] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:50:53.238] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2073, RMS = 1.88535
[14:50:53.238] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:50:53.239] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:50:53.240] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.019, RMS = 1.46602
[14:50:53.240] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:50:53.240] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:50:53.240] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6911, RMS = 1.62368
[14:50:53.240] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:50:53.241] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:50:53.241] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.6121, RMS = 1.99537
[14:50:53.241] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:50:53.241] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:50:53.241] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5502, RMS = 2.256
[14:50:53.241] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:50:53.246] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 141 seconds
[14:50:53.246] <TB0>     INFO: number of dead bumps (per ROC):   120   22    2    2    0    1    4   33    5    3    9   10    2    3   32   64
[14:50:53.246] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:50:53.342] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:50:53.342] <TB0>     INFO: enter test to run
[14:50:53.342] <TB0>     INFO:   test:  no parameter change
[14:50:53.343] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 394.7mA
[14:50:53.344] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 471.9mA
[14:50:53.344] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[14:50:53.344] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:50:53.907] <TB0>    QUIET: Connection to board 133 closed.
[14:50:53.908] <TB0>     INFO: pXar: this is the end, my friend
[14:50:53.908] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
