# Site
repository: Git repository where your resume will be hosted, only required if you are hosting on GitHub (eg. sproogen/modern-resume-theme)
# favicon: Directory of your favicon (eg. images/favicon.ico)(optional)

# Content configuration version
version: 2

# Personal info
name: Sridhar Rangarajan
title: Director of Engineering
email: sridharhr@yahoo.com
email_title: Email
phone: +91-9008763081
phone_title: Phone
#website: Your website (eg. https://google.com)(optional)
# website_title: Web (Website title override)

# Dark Mode (true/false/never)
darkmode: false

# Social links
twitter_username: srhranga
github_username:  sridharhr
linkedin_username: srhranga

# About Section
about_title: About Me  
about_profile_image: images/passport2.png
about_content: | # this will include new lines to allow paragraphs

  ## **Passion**
  - I am passionate about architecting and developing solutions for EDA 3.0 using Big Data and Machine Learning technologies <br>
  - Passionate about bringing new technologies to market and have developed multiple enterprise software products that have resulted in multi-million dollar revenues  <br>
  <br>
  

  ## **Leadership Experience**
  - I have 10+ years’ experience in leading teams (Technical Leads, Principal Engineers, and Product Engineers), strategic initiatives and leading organizational change <br>
  - Build & nurture RD and PE team of around 10 engineers from scratch. Provided organizational leadership to improve Technical vitality and foster innovation <br>
  <br>
  

  ## **Technical Experience**
  - 20+ years of experience in architecting and developing next generation physical design tools and solutions <br>
  - Led design, development and release of an on-premise AI product to improve performance by 2X <br>
  - 20 patents and 5 publications in the areas of Physical synthesis, power optimization and Incremental methodologies <br>
  - Visiting faculty in IIT Chennai – As part of it teach Advanced VLSI course to Masters and PhD students <br>
  - Active member of the local Semiconductor community - Invited chair at VLSI Conference 2015 and as a Design Contest Program chair for VLSI Conference 2016  <br>
  <br>

  ## **My approach** 
  - Understanding business requirements and stakeholders <br>
  - Discover the opportunities for technology intervention and apply latest technology stack <br>
  - MVP design and continuous feedback from stakeholders <br>
  <br>

  ## **My Belief**
  - Innovation and growth oriented mindset <br>
  - Lead by Example <br>
  - Openness in communication <br>
  - Customer first attitude <br>
  
  
content:
#  - title: Projects # Title for the section
#    layout: list # Type of content section (list/text)
 #   content:
  #    - layout: left
   #     title: Project name
    #    link: Link to project (eg. sproogen.github.io/modern-resume-theme)(optional)
     #   link_text: Link Text
      #  additional_links:
       #   - title:  Github page for project (eg. sproogen/modern-resume-theme)
        #    icon: fab fa-github
         #   url: Link to project (eg. sproogen.github.io/modern-resume-theme)(optional)
          #- title:  Github page for project (eg. sproogen/modern-resume-theme)
           # icon: fab fa-github
            #url: Link to project (eg. sproogen.github.io/modern-resume-theme)(optional)
      #quote: >
       #   Short overview of the project (optional)
       # description: | # this will include new lines to allow paragraphs
       #   Description about the work on/with the project
  - title: Experience
    layout: list
    content:
      - layout: right
        title: Mentor Graphics 
        sub_title: Director of Engineering
        caption: Dec 2017 - Present
        #link: Link to company (optional)
        quote: >
          Manage RnD & PE team for Nitro Place & route solution <br>
        description: | # this will include new lines to allow paragraphs
          - Architect a hybrid data model using Titan and spark for EDA 3.0 analytics and distributed processing <br>
          - Architect and develop incremental solution for physical design <br>
          - Incremental Synthesis <br>
          - Region Based synthesis <br>
          - ECO – Logic differentiation Extractor <br>
          - Physical aware scan control insertion to improve yield <br>
          - Auto pipelining of data path logic using min delay and min area retiming <br>
          - Simultaneous leakage and dynamic power optimization in the circuit level <br>
          - Involved in developing solution a quick routing estimation tool for congestion mitigation during placement and optimization <br>
          - Develop the methodology and flow for 32nm design technology <br>
    
      - layout: right
        title: IBM  
        sub_title: STSM
        caption: Sep 2008 - Dec 2017
        #link: Link to company (optional)
        quote: >
          Lead a team to develop next generation physical design incremental solutions for microprocessor design <br>
        description: | # this will include new lines to allow paragraphs
          - Architect a hybrid data model using Titan and spark for EDA 3.0 analytics and distributed processing <br>
          - Architect and develop incremental solution for physical design <br>
          - ECO – Logic differentiation Extractor <br>
          - Physical aware scan control insertion to improve yield <br>
          - Auto pipelining of data path logic using min delay and min area retiming <br>
          - Simultaneous leakage and dynamic power optimization in the circuit level design <br>
          - Involved in developing solution a quick routing estimation tool for congestion mitigation during placement and optimization <br>
          - Develop the methodology and flow for 32nm design technology <br>
          <br>
      - layout: right
        title: Synopsys Inc.  
        sub_title: Senior Staff Engineer
        caption: June 2006 - Aug 2008
        #link: Link to company (optional)
        quote: >
          Design and development of next generation routing solution as part of Zroute team. Involved in design and development of 45 and 32nm design rules <br>
        description: | # this will include new lines to allow paragraphs
          - Involved in developing and enhancing the connectivity graph model for detail router <br>
          - Involved in detail analysis of customer requirements for 45 and 32nm design rules and architect solutions <br>
          - Design and develop the solution for spreading wires to attain better yield by improving critical area shorts <br>
          <br>
      - layout: right
        title: Sun Microsystems Inc.  
        sub_title: Staff Engineer
        caption: May 2003 - June 2006
        #link: Link to company (optional)
        quote: >
          Involved in architecting and development of solutions for physical design tools. Worked in core parts of the detailed router that include search engine, Ripup reroute, DRC and scheduling <br>
        description: | # this will include new lines to allow paragraphs
          - Involved in architecting and leading a team in design and development of clock and power router for microprocessor designs <br>
          - Lead a team in development of post routing DRC correction. This includes jog, notch, min area and min width fixes <br>
          - Involved in development and maintenance of core algorithms like search engine, cost model, ripup and reroute <br>
          - Developed an algorithm for finding better ripup targets during path search <br>
          <br>
      - layout: right
        title: Monterey Design Systems Inc.  
        sub_title: Sr. Software Engineer
        caption: Dec 2000 - May 2003
        #link: Link to company (optional)
        quote: >
          Involved in developing/enhancing placement and routing infrastructure for dolphin  <br>
        description: | # this will include new lines to allow paragraphs
          - Enhanced ECO flow to have incremental netlist, placement and routing capabilities <br>
          - Developed the algorithm to update hierarchy to maintain synchronization between flat and hierarchical netlist representation <br>
          - Developed API class interface to make changes in dolphin with undo/redo capabilities <br>
          - Developed and implemented the algorithm for comparing two netlists and incrementally adding the changes <br>
          <br>

      - layout: right
        title: Cadence Design Systems 
        sub_title: Member of Technical Staff
        caption: June 1997 - Dec 2000
        #link: Link to company (optional)
        quote: >
          Part of PCB division, involved in developing tools, which serves synchronization between front and back end.   <br>
        description: | # this will include new lines to allow paragraphs
          - Involved in the design and development of integration tool between capture and allegro design tools <br>
          - Developed the algorithm for finding the differences between allegro and concept and synchronize them <br>
          - Developed API classes using C++ to access netlist information <br>
          <br>
          
          <br>
  - title: Education
    layout: list
    content:
      - layout: top-right
        title: M.S. Computer Engineering
        sub_title: Qualifications (eg. BA Performing Arts)
        caption: 2001-2003
        quote: >
          Short institution or course description (optional)
        description: | # this will include new lines to allow paragraphs
          Description of qualification
      - layout: top-right
        title: B.E Computer Science
        sub_title: Qualifications (eg. BA Performing Arts)
        caption: 1992-1997
        quote: >
          Short institution or course description (optional)
        description: | # this will include new lines to allow paragraphs
          Description of qualification          
      - layout: top-right
        title: MSc. Economics
        sub_title: Qualifications (eg. BA Performing Arts)
        caption: 1992-1997
        quote: >
          Short institution or course description (optional)
        description: | # this will include new lines to allow paragraphs
          Description of qualification              
          
  - title: A Little More About Me
    layout: text
    content: | # this will include new lines to allow paragraphs
      This is where you can write a little more about yourself. You could title this section **Interests** and include some of your other interests.

      Or you could title it **Skills** and write a bit more about things that make you more desirable, like *leadership* or *teamwork*

# Footer
footer_show_references: true
# references_title: References on request (Override references text)

# Build settings
# theme: modern-resume-theme (Use this is you are hosting your resume yourself)
# remote_theme: sproogen/modern-resume-theme (Use this if you are hosting your resume on GitHub)

sass:
  sass_dir: _sass
  style: compressed

plugins:
 - jekyll-seo-tag

exclude : [
  "Gemfile",
  "Gemfile.lock",
  "node_modules",
  "vendor/bundle/",
  "vendor/cache/",
  "vendor/gems/",
  "vendor/ruby/",
  "lib/",
  "scripts/",
  "docker-compose.yml",
  ]
