$date
	Sat Apr 08 10:44:23 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_2x1Mux $end
$var wire 1 ! tb_y $end
$var reg 1 " tb_i0 $end
$var reg 1 # tb_i1 $end
$var reg 1 $ tb_sel $end
$scope module dut $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ sel $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
1#
0"
1!
$end
#1
1"
#2
0!
0#
#5
0$
1#
0"
#6
1!
1"
#7
0#
#8
0!
1#
0"
#9
1!
1$
1"
#10
0$
0#
#11
0!
1$
0"
#12
1!
1#
#13
1"
#14
0!
0#
0"
#15
1!
0$
1#
1"
#16
0!
0#
0"
#17
1#
#18
1!
1$
#19
0!
0$
0#
#20
1$
#21
1!
1#
1"
#22
0$
0#
#23
1$
1#
#24
0!
0#
0"
#25
1"
#27
1!
0$
1#
#29
0!
0#
0"
#30
1!
1#
1"
#31
1$
0"
#32
1"
#33
0"
#34
0$
0#
1"
#35
0!
0"
#36
1$
#37
1!
1#
1"
#38
0!
0#
#39
1!
0$
#40
1#
#41
1$
#42
0$
0#
#43
0!
1#
0"
#44
1$
0#
#45
1!
0$
1"
#47
0!
1#
0"
#49
1!
1$
1"
#50
0$
#51
0!
1$
0#
0"
#53
1!
0$
1"
#54
1$
1#
0"
#55
0!
0$
0#
#56
1!
1#
1"
#57
0!
1$
0#
0"
#59
0$
#60
1$
1"
#61
1!
0$
#62
0!
1$
0"
#63
0$
#64
1!
1$
1#
#65
0!
0#
1"
#66
1!
0$
1#
#67
1$
0"
#68
1"
#69
0"
#70
0!
0$
0#
#71
1!
1$
1#
#72
0!
0#
#76
1!
0$
1#
1"
#77
0!
1$
0#
0"
#79
0$
#80
1#
#81
1$
0#
#82
1"
#83
1!
1#
#84
0"
#85
0$
0#
1"
#87
1#
#88
0!
0"
#90
1!
1"
#91
0!
1$
0#
#92
0"
#93
0$
#94
1!
1$
1#
1"
#95
0$
#96
1$
#97
0!
0$
0#
0"
#99
1!
1$
1#
1"
#100
