#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jan  6 22:09:09 2021
# Process ID: 13773
# Current directory: /home/bigdot
# Command line: vivado
# Log file: /home/bigdot/vivado.log
# Journal file: /home/bigdot/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /eda/git/pcie_dma_fpga_ctrl/xdma_x8_ex.xpr
upgrade_ip -srcset blk_mem_gen_0 -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  blk_mem_gen_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips blk_mem_gen_0] -no_script -sync -force -quiet
upgrade_ip -vlnv xilinx.com:ip:ila:6.2 [get_ips  ila_fh_parse_fh] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips ila_fh_parse_fh] -no_script -sync -force -quiet
generate_target all [get_files  /eda/git/pcie_dma_fpga_ctrl/src/cpri_ip/ila_fh_parse_fh/ila_fh_parse_fh.xci]
catch { config_ip_cache -export [get_ips -all ila_fh_parse_fh] }
export_ip_user_files -of_objects [get_files /eda/git/pcie_dma_fpga_ctrl/src/cpri_ip/ila_fh_parse_fh/ila_fh_parse_fh.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /eda/git/pcie_dma_fpga_ctrl/src/cpri_ip/ila_fh_parse_fh/ila_fh_parse_fh.xci]
launch_runs ila_fh_parse_fh_synth_1 -jobs 20
wait_on_run ila_fh_parse_fh_synth_1
export_simulation -of_objects [get_files /eda/git/pcie_dma_fpga_ctrl/src/cpri_ip/ila_fh_parse_fh/ila_fh_parse_fh.xci] -directory /eda/git/pcie_dma_fpga_ctrl/xdma_x8_ex.ip_user_files/sim_scripts -ip_user_files_dir /eda/git/pcie_dma_fpga_ctrl/xdma_x8_ex.ip_user_files -ipstatic_source_dir /eda/git/pcie_dma_fpga_ctrl/xdma_x8_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/eda/git/pcie_dma_fpga_ctrl/xdma_x8_ex.cache/compile_simlib/modelsim} {questa=/eda/git/pcie_dma_fpga_ctrl/xdma_x8_ex.cache/compile_simlib/questa} {ies=/eda/git/pcie_dma_fpga_ctrl/xdma_x8_ex.cache/compile_simlib/ies} {xcelium=/eda/git/pcie_dma_fpga_ctrl/xdma_x8_ex.cache/compile_simlib/xcelium} {vcs=/eda/git/pcie_dma_fpga_ctrl/xdma_x8_ex.cache/compile_simlib/vcs} {riviera=/eda/git/pcie_dma_fpga_ctrl/xdma_x8_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
