###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       488772   # Number of WRITE/WRITEP commands
num_reads_done                 =      1485062   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1135238   # Number of read row buffer hits
num_read_cmds                  =      1485053   # Number of READ/READP commands
num_writes_done                =       488793   # Number of read requests issued
num_write_row_hits             =       399070   # Number of write row buffer hits
num_act_cmds                   =       444308   # Number of ACT commands
num_pre_cmds                   =       444284   # Number of PRE commands
num_ondemand_pres              =       418040   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9615815   # Cyles of rank active rank.0
rank_active_cycles.1           =      9499687   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       384185   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       500313   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1915715   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        25636   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4009   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3435   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1588   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1128   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          891   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          862   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          734   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          681   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19210   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           81   # Write cmd latency (cycles)
write_latency[20-39]           =          611   # Write cmd latency (cycles)
write_latency[40-59]           =          797   # Write cmd latency (cycles)
write_latency[60-79]           =         1184   # Write cmd latency (cycles)
write_latency[80-99]           =         1489   # Write cmd latency (cycles)
write_latency[100-119]         =         2063   # Write cmd latency (cycles)
write_latency[120-139]         =         2450   # Write cmd latency (cycles)
write_latency[140-159]         =         2942   # Write cmd latency (cycles)
write_latency[160-179]         =         3625   # Write cmd latency (cycles)
write_latency[180-199]         =         4379   # Write cmd latency (cycles)
write_latency[200-]            =       469151   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       238023   # Read request latency (cycles)
read_latency[40-59]            =       117607   # Read request latency (cycles)
read_latency[60-79]            =       123934   # Read request latency (cycles)
read_latency[80-99]            =        86632   # Read request latency (cycles)
read_latency[100-119]          =        74920   # Read request latency (cycles)
read_latency[120-139]          =        67143   # Read request latency (cycles)
read_latency[140-159]          =        56816   # Read request latency (cycles)
read_latency[160-179]          =        50077   # Read request latency (cycles)
read_latency[180-199]          =        44629   # Read request latency (cycles)
read_latency[200-]             =       625269   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.43995e+09   # Write energy
read_energy                    =  5.98773e+09   # Read energy
act_energy                     =  1.21563e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.84409e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.4015e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00027e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.9278e+09   # Active standby energy rank.1
average_read_latency           =       293.72   # Average read request latency (cycles)
average_interarrival           =      5.06614   # Average request interarrival latency (cycles)
total_energy                   =  2.27006e+10   # Total energy (pJ)
average_power                  =      2270.06   # Average power (mW)
average_bandwidth              =      16.8436   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       516500   # Number of WRITE/WRITEP commands
num_reads_done                 =      1517894   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1187168   # Number of read row buffer hits
num_read_cmds                  =      1517890   # Number of READ/READP commands
num_writes_done                =       516520   # Number of read requests issued
num_write_row_hits             =       432995   # Number of write row buffer hits
num_act_cmds                   =       419044   # Number of ACT commands
num_pre_cmds                   =       419014   # Number of PRE commands
num_ondemand_pres              =       391650   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9591476   # Cyles of rank active rank.0
rank_active_cycles.1           =      9571555   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       408524   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       428445   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1977883   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        24430   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3796   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3363   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1623   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1077   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          911   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          798   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          753   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          680   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19144   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           81   # Write cmd latency (cycles)
write_latency[20-39]           =          763   # Write cmd latency (cycles)
write_latency[40-59]           =          917   # Write cmd latency (cycles)
write_latency[60-79]           =         1419   # Write cmd latency (cycles)
write_latency[80-99]           =         1825   # Write cmd latency (cycles)
write_latency[100-119]         =         2379   # Write cmd latency (cycles)
write_latency[120-139]         =         2725   # Write cmd latency (cycles)
write_latency[140-159]         =         3282   # Write cmd latency (cycles)
write_latency[160-179]         =         3760   # Write cmd latency (cycles)
write_latency[180-199]         =         4489   # Write cmd latency (cycles)
write_latency[200-]            =       494860   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       225016   # Read request latency (cycles)
read_latency[40-59]            =       114028   # Read request latency (cycles)
read_latency[60-79]            =       118693   # Read request latency (cycles)
read_latency[80-99]            =        85195   # Read request latency (cycles)
read_latency[100-119]          =        73220   # Read request latency (cycles)
read_latency[120-139]          =        66564   # Read request latency (cycles)
read_latency[140-159]          =        57171   # Read request latency (cycles)
read_latency[160-179]          =        50585   # Read request latency (cycles)
read_latency[180-199]          =        45348   # Read request latency (cycles)
read_latency[200-]             =       682065   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.57837e+09   # Write energy
read_energy                    =  6.12013e+09   # Read energy
act_energy                     =   1.1465e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.96092e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.05654e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98508e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.97265e+09   # Active standby energy rank.1
average_read_latency           =      313.809   # Average read request latency (cycles)
average_interarrival           =      4.91531   # Average request interarrival latency (cycles)
total_energy                   =  2.29091e+10   # Total energy (pJ)
average_power                  =      2290.91   # Average power (mW)
average_bandwidth              =      17.3603   # Average bandwidth
