---
aliases:
  - RTL
---
## Synthesis
- 
## Source [^1]
- Any of several programming languages that allow the declaration of register configurations within a structure to perform a computation. The timing of transfers between registers, to describe the behavior, is specified by the order in which such transfers are interpreted during the execution of the program. See also CHDL.
## References

[^1]: [[(Home Page) A Dictionary of Computer Science 7th Edition by Oxford Reference]]