INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:00:42 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 buffer0/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            buffer40/outs_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        7.235ns  (logic 1.472ns (20.346%)  route 5.763ns (79.654%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1351, unset)         0.508     0.508    buffer0/fifo/clk
    SLICE_X20Y151        FDRE                                         r  buffer0/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y151        FDRE (Prop_fdre_C_Q)         0.254     0.762 f  buffer0/fifo/Empty_reg/Q
                         net (fo=107, routed)         0.435     1.197    buffer39/control/Empty
    SLICE_X17Y151        LUT5 (Prop_lut5_I2_O)        0.043     1.240 r  buffer39/control/fullReg_i_2__4/O
                         net (fo=13, routed)          0.445     1.685    fork45/control/generateBlocks[3].regblock/init36_outs_valid
    SLICE_X17Y159        LUT5 (Prop_lut5_I4_O)        0.043     1.728 r  fork45/control/generateBlocks[3].regblock/transmitValue_i_2__124/O
                         net (fo=6, routed)           0.482     2.209    init18/control/branchInputs_valid_20
    SLICE_X18Y164        LUT6 (Prop_lut6_I4_O)        0.043     2.252 r  init18/control/transmitValue_i_5__2/O
                         net (fo=41, routed)          0.758     3.010    fork55/control/generateBlocks[1].regblock/p_2_in_62
    SLICE_X20Y155        LUT6 (Prop_lut6_I3_O)        0.043     3.053 r  fork55/control/generateBlocks[1].regblock/Memory[1][0]_i_45__2/O
                         net (fo=1, routed)           0.304     3.358    cmpi7/Memory_reg[1][0]_i_7_0
    SLICE_X21Y157        LUT3 (Prop_lut3_I0_O)        0.043     3.401 r  cmpi7/Memory[1][0]_i_23/O
                         net (fo=1, routed)           0.000     3.401    cmpi7/Memory[1][0]_i_23_n_0
    SLICE_X21Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     3.652 r  cmpi7/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.652    cmpi7/Memory_reg[1][0]_i_7_n_0
    SLICE_X21Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.701 r  cmpi7/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.701    cmpi7/Memory_reg[1][0]_i_3_n_0
    SLICE_X21Y159        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.808 f  cmpi7/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=6, routed)           0.332     4.139    buffer115/fifo/result[0]
    SLICE_X20Y163        LUT5 (Prop_lut5_I0_O)        0.123     4.262 f  buffer115/fifo/fullReg_i_6__1/O
                         net (fo=5, routed)           0.349     4.612    buffer115/fifo/buffer115_outs
    SLICE_X20Y166        LUT6 (Prop_lut6_I0_O)        0.043     4.655 r  buffer115/fifo/transmitValue_i_24/O
                         net (fo=1, routed)           0.181     4.836    buffer119/fifo/cond_br47_falseOut_valid
    SLICE_X20Y164        LUT6 (Prop_lut6_I2_O)        0.043     4.879 f  buffer119/fifo/transmitValue_i_20__0/O
                         net (fo=1, routed)           0.182     5.061    buffer34/control/blockStopArray[0]
    SLICE_X20Y164        LUT6 (Prop_lut6_I5_O)        0.043     5.104 r  buffer34/control/transmitValue_i_17__0/O
                         net (fo=1, routed)           0.301     5.405    fork54/control/generateBlocks[0].regblock/transmitValue_i_7__1
    SLICE_X19Y164        LUT5 (Prop_lut5_I4_O)        0.043     5.448 f  fork54/control/generateBlocks[0].regblock/transmitValue_i_14__0/O
                         net (fo=1, routed)           0.246     5.694    fork54/control/generateBlocks[1].regblock/transmitValue_i_2__61_1
    SLICE_X13Y164        LUT6 (Prop_lut6_I3_O)        0.043     5.737 f  fork54/control/generateBlocks[1].regblock/transmitValue_i_7__1/O
                         net (fo=1, routed)           0.377     6.114    fork56/control/generateBlocks[2].regblock/transmitValue_reg_2
    SLICE_X8Y161         LUT6 (Prop_lut6_I3_O)        0.043     6.157 f  fork56/control/generateBlocks[2].regblock/transmitValue_i_2__61/O
                         net (fo=4, routed)           0.173     6.330    buffer40/control/anyBlockStop_10
    SLICE_X8Y160         LUT6 (Prop_lut6_I3_O)        0.043     6.373 r  buffer40/control/fullReg_i_10__0/O
                         net (fo=1, routed)           0.095     6.468    fork45/control/generateBlocks[5].regblock/transmitValue_i_2__52
    SLICE_X8Y160         LUT6 (Prop_lut6_I2_O)        0.043     6.511 f  fork45/control/generateBlocks[5].regblock/fullReg_i_7__0/O
                         net (fo=2, routed)           0.428     6.939    fork45/control/generateBlocks[7].regblock/transmitValue_reg_2
    SLICE_X6Y160         LUT6 (Prop_lut6_I2_O)        0.043     6.982 f  fork45/control/generateBlocks[7].regblock/transmitValue_i_2__52/O
                         net (fo=3, routed)           0.177     7.159    fork44/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X6Y159         LUT4 (Prop_lut4_I1_O)        0.043     7.202 r  fork44/control/generateBlocks[1].regblock/dataReg[5]_i_4/O
                         net (fo=5, routed)           0.182     7.384    fork15/control/generateBlocks[3].regblock/addi5_result_ready
    SLICE_X7Y157         LUT3 (Prop_lut3_I2_O)        0.043     7.427 r  fork15/control/generateBlocks[3].regblock/outs[5]_i_1__0/O
                         net (fo=7, routed)           0.316     7.743    buffer40/outs_reg[5]_1[0]
    SLICE_X10Y157        FDRE                                         r  buffer40/outs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=1351, unset)         0.483     8.683    buffer40/clk
    SLICE_X10Y157        FDRE                                         r  buffer40/outs_reg[4]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
    SLICE_X10Y157        FDRE (Setup_fdre_C_CE)      -0.169     8.478    buffer40/outs_reg[4]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  0.736    




