$date
  Mon Mar 15 20:41:58 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module counter_tb $end
$var reg 1 ! clk_in $end
$var reg 1 " rst $end
$var reg 1 # dir $end
$var reg 4 $ cnt[3:0] $end
$scope module uut $end
$var reg 1 % clk_in $end
$var reg 1 & rst $end
$var reg 1 ' dir $end
$var reg 4 ( count[3:0] $end
$var reg 4 ) cnt[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
1#
b0000 $
0%
1&
1'
b0000 (
b0000 )
#10000000
1!
1%
#20000000
0!
b0001 $
0%
b0001 (
b0001 )
#30000000
1!
1%
#40000000
0!
b0010 $
0%
b0010 (
b0010 )
#50000000
1!
1%
#60000000
0!
b0011 $
0%
b0011 (
b0011 )
#70000000
1!
1%
#80000000
0!
b0100 $
0%
b0100 (
b0100 )
#90000000
1!
1%
#100000000
0!
b0101 $
0%
b0101 (
b0101 )
#110000000
1!
1%
#120000000
0!
b0110 $
0%
b0110 (
b0110 )
#130000000
1!
1%
#140000000
0!
b0111 $
0%
b0111 (
b0111 )
#150000000
1!
1%
#160000000
0!
0#
b0110 $
0%
0'
b0110 (
b0110 )
#170000000
1!
1%
#180000000
0!
b0101 $
0%
b0101 (
b0101 )
#190000000
1!
1%
#200000000
0!
b0100 $
0%
b0100 (
b0100 )
#210000000
1!
1%
#220000000
0!
b0011 $
0%
b0011 (
b0011 )
#230000000
1!
1%
#240000000
0!
b0010 $
0%
b0010 (
b0010 )
#250000000
1!
1%
#260000000
0!
b0001 $
0%
b0001 (
b0001 )
#270000000
1!
1%
#280000000
0!
b0000 $
0%
b0000 (
b0000 )
#290000000
1!
1%
#300000000
0!
b1111 $
0%
b1111 (
b1111 )
#310000000
1!
1%
#320000000
