#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000018a70cc6260 .scope module, "tb_vending_mealy" "tb_vending_mealy" 2 1;
 .timescale 0 0;
P_0000018a70ccac50 .param/l "CLK_PERIOD" 0 2 25, +C4<00000000000000000000000000001010>;
P_0000018a70ccac88 .param/l "COIN_10" 0 2 13, C4<10>;
P_0000018a70ccacc0 .param/l "COIN_5" 0 2 12, C4<01>;
P_0000018a70ccacf8 .param/l "COIN_IDLE" 0 2 11, C4<00>;
v0000018a70ccb9a0_0 .net "chg5", 0 0, L_0000018a70cdf650;  1 drivers
v0000018a70ccbae0_0 .var "clk", 0 0;
v0000018a70ccb5e0_0 .var "coin", 1 0;
v0000018a70d37750_0 .net "dispense", 0 0, L_0000018a70cdf9d0;  1 drivers
v0000018a70d35db0_0 .var "rst", 0 0;
S_0000018a70ccad40 .scope module, "dut" "vending_mealy" 2 16, 3 1 0, S_0000018a70cc6260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "coin";
    .port_info 3 /OUTPUT 1 "dispense";
    .port_info 4 /OUTPUT 1 "chg5";
P_0000018a70cca550 .param/l "COIN_10" 0 3 18, C4<10>;
P_0000018a70cca588 .param/l "COIN_5" 0 3 17, C4<01>;
P_0000018a70cca5c0 .param/l "COIN_IDLE" 0 3 16, C4<00>;
P_0000018a70cca5f8 .param/l "S_0" 0 3 10, C4<00>;
P_0000018a70cca630 .param/l "S_10" 0 3 12, C4<10>;
P_0000018a70cca668 .param/l "S_15" 0 3 13, C4<11>;
P_0000018a70cca6a0 .param/l "S_5" 0 3 11, C4<01>;
L_0000018a70cdf9d0 .functor BUFZ 1, v0000018a70ccb900_0, C4<0>, C4<0>, C4<0>;
L_0000018a70cdf650 .functor BUFZ 1, v0000018a70ccb4a0_0, C4<0>, C4<0>, C4<0>;
v0000018a70ccb7c0_0 .net "chg5", 0 0, L_0000018a70cdf650;  alias, 1 drivers
v0000018a70ccb4a0_0 .var "chg5_reg", 0 0;
v0000018a70ccba40_0 .net "clk", 0 0, v0000018a70ccbae0_0;  1 drivers
v0000018a70ccb860_0 .net "coin", 1 0, v0000018a70ccb5e0_0;  1 drivers
v0000018a70ccb400_0 .var "current_state", 1 0;
v0000018a70ccb680_0 .net "dispense", 0 0, L_0000018a70cdf9d0;  alias, 1 drivers
v0000018a70ccb900_0 .var "dispense_reg", 0 0;
v0000018a70ccb540_0 .var "next_state", 1 0;
v0000018a70ccb720_0 .net "rst", 0 0, v0000018a70d35db0_0;  1 drivers
E_0000018a70ce09a0 .event anyedge, v0000018a70ccb400_0, v0000018a70ccb860_0;
E_0000018a70ce10a0 .event posedge, v0000018a70ccba40_0;
    .scope S_0000018a70ccad40;
T_0 ;
    %wait E_0000018a70ce10a0;
    %load/vec4 v0000018a70ccb720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018a70ccb400_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018a70ccb540_0;
    %assign/vec4 v0000018a70ccb400_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018a70ccad40;
T_1 ;
    %wait E_0000018a70ce09a0;
    %load/vec4 v0000018a70ccb400_0;
    %store/vec4 v0000018a70ccb540_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a70ccb900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a70ccb4a0_0, 0, 1;
    %load/vec4 v0000018a70ccb400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018a70ccb540_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0000018a70ccb860_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018a70ccb540_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0000018a70ccb860_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018a70ccb540_0, 0, 2;
T_1.8 ;
T_1.7 ;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0000018a70ccb860_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018a70ccb540_0, 0, 2;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0000018a70ccb860_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000018a70ccb540_0, 0, 2;
T_1.12 ;
T_1.11 ;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0000018a70ccb860_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000018a70ccb540_0, 0, 2;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0000018a70ccb860_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018a70ccb540_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a70ccb900_0, 0, 1;
T_1.16 ;
T_1.15 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0000018a70ccb860_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.18, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018a70ccb540_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a70ccb900_0, 0, 1;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v0000018a70ccb860_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.20, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018a70ccb540_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a70ccb900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a70ccb4a0_0, 0, 1;
T_1.20 ;
T_1.19 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000018a70cc6260;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a70ccbae0_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0000018a70ccbae0_0;
    %inv;
    %store/vec4 v0000018a70ccbae0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000018a70cc6260;
T_3 ;
    %vpi_call 2 34 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018a70cc6260 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a70d35db0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018a70ccb5e0_0, 0, 2;
    %wait E_0000018a70ce10a0;
    %wait E_0000018a70ce10a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a70d35db0_0, 0, 1;
    %wait E_0000018a70ce10a0;
    %vpi_call 2 46 "$display", "Test 1: Inserting 10 + 10" {0 0 0};
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000018a70ccb5e0_0, 0;
    %wait E_0000018a70ce10a0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000018a70ccb5e0_0, 0;
    %wait E_0000018a70ce10a0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018a70ccb5e0_0, 0;
    %wait E_0000018a70ce10a0;
    %delay 20, 0;
    %vpi_call 2 54 "$display", "Test 2: Inserting 5 + 10 + 10" {0 0 0};
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000018a70ccb5e0_0, 0;
    %wait E_0000018a70ce10a0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000018a70ccb5e0_0, 0;
    %wait E_0000018a70ce10a0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000018a70ccb5e0_0, 0;
    %wait E_0000018a70ce10a0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018a70ccb5e0_0, 0;
    %wait E_0000018a70ce10a0;
    %delay 20, 0;
    %vpi_call 2 63 "$display", "Test 3: Inserting 5 + 5 + 5 + 5" {0 0 0};
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000018a70ccb5e0_0, 0;
    %wait E_0000018a70ce10a0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000018a70ccb5e0_0, 0;
    %wait E_0000018a70ce10a0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000018a70ccb5e0_0, 0;
    %wait E_0000018a70ce10a0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000018a70ccb5e0_0, 0;
    %wait E_0000018a70ce10a0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018a70ccb5e0_0, 0;
    %wait E_0000018a70ce10a0;
    %delay 50, 0;
    %vpi_call 2 72 "$display", "Testbench finished." {0 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\tb_vending_mealy.v";
    ".\vending_mealy.v";
