
RF-Module-Firmware-HAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e44  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b58  08008fd8  08008fd8  00009fd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b30  08009b30  0000b1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009b30  08009b30  0000ab30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b38  08009b38  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b38  08009b38  0000ab38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009b3c  08009b3c  0000ab3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08009b40  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000031c  200001d4  08009d14  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004f0  08009d14  0000b4f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014d61  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f17  00000000  00000000  0001ff65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001360  00000000  00000000  00022e80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f0d  00000000  00000000  000241e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022b6e  00000000  00000000  000250ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017dbe  00000000  00000000  00047c5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d203b  00000000  00000000  0005fa19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  00131a54  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006180  00000000  00000000  00131adc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008a  00000000  00000000  00137c5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008fbc 	.word	0x08008fbc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08008fbc 	.word	0x08008fbc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000e9c:	4b18      	ldr	r3, [pc, #96]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000e9e:	4a19      	ldr	r2, [pc, #100]	@ (8000f04 <MX_CAN1_Init+0x6c>)
 8000ea0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8000ea2:	4b17      	ldr	r3, [pc, #92]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000ea4:	2210      	movs	r2, #16
 8000ea6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_LOOPBACK;
 8000ea8:	4b15      	ldr	r3, [pc, #84]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000eaa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000eae:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000eb0:	4b13      	ldr	r3, [pc, #76]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000eb6:	4b12      	ldr	r3, [pc, #72]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000eb8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000ebc:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000ebe:	4b10      	ldr	r3, [pc, #64]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000ec0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000ec4:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000ec6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000ed2:	4b0b      	ldr	r3, [pc, #44]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000ed8:	4b09      	ldr	r3, [pc, #36]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000ede:	4b08      	ldr	r3, [pc, #32]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000ee4:	4b06      	ldr	r3, [pc, #24]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000eea:	4805      	ldr	r0, [pc, #20]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000eec:	f001 fae8 	bl	80024c0 <HAL_CAN_Init>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8000ef6:	f000 f9f1 	bl	80012dc <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	200001f0 	.word	0x200001f0
 8000f04:	40006400 	.word	0x40006400

08000f08 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b08a      	sub	sp, #40	@ 0x28
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f10:	f107 0314 	add.w	r3, r7, #20
 8000f14:	2200      	movs	r2, #0
 8000f16:	601a      	str	r2, [r3, #0]
 8000f18:	605a      	str	r2, [r3, #4]
 8000f1a:	609a      	str	r2, [r3, #8]
 8000f1c:	60da      	str	r2, [r3, #12]
 8000f1e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a18      	ldr	r2, [pc, #96]	@ (8000f88 <HAL_CAN_MspInit+0x80>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d129      	bne.n	8000f7e <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000f2a:	4b18      	ldr	r3, [pc, #96]	@ (8000f8c <HAL_CAN_MspInit+0x84>)
 8000f2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f2e:	4a17      	ldr	r2, [pc, #92]	@ (8000f8c <HAL_CAN_MspInit+0x84>)
 8000f30:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000f34:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f36:	4b15      	ldr	r3, [pc, #84]	@ (8000f8c <HAL_CAN_MspInit+0x84>)
 8000f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f3e:	613b      	str	r3, [r7, #16]
 8000f40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f42:	4b12      	ldr	r3, [pc, #72]	@ (8000f8c <HAL_CAN_MspInit+0x84>)
 8000f44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f46:	4a11      	ldr	r2, [pc, #68]	@ (8000f8c <HAL_CAN_MspInit+0x84>)
 8000f48:	f043 0301 	orr.w	r3, r3, #1
 8000f4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f8c <HAL_CAN_MspInit+0x84>)
 8000f50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f52:	f003 0301 	and.w	r3, r3, #1
 8000f56:	60fb      	str	r3, [r7, #12]
 8000f58:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000f5a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000f5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f60:	2302      	movs	r3, #2
 8000f62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000f6c:	2309      	movs	r3, #9
 8000f6e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f70:	f107 0314 	add.w	r3, r7, #20
 8000f74:	4619      	mov	r1, r3
 8000f76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f7a:	f001 fc83 	bl	8002884 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000f7e:	bf00      	nop
 8000f80:	3728      	adds	r7, #40	@ 0x28
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	40006400 	.word	0x40006400
 8000f8c:	40021000 	.word	0x40021000

08000f90 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA8   ------> RCC_MCO
*/
void MX_GPIO_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b088      	sub	sp, #32
 8000f94:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f96:	f107 030c 	add.w	r3, r7, #12
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
 8000f9e:	605a      	str	r2, [r3, #4]
 8000fa0:	609a      	str	r2, [r3, #8]
 8000fa2:	60da      	str	r2, [r3, #12]
 8000fa4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fa6:	4b4a      	ldr	r3, [pc, #296]	@ (80010d0 <MX_GPIO_Init+0x140>)
 8000fa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000faa:	4a49      	ldr	r2, [pc, #292]	@ (80010d0 <MX_GPIO_Init+0x140>)
 8000fac:	f043 0304 	orr.w	r3, r3, #4
 8000fb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fb2:	4b47      	ldr	r3, [pc, #284]	@ (80010d0 <MX_GPIO_Init+0x140>)
 8000fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb6:	f003 0304 	and.w	r3, r3, #4
 8000fba:	60bb      	str	r3, [r7, #8]
 8000fbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fbe:	4b44      	ldr	r3, [pc, #272]	@ (80010d0 <MX_GPIO_Init+0x140>)
 8000fc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fc2:	4a43      	ldr	r2, [pc, #268]	@ (80010d0 <MX_GPIO_Init+0x140>)
 8000fc4:	f043 0301 	orr.w	r3, r3, #1
 8000fc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fca:	4b41      	ldr	r3, [pc, #260]	@ (80010d0 <MX_GPIO_Init+0x140>)
 8000fcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fce:	f003 0301 	and.w	r3, r3, #1
 8000fd2:	607b      	str	r3, [r7, #4]
 8000fd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fd6:	4b3e      	ldr	r3, [pc, #248]	@ (80010d0 <MX_GPIO_Init+0x140>)
 8000fd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fda:	4a3d      	ldr	r2, [pc, #244]	@ (80010d0 <MX_GPIO_Init+0x140>)
 8000fdc:	f043 0302 	orr.w	r3, r3, #2
 8000fe0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fe2:	4b3b      	ldr	r3, [pc, #236]	@ (80010d0 <MX_GPIO_Init+0x140>)
 8000fe4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fe6:	f003 0302 	and.w	r3, r3, #2
 8000fea:	603b      	str	r3, [r7, #0]
 8000fec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_STBY_GPIO_Port, CAN_STBY_Pin, GPIO_PIN_RESET);
 8000fee:	2200      	movs	r2, #0
 8000ff0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ff4:	4837      	ldr	r0, [pc, #220]	@ (80010d4 <MX_GPIO_Init+0x144>)
 8000ff6:	f001 fdaf 	bl	8002b58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_NSS_Pin|LED_D1_Pin, GPIO_PIN_RESET);
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8001000:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001004:	f001 fda8 	bl	8002b58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RF_NRST_GPIO_Port, RF_NRST_Pin, GPIO_PIN_RESET);
 8001008:	2200      	movs	r2, #0
 800100a:	2120      	movs	r1, #32
 800100c:	4832      	ldr	r0, [pc, #200]	@ (80010d8 <MX_GPIO_Init+0x148>)
 800100e:	f001 fda3 	bl	8002b58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CAN_STBY_Pin */
  GPIO_InitStruct.Pin = CAN_STBY_Pin;
 8001012:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001016:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001018:	2301      	movs	r3, #1
 800101a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101c:	2300      	movs	r3, #0
 800101e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001020:	2300      	movs	r3, #0
 8001022:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CAN_STBY_GPIO_Port, &GPIO_InitStruct);
 8001024:	f107 030c 	add.w	r3, r7, #12
 8001028:	4619      	mov	r1, r3
 800102a:	482a      	ldr	r0, [pc, #168]	@ (80010d4 <MX_GPIO_Init+0x144>)
 800102c:	f001 fc2a 	bl	8002884 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_NSS_Pin LED_D1_Pin */
  GPIO_InitStruct.Pin = SPI1_NSS_Pin|LED_D1_Pin;
 8001030:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 8001034:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001036:	2301      	movs	r3, #1
 8001038:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103a:	2300      	movs	r3, #0
 800103c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800103e:	2300      	movs	r3, #0
 8001040:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001042:	f107 030c 	add.w	r3, r7, #12
 8001046:	4619      	mov	r1, r3
 8001048:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800104c:	f001 fc1a 	bl	8002884 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIO0_Pin DIO1_Pin DIO2_Pin DIO3_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin|DIO1_Pin|DIO2_Pin|DIO3_Pin;
 8001050:	23c3      	movs	r3, #195	@ 0xc3
 8001052:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001054:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001058:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105a:	2300      	movs	r3, #0
 800105c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800105e:	f107 030c 	add.w	r3, r7, #12
 8001062:	4619      	mov	r1, r3
 8001064:	481c      	ldr	r0, [pc, #112]	@ (80010d8 <MX_GPIO_Init+0x148>)
 8001066:	f001 fc0d 	bl	8002884 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800106a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800106e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001070:	2302      	movs	r3, #2
 8001072:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001074:	2300      	movs	r3, #0
 8001076:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001078:	2300      	movs	r3, #0
 800107a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800107c:	2300      	movs	r3, #0
 800107e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001080:	f107 030c 	add.w	r3, r7, #12
 8001084:	4619      	mov	r1, r3
 8001086:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800108a:	f001 fbfb 	bl	8002884 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO4_Pin */
  GPIO_InitStruct.Pin = DIO4_Pin;
 800108e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001092:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001094:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001098:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109a:	2300      	movs	r3, #0
 800109c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(DIO4_GPIO_Port, &GPIO_InitStruct);
 800109e:	f107 030c 	add.w	r3, r7, #12
 80010a2:	4619      	mov	r1, r3
 80010a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010a8:	f001 fbec 	bl	8002884 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_NRST_Pin */
  GPIO_InitStruct.Pin = RF_NRST_Pin;
 80010ac:	2320      	movs	r3, #32
 80010ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010b0:	2301      	movs	r3, #1
 80010b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b4:	2300      	movs	r3, #0
 80010b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b8:	2300      	movs	r3, #0
 80010ba:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RF_NRST_GPIO_Port, &GPIO_InitStruct);
 80010bc:	f107 030c 	add.w	r3, r7, #12
 80010c0:	4619      	mov	r1, r3
 80010c2:	4805      	ldr	r0, [pc, #20]	@ (80010d8 <MX_GPIO_Init+0x148>)
 80010c4:	f001 fbde 	bl	8002884 <HAL_GPIO_Init>

}
 80010c8:	bf00      	nop
 80010ca:	3720      	adds	r7, #32
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	40021000 	.word	0x40021000
 80010d4:	48000800 	.word	0x48000800
 80010d8:	48000400 	.word	0x48000400

080010dc <_write>:
int _write(int file, char *ptr, int len);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	60f8      	str	r0, [r7, #12]
 80010e4:	60b9      	str	r1, [r7, #8]
 80010e6:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	b29a      	uxth	r2, r3
 80010ec:	f04f 33ff 	mov.w	r3, #4294967295
 80010f0:	68b9      	ldr	r1, [r7, #8]
 80010f2:	4804      	ldr	r0, [pc, #16]	@ (8001104 <_write+0x28>)
 80010f4:	f004 fda2 	bl	8005c3c <HAL_UART_Transmit>
	return len;
 80010f8:	687b      	ldr	r3, [r7, #4]
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3710      	adds	r7, #16
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	20000318 	.word	0x20000318

08001108 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001108:	b580      	push	{r7, lr}
 800110a:	b092      	sub	sp, #72	@ 0x48
 800110c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800110e:	f001 f93e 	bl	800238e <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001112:	f000 f88b 	bl	800122c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001116:	f7ff ff3b 	bl	8000f90 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 800111a:	f001 f887 	bl	800222c <MX_USART2_UART_Init>
	MX_CAN1_Init();
 800111e:	f7ff febb 	bl	8000e98 <MX_CAN1_Init>
	MX_TIM1_Init();
 8001122:	f000 fed5 	bl	8001ed0 <MX_TIM1_Init>
	MX_TIM2_Init();
 8001126:	f000 ff7f 	bl	8002028 <MX_TIM2_Init>
	MX_SPI1_Init();
 800112a:	f000 fd3f 	bl	8001bac <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */
//	rfm95_init();
//	uint8_t version = 0, temp = 0;
	rf_handle_t rfm95 = { .rf_nreset_port = RF_NRST_GPIO_Port, .rf_nreset_pin =
 800112e:	f107 0318 	add.w	r3, r7, #24
 8001132:	222c      	movs	r2, #44	@ 0x2c
 8001134:	2100      	movs	r1, #0
 8001136:	4618      	mov	r0, r3
 8001138:	f006 f8b2 	bl	80072a0 <memset>
 800113c:	4b34      	ldr	r3, [pc, #208]	@ (8001210 <main+0x108>)
 800113e:	61bb      	str	r3, [r7, #24]
 8001140:	f04f 33ff 	mov.w	r3, #4294967295
 8001144:	61fb      	str	r3, [r7, #28]
 8001146:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800114a:	623b      	str	r3, [r7, #32]
 800114c:	2310      	movs	r3, #16
 800114e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001150:	4b30      	ldr	r3, [pc, #192]	@ (8001214 <main+0x10c>)
 8001152:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001154:	2320      	movs	r3, #32
 8001156:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8001158:	4b2f      	ldr	r3, [pc, #188]	@ (8001218 <main+0x110>)
 800115a:	637b      	str	r3, [r7, #52]	@ 0x34
 800115c:	4b2f      	ldr	r3, [pc, #188]	@ (800121c <main+0x114>)
 800115e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RF_NRST_Pin, .rf_nss_port = SPI1_NSS_GPIO_Port, .rf_nss_pin =
	SPI1_NSS_Pin, .rf_spi_handle = &hspi1, .rf_delay_func = HAL_Delay,
			.rf_spi_timeout = HAL_MAX_DELAY, .rf_carrier_frequency = 868000000 };

	rf_initialize_radio(&rfm95);
 8001160:	f107 0318 	add.w	r3, r7, #24
 8001164:	4618      	mov	r0, r3
 8001166:	f000 f94b 	bl	8001400 <rf_initialize_radio>
	rf_set_tx_power(&rfm95, 5);
 800116a:	f107 0318 	add.w	r3, r7, #24
 800116e:	2105      	movs	r1, #5
 8001170:	4618      	mov	r0, r3
 8001172:	f000 fa83 	bl	800167c <rf_set_tx_power>

	rf_set_frequency(&rfm95, 868000000);
 8001176:	f107 0318 	add.w	r3, r7, #24
 800117a:	4928      	ldr	r1, [pc, #160]	@ (800121c <main+0x114>)
 800117c:	4618      	mov	r0, r3
 800117e:	f000 fa2b 	bl	80015d8 <rf_set_frequency>
	uint8_t testdata = 347u;
 8001182:	235b      	movs	r3, #91	@ 0x5b
 8001184:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
//	rf_set_op_mode(&rfm95, RF_OP_MODE_RX_SINGLE);

//	rf_listen_implicit(&rfm95, 1);
//	rf_listen(&rfm95);

	const char test[] = "Hello.7890";
 8001188:	4a25      	ldr	r2, [pc, #148]	@ (8001220 <main+0x118>)
 800118a:	f107 030c 	add.w	r3, r7, #12
 800118e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001190:	c303      	stmia	r3!, {r0, r1}
 8001192:	801a      	strh	r2, [r3, #0]
 8001194:	3302      	adds	r3, #2
 8001196:	0c12      	lsrs	r2, r2, #16
 8001198:	701a      	strb	r2, [r3, #0]

	uint8_t rec_legth = 0;
 800119a:	2300      	movs	r3, #0
 800119c:	72fb      	strb	r3, [r7, #11]
//		rf_send(&rfm95, test, 10);
//		testdata += 1;
//		HAL_GPIO_WritePin(LED_D1_GPIO_Port, LED_D1_Pin, GPIO_PIN_RESET);
//		HAL_Delay(100);
// reciever
		HAL_GPIO_WritePin(LED_D1_GPIO_Port, LED_D1_Pin, GPIO_PIN_SET);
 800119e:	2201      	movs	r2, #1
 80011a0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011a8:	f001 fcd6 	bl	8002b58 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 80011ac:	2064      	movs	r0, #100	@ 0x64
 80011ae:	f001 f963 	bl	8002478 <HAL_Delay>

		testdata = 0;
 80011b2:	2300      	movs	r3, #0
 80011b4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

		rec_legth = 0;
 80011b8:	2300      	movs	r3, #0
 80011ba:	72fb      	strb	r3, [r7, #11]

		rf_recieve_single(&rfm95, &rec_legth);
 80011bc:	f107 020b 	add.w	r2, r7, #11
 80011c0:	f107 0318 	add.w	r3, r7, #24
 80011c4:	4611      	mov	r1, r2
 80011c6:	4618      	mov	r0, r3
 80011c8:	f000 fb88 	bl	80018dc <rf_recieve_single>
		if (rec_legth > 0) {
 80011cc:	7afb      	ldrb	r3, [r7, #11]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d012      	beq.n	80011f8 <main+0xf0>
			char rec_data[10] = { 0 };
 80011d2:	2300      	movs	r3, #0
 80011d4:	603b      	str	r3, [r7, #0]
 80011d6:	1d3b      	adds	r3, r7, #4
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	809a      	strh	r2, [r3, #4]
			rf_read_packet(&rfm95, rec_legth, rec_data);
 80011de:	7af9      	ldrb	r1, [r7, #11]
 80011e0:	463a      	mov	r2, r7
 80011e2:	f107 0318 	add.w	r3, r7, #24
 80011e6:	4618      	mov	r0, r3
 80011e8:	f000 fca0 	bl	8001b2c <rf_read_packet>

			log_info("Byte: %s", rec_data);
 80011ec:	463b      	mov	r3, r7
 80011ee:	229d      	movs	r2, #157	@ 0x9d
 80011f0:	490c      	ldr	r1, [pc, #48]	@ (8001224 <main+0x11c>)
 80011f2:	480d      	ldr	r0, [pc, #52]	@ (8001228 <main+0x120>)
 80011f4:	f005 ff0c 	bl	8007010 <iprintf>
		}
		HAL_GPIO_WritePin(LED_D1_GPIO_Port, LED_D1_Pin, GPIO_PIN_RESET);
 80011f8:	2200      	movs	r2, #0
 80011fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001202:	f001 fca9 	bl	8002b58 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8001206:	2064      	movs	r0, #100	@ 0x64
 8001208:	f001 f936 	bl	8002478 <HAL_Delay>
		HAL_GPIO_WritePin(LED_D1_GPIO_Port, LED_D1_Pin, GPIO_PIN_SET);
 800120c:	e7c7      	b.n	800119e <main+0x96>
 800120e:	bf00      	nop
 8001210:	20000218 	.word	0x20000218
 8001214:	48000400 	.word	0x48000400
 8001218:	08002479 	.word	0x08002479
 800121c:	33bca100 	.word	0x33bca100
 8001220:	08009008 	.word	0x08009008
 8001224:	08008fd8 	.word	0x08008fd8
 8001228:	08008fec 	.word	0x08008fec

0800122c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800122c:	b580      	push	{r7, lr}
 800122e:	b096      	sub	sp, #88	@ 0x58
 8001230:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001232:	f107 0314 	add.w	r3, r7, #20
 8001236:	2244      	movs	r2, #68	@ 0x44
 8001238:	2100      	movs	r1, #0
 800123a:	4618      	mov	r0, r3
 800123c:	f006 f830 	bl	80072a0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001240:	463b      	mov	r3, r7
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	605a      	str	r2, [r3, #4]
 8001248:	609a      	str	r2, [r3, #8]
 800124a:	60da      	str	r2, [r3, #12]
 800124c:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 800124e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001252:	f001 fca7 	bl	8002ba4 <HAL_PWREx_ControlVoltageScaling>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <SystemClock_Config+0x34>
			!= HAL_OK) {
		Error_Handler();
 800125c:	f000 f83e 	bl	80012dc <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001260:	2301      	movs	r3, #1
 8001262:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001264:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001268:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800126a:	2302      	movs	r3, #2
 800126c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800126e:	2303      	movs	r3, #3
 8001270:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8001272:	2301      	movs	r3, #1
 8001274:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 20;
 8001276:	2314      	movs	r3, #20
 8001278:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800127a:	2307      	movs	r3, #7
 800127c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800127e:	2302      	movs	r3, #2
 8001280:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001282:	2302      	movs	r3, #2
 8001284:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001286:	f107 0314 	add.w	r3, r7, #20
 800128a:	4618      	mov	r0, r3
 800128c:	f001 fce0 	bl	8002c50 <HAL_RCC_OscConfig>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <SystemClock_Config+0x6e>
		Error_Handler();
 8001296:	f000 f821 	bl	80012dc <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800129a:	230f      	movs	r3, #15
 800129c:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800129e:	2303      	movs	r3, #3
 80012a0:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012a2:	2300      	movs	r3, #0
 80012a4:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012a6:	2300      	movs	r3, #0
 80012a8:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012aa:	2300      	movs	r3, #0
 80012ac:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 80012ae:	463b      	mov	r3, r7
 80012b0:	2104      	movs	r1, #4
 80012b2:	4618      	mov	r0, r3
 80012b4:	f002 f8e0 	bl	8003478 <HAL_RCC_ClockConfig>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <SystemClock_Config+0x96>
		Error_Handler();
 80012be:	f000 f80d 	bl	80012dc <Error_Handler>
	}
	HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_16);
 80012c2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012c6:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 80012ca:	2000      	movs	r0, #0
 80012cc:	f002 f9d4 	bl	8003678 <HAL_RCC_MCOConfig>

	/** Enables the Clock Security System
	 */
	HAL_RCC_EnableCSS();
 80012d0:	f002 faca 	bl	8003868 <HAL_RCC_EnableCSS>
}
 80012d4:	bf00      	nop
 80012d6:	3758      	adds	r7, #88	@ 0x58
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}

080012dc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80012dc:	b480      	push	{r7}
 80012de:	b087      	sub	sp, #28
 80012e0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012e2:	b672      	cpsid	i
}
 80012e4:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
		for (int i = 0; i < HARD_FAULT_LED_DELAY; i++)
 80012e6:	2300      	movs	r3, #0
 80012e8:	617b      	str	r3, [r7, #20]
 80012ea:	e002      	b.n	80012f2 <Error_Handler+0x16>
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	3301      	adds	r3, #1
 80012f0:	617b      	str	r3, [r7, #20]
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	4a1a      	ldr	r2, [pc, #104]	@ (8001360 <Error_Handler+0x84>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	ddf8      	ble.n	80012ec <Error_Handler+0x10>
			;
		//HAL_GPIO_WritePin(GPIOA, LED_D1_PWM_Pin, GPIO_PIN_SET);
		for (int i = 0; i < HARD_FAULT_LED_DELAY; i++)
 80012fa:	2300      	movs	r3, #0
 80012fc:	613b      	str	r3, [r7, #16]
 80012fe:	e002      	b.n	8001306 <Error_Handler+0x2a>
 8001300:	693b      	ldr	r3, [r7, #16]
 8001302:	3301      	adds	r3, #1
 8001304:	613b      	str	r3, [r7, #16]
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	4a15      	ldr	r2, [pc, #84]	@ (8001360 <Error_Handler+0x84>)
 800130a:	4293      	cmp	r3, r2
 800130c:	ddf8      	ble.n	8001300 <Error_Handler+0x24>
			;
		//HAL_GPIO_WritePin(GPIOA, LED_D2_Pin, GPIO_PIN_SET);
		for (int i = 0; i < HARD_FAULT_LED_DELAY; i++)
 800130e:	2300      	movs	r3, #0
 8001310:	60fb      	str	r3, [r7, #12]
 8001312:	e002      	b.n	800131a <Error_Handler+0x3e>
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	3301      	adds	r3, #1
 8001318:	60fb      	str	r3, [r7, #12]
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	4a10      	ldr	r2, [pc, #64]	@ (8001360 <Error_Handler+0x84>)
 800131e:	4293      	cmp	r3, r2
 8001320:	ddf8      	ble.n	8001314 <Error_Handler+0x38>
			;
		//HAL_GPIO_WritePin(GPIOA, LED_D3_Pin, GPIO_PIN_SET);
		for (int i = 0; i < HARD_FAULT_LED_DELAY; i++)
 8001322:	2300      	movs	r3, #0
 8001324:	60bb      	str	r3, [r7, #8]
 8001326:	e002      	b.n	800132e <Error_Handler+0x52>
 8001328:	68bb      	ldr	r3, [r7, #8]
 800132a:	3301      	adds	r3, #1
 800132c:	60bb      	str	r3, [r7, #8]
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	4a0b      	ldr	r2, [pc, #44]	@ (8001360 <Error_Handler+0x84>)
 8001332:	4293      	cmp	r3, r2
 8001334:	ddf8      	ble.n	8001328 <Error_Handler+0x4c>
			;
		//HAL_GPIO_WritePin(GPIOA, LED_D1_Pin, GPIO_PIN_RESET);
		for (int i = 0; i < HARD_FAULT_LED_DELAY; i++)
 8001336:	2300      	movs	r3, #0
 8001338:	607b      	str	r3, [r7, #4]
 800133a:	e002      	b.n	8001342 <Error_Handler+0x66>
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	3301      	adds	r3, #1
 8001340:	607b      	str	r3, [r7, #4]
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	4a06      	ldr	r2, [pc, #24]	@ (8001360 <Error_Handler+0x84>)
 8001346:	4293      	cmp	r3, r2
 8001348:	ddf8      	ble.n	800133c <Error_Handler+0x60>
			;
		//HAL_GPIO_WritePin(GPIOA, LED_D2_Pin, GPIO_PIN_RESET);
		for (int i = 0; i < HARD_FAULT_LED_DELAY; i++)
 800134a:	2300      	movs	r3, #0
 800134c:	603b      	str	r3, [r7, #0]
 800134e:	e002      	b.n	8001356 <Error_Handler+0x7a>
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	3301      	adds	r3, #1
 8001354:	603b      	str	r3, [r7, #0]
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	4a01      	ldr	r2, [pc, #4]	@ (8001360 <Error_Handler+0x84>)
 800135a:	4293      	cmp	r3, r2
 800135c:	ddf8      	ble.n	8001350 <Error_Handler+0x74>
		for (int i = 0; i < HARD_FAULT_LED_DELAY; i++)
 800135e:	e7c2      	b.n	80012e6 <Error_Handler+0xa>
 8001360:	000c34ff 	.word	0x000c34ff

08001364 <rf_set_op_mode>:

#define LOG_WARN(M, ...) printf("[Abi's RFlib]" SETFG_YELLOW "[WARN] " M GR_RESET "\r\n", ##__VA_ARGS__)

#define LOG_INFO(M, ...) printf("[Abi's RFlib][INFO] " M "\r\n", ##__VA_ARGS__)

int rf_set_op_mode(rf_handle_t *rf_handle, rf_op_mode_t rf_op_mode) {
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	460b      	mov	r3, r1
 800136e:	70fb      	strb	r3, [r7, #3]

	rf_register_op_mode_config_t opmode = { 0 };
 8001370:	2300      	movs	r3, #0
 8001372:	733b      	strb	r3, [r7, #12]

	if (!rf_spi_read_register(rf_handle, RegOpMode, &opmode.op_mode)) {
 8001374:	f107 030c 	add.w	r3, r7, #12
 8001378:	461a      	mov	r2, r3
 800137a:	2101      	movs	r1, #1
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f000 f9f9 	bl	8001774 <rf_spi_read_register>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d106      	bne.n	8001396 <rf_set_op_mode+0x32>
		LOG_ERROR("SPI ERROR Setting op mode");
 8001388:	2216      	movs	r2, #22
 800138a:	491b      	ldr	r1, [pc, #108]	@ (80013f8 <rf_set_op_mode+0x94>)
 800138c:	481b      	ldr	r0, [pc, #108]	@ (80013fc <rf_set_op_mode+0x98>)
 800138e:	f005 fe3f 	bl	8007010 <iprintf>
		return 0;
 8001392:	2300      	movs	r3, #0
 8001394:	e02b      	b.n	80013ee <rf_set_op_mode+0x8a>

//	opmode.access_shared_reg = 0;

//	opmode.long_range_mode = 1; // just assume we are long range mode only.

	opmode.mode = rf_op_mode;
 8001396:	78fb      	ldrb	r3, [r7, #3]
 8001398:	f003 0307 	and.w	r3, r3, #7
 800139c:	b2da      	uxtb	r2, r3
 800139e:	7b3b      	ldrb	r3, [r7, #12]
 80013a0:	f362 0302 	bfi	r3, r2, #0, #3
 80013a4:	733b      	strb	r3, [r7, #12]

	if (!rf_spi_write_register(rf_handle, RegOpMode, opmode.op_mode)) {
 80013a6:	7b3b      	ldrb	r3, [r7, #12]
 80013a8:	461a      	mov	r2, r3
 80013aa:	2101      	movs	r1, #1
 80013ac:	6878      	ldr	r0, [r7, #4]
 80013ae:	f000 fa2f 	bl	8001810 <rf_spi_write_register>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d106      	bne.n	80013c6 <rf_set_op_mode+0x62>
		LOG_ERROR("SPI ERROR Setting op mode");
 80013b8:	2223      	movs	r2, #35	@ 0x23
 80013ba:	490f      	ldr	r1, [pc, #60]	@ (80013f8 <rf_set_op_mode+0x94>)
 80013bc:	480f      	ldr	r0, [pc, #60]	@ (80013fc <rf_set_op_mode+0x98>)
 80013be:	f005 fe27 	bl	8007010 <iprintf>
		return 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	e013      	b.n	80013ee <rf_set_op_mode+0x8a>
	}

	opmode.op_mode = 0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	733b      	strb	r3, [r7, #12]

	if (!rf_spi_read_register(rf_handle, RegOpMode, &opmode.op_mode)) {
 80013ca:	f107 030c 	add.w	r3, r7, #12
 80013ce:	461a      	mov	r2, r3
 80013d0:	2101      	movs	r1, #1
 80013d2:	6878      	ldr	r0, [r7, #4]
 80013d4:	f000 f9ce 	bl	8001774 <rf_spi_read_register>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d106      	bne.n	80013ec <rf_set_op_mode+0x88>
		LOG_ERROR("SPI ERROR Setting op mode");
 80013de:	222a      	movs	r2, #42	@ 0x2a
 80013e0:	4905      	ldr	r1, [pc, #20]	@ (80013f8 <rf_set_op_mode+0x94>)
 80013e2:	4806      	ldr	r0, [pc, #24]	@ (80013fc <rf_set_op_mode+0x98>)
 80013e4:	f005 fe14 	bl	8007010 <iprintf>
		return 0;
 80013e8:	2300      	movs	r3, #0
 80013ea:	e000      	b.n	80013ee <rf_set_op_mode+0x8a>
	}

	return 1;
 80013ec:	2301      	movs	r3, #1

}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3710      	adds	r7, #16
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	08009014 	.word	0x08009014
 80013fc:	0800902c 	.word	0x0800902c

08001400 <rf_initialize_radio>:

int rf_initialize_radio(rf_handle_t *rf_handle) {
 8001400:	b580      	push	{r7, lr}
 8001402:	b086      	sub	sp, #24
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
	if (rf_handle == NULL)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d101      	bne.n	8001412 <rf_initialize_radio+0x12>
		return 0;
 800140e:	2300      	movs	r3, #0
 8001410:	e0cd      	b.n	80015ae <rf_initialize_radio+0x1ae>

	if (rf_handle->rf_spi_timeout == NULL)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d102      	bne.n	8001420 <rf_initialize_radio+0x20>
		rf_handle->rf_spi_timeout = 100;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2264      	movs	r2, #100	@ 0x64
 800141e:	605a      	str	r2, [r3, #4]

	if (rf_handle->rf_module_identifier == NULL)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d103      	bne.n	8001432 <rf_initialize_radio+0x32>
		rf_handle->rf_module_identifier = -1;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	22ff      	movs	r2, #255	@ 0xff
 800142e:	f883 2020 	strb.w	r2, [r3, #32]

	if (rf_handle->rf_carrier_frequency == NULL) {
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001436:	2b00      	cmp	r3, #0
 8001438:	d106      	bne.n	8001448 <rf_initialize_radio+0x48>
		LOG_ERROR("Carrier Frequency not defined.");
 800143a:	223d      	movs	r2, #61	@ 0x3d
 800143c:	495e      	ldr	r1, [pc, #376]	@ (80015b8 <rf_initialize_radio+0x1b8>)
 800143e:	485f      	ldr	r0, [pc, #380]	@ (80015bc <rf_initialize_radio+0x1bc>)
 8001440:	f005 fde6 	bl	8007010 <iprintf>
		return 0;
 8001444:	2300      	movs	r3, #0
 8001446:	e0b2      	b.n	80015ae <rf_initialize_radio+0x1ae>
	}

	printf("\r\n");
 8001448:	485d      	ldr	r0, [pc, #372]	@ (80015c0 <rf_initialize_radio+0x1c0>)
 800144a:	f005 fe49 	bl	80070e0 <puts>

	LOG_INFO(SETFG_GREEN "Initializing module" GR_RESET,
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001454:	4619      	mov	r1, r3
 8001456:	485b      	ldr	r0, [pc, #364]	@ (80015c4 <rf_initialize_radio+0x1c4>)
 8001458:	f005 fdda 	bl	8007010 <iprintf>
			rf_handle->rf_module_identifier);

	rf_reset(rf_handle);
 800145c:	6878      	ldr	r0, [r7, #4]
 800145e:	f000 fa17 	bl	8001890 <rf_reset>

// check version
	uint8_t version;
	if (!rf_spi_read_register(rf_handle, RegVersion, &version)) {
 8001462:	f107 0317 	add.w	r3, r7, #23
 8001466:	461a      	mov	r2, r3
 8001468:	2142      	movs	r1, #66	@ 0x42
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	f000 f982 	bl	8001774 <rf_spi_read_register>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d106      	bne.n	8001484 <rf_initialize_radio+0x84>
		LOG_ERROR("Module did not return a version; SPI Error");
 8001476:	224b      	movs	r2, #75	@ 0x4b
 8001478:	494f      	ldr	r1, [pc, #316]	@ (80015b8 <rf_initialize_radio+0x1b8>)
 800147a:	4853      	ldr	r0, [pc, #332]	@ (80015c8 <rf_initialize_radio+0x1c8>)
 800147c:	f005 fdc8 	bl	8007010 <iprintf>
		return 0;
 8001480:	2300      	movs	r3, #0
 8001482:	e094      	b.n	80015ae <rf_initialize_radio+0x1ae>
	}

	if (RFM9x_VER != version) {
 8001484:	7dfb      	ldrb	r3, [r7, #23]
 8001486:	2b12      	cmp	r3, #18
 8001488:	d006      	beq.n	8001498 <rf_initialize_radio+0x98>
		LOG_ERROR("Module did not return the correct version");
 800148a:	2250      	movs	r2, #80	@ 0x50
 800148c:	494a      	ldr	r1, [pc, #296]	@ (80015b8 <rf_initialize_radio+0x1b8>)
 800148e:	484f      	ldr	r0, [pc, #316]	@ (80015cc <rf_initialize_radio+0x1cc>)
 8001490:	f005 fdbe 	bl	8007010 <iprintf>
		return 0;
 8001494:	2300      	movs	r3, #0
 8001496:	e08a      	b.n	80015ae <rf_initialize_radio+0x1ae>
	}

	LOG_INFO("Module Available; \x1b[34;1;4mVersion: 0x%x\x1b[0m", version);
 8001498:	7dfb      	ldrb	r3, [r7, #23]
 800149a:	4619      	mov	r1, r3
 800149c:	484c      	ldr	r0, [pc, #304]	@ (80015d0 <rf_initialize_radio+0x1d0>)
 800149e:	f005 fdb7 	bl	8007010 <iprintf>

// Module must be placed in sleep mode before switching to lora.
	rf_register_op_mode_config_t opmode = { 0 };
 80014a2:	2300      	movs	r3, #0
 80014a4:	753b      	strb	r3, [r7, #20]
	opmode.long_range_mode = 1;
 80014a6:	7d3b      	ldrb	r3, [r7, #20]
 80014a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014ac:	753b      	strb	r3, [r7, #20]
	opmode.mode = RF_OP_MODE_SLEEP;
 80014ae:	7d3b      	ldrb	r3, [r7, #20]
 80014b0:	f36f 0302 	bfc	r3, #0, #3
 80014b4:	753b      	strb	r3, [r7, #20]
	if (!rf_spi_write_register(rf_handle, RegOpMode, opmode.op_mode))
 80014b6:	7d3b      	ldrb	r3, [r7, #20]
 80014b8:	461a      	mov	r2, r3
 80014ba:	2101      	movs	r1, #1
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f000 f9a7 	bl	8001810 <rf_spi_write_register>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d101      	bne.n	80014cc <rf_initialize_radio+0xcc>
		return 0;
 80014c8:	2300      	movs	r3, #0
 80014ca:	e070      	b.n	80015ae <rf_initialize_radio+0x1ae>
//	rf_register_dio_mapping_2_config_t diomapping2 = { 0 };
//	if (!rf_spi_write_register(rf_handle, RegDioMapping2,
//			diomapping2.dio_mapping_2))
//		return 0;

	if (rf_handle->rf_post_init_clbk != NULL) {
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	699b      	ldr	r3, [r3, #24]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d002      	beq.n	80014da <rf_initialize_radio+0xda>
		rf_handle->rf_post_init_clbk();
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	699b      	ldr	r3, [r3, #24]
 80014d8:	4798      	blx	r3
	}

// Set up TX and RX FIFO base addresses.
	if (!rf_spi_write_register(rf_handle, RegFifoTxBaseAddr, 0x00)) // previously 0x80
 80014da:	2200      	movs	r2, #0
 80014dc:	210e      	movs	r1, #14
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f000 f996 	bl	8001810 <rf_spi_write_register>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d101      	bne.n	80014ee <rf_initialize_radio+0xee>
		return 0;
 80014ea:	2300      	movs	r3, #0
 80014ec:	e05f      	b.n	80015ae <rf_initialize_radio+0x1ae>
	if (!rf_spi_write_register(rf_handle, RegFifoRxBaseAddr, 0x00))
 80014ee:	2200      	movs	r2, #0
 80014f0:	210f      	movs	r1, #15
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f000 f98c 	bl	8001810 <rf_spi_write_register>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d101      	bne.n	8001502 <rf_initialize_radio+0x102>
		return 0;
 80014fe:	2300      	movs	r3, #0
 8001500:	e055      	b.n	80015ae <rf_initialize_radio+0x1ae>

// Maximum payload length of the RFM95 is 64.
	if (!rf_spi_write_register(rf_handle, RegMaxPayloadLength, 64))
 8001502:	2240      	movs	r2, #64	@ 0x40
 8001504:	2123      	movs	r1, #35	@ 0x23
 8001506:	6878      	ldr	r0, [r7, #4]
 8001508:	f000 f982 	bl	8001810 <rf_spi_write_register>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d101      	bne.n	8001516 <rf_initialize_radio+0x116>
		return 0;
 8001512:	2300      	movs	r3, #0
 8001514:	e04b      	b.n	80015ae <rf_initialize_radio+0x1ae>

// make sure this is defined
	rf_set_frequency(rf_handle, rf_handle->rf_carrier_frequency);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800151a:	4619      	mov	r1, r3
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f000 f85b 	bl	80015d8 <rf_set_frequency>

// Set LNA to the highest gain with 150% boost.
	rf_register_lna_config_t lnaboost = { 0 };
 8001522:	2300      	movs	r3, #0
 8001524:	743b      	strb	r3, [r7, #16]
	if (!rf_spi_read_register(rf_handle, RegLna, &lnaboost.lna_config))
 8001526:	f107 0310 	add.w	r3, r7, #16
 800152a:	461a      	mov	r2, r3
 800152c:	210c      	movs	r1, #12
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f000 f920 	bl	8001774 <rf_spi_read_register>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d101      	bne.n	800153e <rf_initialize_radio+0x13e>
		return 0;
 800153a:	2300      	movs	r3, #0
 800153c:	e037      	b.n	80015ae <rf_initialize_radio+0x1ae>
	lnaboost.LnaBoostHf = 0b11;
 800153e:	7c3b      	ldrb	r3, [r7, #16]
 8001540:	f043 0303 	orr.w	r3, r3, #3
 8001544:	743b      	strb	r3, [r7, #16]
	if (!rf_spi_write_register(rf_handle, RegLna, lnaboost.lna_config))
 8001546:	7c3b      	ldrb	r3, [r7, #16]
 8001548:	461a      	mov	r2, r3
 800154a:	210c      	movs	r1, #12
 800154c:	6878      	ldr	r0, [r7, #4]
 800154e:	f000 f95f 	bl	8001810 <rf_spi_write_register>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d101      	bne.n	800155c <rf_initialize_radio+0x15c>
		return 0;
 8001558:	2300      	movs	r3, #0
 800155a:	e028      	b.n	80015ae <rf_initialize_radio+0x1ae>

// Set auto AGC
	rf_register_modem_config_3_t autoagc = { 0 };
 800155c:	2300      	movs	r3, #0
 800155e:	733b      	strb	r3, [r7, #12]
	autoagc.agc_auto_on = 1;
 8001560:	7b3b      	ldrb	r3, [r7, #12]
 8001562:	f043 0304 	orr.w	r3, r3, #4
 8001566:	733b      	strb	r3, [r7, #12]
	if (!rf_spi_write_register(rf_handle, RegModemConfig3,
 8001568:	7b3b      	ldrb	r3, [r7, #12]
 800156a:	461a      	mov	r2, r3
 800156c:	2126      	movs	r1, #38	@ 0x26
 800156e:	6878      	ldr	r0, [r7, #4]
 8001570:	f000 f94e 	bl	8001810 <rf_spi_write_register>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d101      	bne.n	800157e <rf_initialize_radio+0x17e>
			autoagc.modem_config_3))
		return 0;
 800157a:	2300      	movs	r3, #0
 800157c:	e017      	b.n	80015ae <rf_initialize_radio+0x1ae>

// Set module power to 17dbm.
	if (!rf_set_tx_power(rf_handle, 10))
 800157e:	210a      	movs	r1, #10
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f000 f87b 	bl	800167c <rf_set_tx_power>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d101      	bne.n	8001590 <rf_initialize_radio+0x190>
		return 0;
 800158c:	2300      	movs	r3, #0
 800158e:	e00e      	b.n	80015ae <rf_initialize_radio+0x1ae>
//	idle.long_range_mode = 1;
//	idle.mode = RF_OP_MODE_STDBY;
//	if (!rf_spi_write_register(rf_handle, RegOpMode, idle.op_mode))
//		return 0;

	if (!rf_set_op_mode(rf_handle, RF_OP_MODE_STDBY)) {
 8001590:	2101      	movs	r1, #1
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f7ff fee6 	bl	8001364 <rf_set_op_mode>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d106      	bne.n	80015ac <rf_initialize_radio+0x1ac>
		LOG_ERROR("OP Mode Init error");
 800159e:	2295      	movs	r2, #149	@ 0x95
 80015a0:	4905      	ldr	r1, [pc, #20]	@ (80015b8 <rf_initialize_radio+0x1b8>)
 80015a2:	480c      	ldr	r0, [pc, #48]	@ (80015d4 <rf_initialize_radio+0x1d4>)
 80015a4:	f005 fd34 	bl	8007010 <iprintf>
		return 0;
 80015a8:	2300      	movs	r3, #0
 80015aa:	e000      	b.n	80015ae <rf_initialize_radio+0x1ae>
	}

	return 1;
 80015ac:	2301      	movs	r3, #1
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3718      	adds	r7, #24
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	08009014 	.word	0x08009014
 80015bc:	08009070 	.word	0x08009070
 80015c0:	080090b8 	.word	0x080090b8
 80015c4:	080090bc 	.word	0x080090bc
 80015c8:	080090f0 	.word	0x080090f0
 80015cc:	08009144 	.word	0x08009144
 80015d0:	08009198 	.word	0x08009198
 80015d4:	080091dc 	.word	0x080091dc

080015d8 <rf_set_frequency>:
		return 0;

	return 1;
}

int rf_set_frequency(rf_handle_t *rf_handle, uint32_t rf_carrier_frequency) {
 80015d8:	b5b0      	push	{r4, r5, r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	6039      	str	r1, [r7, #0]

// FQ = (FRF * 32 Mhz) / (2 ^ 19)
	uint64_t frf = ((uint64_t) rf_carrier_frequency << 19) / 32000000;
 80015e2:	6839      	ldr	r1, [r7, #0]
 80015e4:	2000      	movs	r0, #0
 80015e6:	460a      	mov	r2, r1
 80015e8:	4603      	mov	r3, r0
 80015ea:	0b55      	lsrs	r5, r2, #13
 80015ec:	04d4      	lsls	r4, r2, #19
 80015ee:	4a22      	ldr	r2, [pc, #136]	@ (8001678 <rf_set_frequency+0xa0>)
 80015f0:	f04f 0300 	mov.w	r3, #0
 80015f4:	4620      	mov	r0, r4
 80015f6:	4629      	mov	r1, r5
 80015f8:	f7ff fad6 	bl	8000ba8 <__aeabi_uldivmod>
 80015fc:	4602      	mov	r2, r0
 80015fe:	460b      	mov	r3, r1
 8001600:	e9c7 2302 	strd	r2, r3, [r7, #8]

	if (!rf_spi_write_register(rf_handle, RegFrfMsb, (uint8_t) (frf >> 16)))
 8001604:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001608:	f04f 0200 	mov.w	r2, #0
 800160c:	f04f 0300 	mov.w	r3, #0
 8001610:	0c02      	lsrs	r2, r0, #16
 8001612:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001616:	0c0b      	lsrs	r3, r1, #16
 8001618:	b2d3      	uxtb	r3, r2
 800161a:	461a      	mov	r2, r3
 800161c:	2106      	movs	r1, #6
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	f000 f8f6 	bl	8001810 <rf_spi_write_register>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d101      	bne.n	800162e <rf_set_frequency+0x56>
		return 0;
 800162a:	2300      	movs	r3, #0
 800162c:	e020      	b.n	8001670 <rf_set_frequency+0x98>
	if (!rf_spi_write_register(rf_handle, RegFrfMid, (uint8_t) (frf >> 8)))
 800162e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001632:	f04f 0200 	mov.w	r2, #0
 8001636:	f04f 0300 	mov.w	r3, #0
 800163a:	0a02      	lsrs	r2, r0, #8
 800163c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001640:	0a0b      	lsrs	r3, r1, #8
 8001642:	b2d3      	uxtb	r3, r2
 8001644:	461a      	mov	r2, r3
 8001646:	2107      	movs	r1, #7
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	f000 f8e1 	bl	8001810 <rf_spi_write_register>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d101      	bne.n	8001658 <rf_set_frequency+0x80>
		return 0;
 8001654:	2300      	movs	r3, #0
 8001656:	e00b      	b.n	8001670 <rf_set_frequency+0x98>
	if (!rf_spi_write_register(rf_handle, RegFrfLsb, (uint8_t) (frf >> 0)))
 8001658:	7a3b      	ldrb	r3, [r7, #8]
 800165a:	461a      	mov	r2, r3
 800165c:	2108      	movs	r1, #8
 800165e:	6878      	ldr	r0, [r7, #4]
 8001660:	f000 f8d6 	bl	8001810 <rf_spi_write_register>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d101      	bne.n	800166e <rf_set_frequency+0x96>
		return 0;
 800166a:	2300      	movs	r3, #0
 800166c:	e000      	b.n	8001670 <rf_set_frequency+0x98>

	return 1;
 800166e:	2301      	movs	r3, #1
}
 8001670:	4618      	mov	r0, r3
 8001672:	3710      	adds	r7, #16
 8001674:	46bd      	mov	sp, r7
 8001676:	bdb0      	pop	{r4, r5, r7, pc}
 8001678:	01e84800 	.word	0x01e84800

0800167c <rf_set_tx_power>:

int rf_set_tx_power(rf_handle_t *rf_handle, uint8_t rf_power_dbm) {
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	460b      	mov	r3, r1
 8001686:	70fb      	strb	r3, [r7, #3]

	if (!((rf_power_dbm >= 2 && rf_power_dbm <= 17) || (rf_power_dbm == 20))) {
 8001688:	78fb      	ldrb	r3, [r7, #3]
 800168a:	2b01      	cmp	r3, #1
 800168c:	d902      	bls.n	8001694 <rf_set_tx_power+0x18>
 800168e:	78fb      	ldrb	r3, [r7, #3]
 8001690:	2b11      	cmp	r3, #17
 8001692:	d90b      	bls.n	80016ac <rf_set_tx_power+0x30>
 8001694:	78fb      	ldrb	r3, [r7, #3]
 8001696:	2b14      	cmp	r3, #20
 8001698:	d008      	beq.n	80016ac <rf_set_tx_power+0x30>

		LOG_ERROR("Unable to set power to %d out of range.", rf_power_dbm);
 800169a:	78fb      	ldrb	r3, [r7, #3]
 800169c:	f44f 7299 	mov.w	r2, #306	@ 0x132
 80016a0:	4930      	ldr	r1, [pc, #192]	@ (8001764 <rf_set_tx_power+0xe8>)
 80016a2:	4831      	ldr	r0, [pc, #196]	@ (8001768 <rf_set_tx_power+0xec>)
 80016a4:	f005 fcb4 	bl	8007010 <iprintf>
		return 0;
 80016a8:	2300      	movs	r3, #0
 80016aa:	e057      	b.n	800175c <rf_set_tx_power+0xe0>
	}

	rf_register_pa_config_t reg_pa_config;
	uint8_t reg_pa_dac_config = 0;
 80016ac:	2300      	movs	r3, #0
 80016ae:	73fb      	strb	r3, [r7, #15]

	if (rf_power_dbm >= 2 || rf_power_dbm <= 17) {
 80016b0:	78fb      	ldrb	r3, [r7, #3]
 80016b2:	2b01      	cmp	r3, #1
 80016b4:	d802      	bhi.n	80016bc <rf_set_tx_power+0x40>
 80016b6:	78fb      	ldrb	r3, [r7, #3]
 80016b8:	2b11      	cmp	r3, #17
 80016ba:	d814      	bhi.n	80016e6 <rf_set_tx_power+0x6a>
		reg_pa_config.max_power = 7;
 80016bc:	7b3b      	ldrb	r3, [r7, #12]
 80016be:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80016c2:	733b      	strb	r3, [r7, #12]
		reg_pa_config.pa_select = 1;
 80016c4:	7b3b      	ldrb	r3, [r7, #12]
 80016c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016ca:	733b      	strb	r3, [r7, #12]
		reg_pa_config.output_power = (rf_power_dbm - 2);
 80016cc:	78fb      	ldrb	r3, [r7, #3]
 80016ce:	3b02      	subs	r3, #2
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	f003 030f 	and.w	r3, r3, #15
 80016d6:	b2da      	uxtb	r2, r3
 80016d8:	7b3b      	ldrb	r3, [r7, #12]
 80016da:	f362 0303 	bfi	r3, r2, #0, #4
 80016de:	733b      	strb	r3, [r7, #12]
		reg_pa_dac_config = RFM95_REGISTER_PA_DAC_LOW_POWER;
 80016e0:	2384      	movs	r3, #132	@ 0x84
 80016e2:	73fb      	strb	r3, [r7, #15]
 80016e4:	e010      	b.n	8001708 <rf_set_tx_power+0x8c>
	} else if (rf_power_dbm == 20) {
 80016e6:	78fb      	ldrb	r3, [r7, #3]
 80016e8:	2b14      	cmp	r3, #20
 80016ea:	d10d      	bne.n	8001708 <rf_set_tx_power+0x8c>
		reg_pa_config.max_power = 7;
 80016ec:	7b3b      	ldrb	r3, [r7, #12]
 80016ee:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80016f2:	733b      	strb	r3, [r7, #12]
		reg_pa_config.pa_select = 1;
 80016f4:	7b3b      	ldrb	r3, [r7, #12]
 80016f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016fa:	733b      	strb	r3, [r7, #12]
		reg_pa_config.output_power = 15;
 80016fc:	7b3b      	ldrb	r3, [r7, #12]
 80016fe:	f043 030f 	orr.w	r3, r3, #15
 8001702:	733b      	strb	r3, [r7, #12]
		reg_pa_dac_config = RFM95_REGISTER_PA_DAC_HIGH_POWER;
 8001704:	2387      	movs	r3, #135	@ 0x87
 8001706:	73fb      	strb	r3, [r7, #15]
	}

	if (!rf_spi_write_register(rf_handle, RegPaConfig,
 8001708:	7b3b      	ldrb	r3, [r7, #12]
 800170a:	461a      	mov	r2, r3
 800170c:	2109      	movs	r1, #9
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f000 f87e 	bl	8001810 <rf_spi_write_register>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d108      	bne.n	800172c <rf_set_tx_power+0xb0>
			reg_pa_config.pa_config)) {

		LOG_ERROR("Unable to set power to %d SPI write error.", rf_power_dbm);
 800171a:	78fb      	ldrb	r3, [r7, #3]
 800171c:	f44f 72a4 	mov.w	r2, #328	@ 0x148
 8001720:	4910      	ldr	r1, [pc, #64]	@ (8001764 <rf_set_tx_power+0xe8>)
 8001722:	4812      	ldr	r0, [pc, #72]	@ (800176c <rf_set_tx_power+0xf0>)
 8001724:	f005 fc74 	bl	8007010 <iprintf>
		return 0;
 8001728:	2300      	movs	r3, #0
 800172a:	e017      	b.n	800175c <rf_set_tx_power+0xe0>
	}
	if (!rf_spi_write_register(rf_handle, RegPaDac, reg_pa_dac_config)) {
 800172c:	7bfb      	ldrb	r3, [r7, #15]
 800172e:	461a      	mov	r2, r3
 8001730:	214d      	movs	r1, #77	@ 0x4d
 8001732:	6878      	ldr	r0, [r7, #4]
 8001734:	f000 f86c 	bl	8001810 <rf_spi_write_register>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d108      	bne.n	8001750 <rf_set_tx_power+0xd4>

		LOG_ERROR("Unable to set power to %d SPI write error.", rf_power_dbm);
 800173e:	78fb      	ldrb	r3, [r7, #3]
 8001740:	f240 124d 	movw	r2, #333	@ 0x14d
 8001744:	4907      	ldr	r1, [pc, #28]	@ (8001764 <rf_set_tx_power+0xe8>)
 8001746:	4809      	ldr	r0, [pc, #36]	@ (800176c <rf_set_tx_power+0xf0>)
 8001748:	f005 fc62 	bl	8007010 <iprintf>
		return 0;
 800174c:	2300      	movs	r3, #0
 800174e:	e005      	b.n	800175c <rf_set_tx_power+0xe0>
	}

	LOG_INFO("Set power to %d.", rf_power_dbm);
 8001750:	78fb      	ldrb	r3, [r7, #3]
 8001752:	4619      	mov	r1, r3
 8001754:	4806      	ldr	r0, [pc, #24]	@ (8001770 <rf_set_tx_power+0xf4>)
 8001756:	f005 fc5b 	bl	8007010 <iprintf>

	return 1;
 800175a:	2301      	movs	r3, #1
}
 800175c:	4618      	mov	r0, r3
 800175e:	3710      	adds	r7, #16
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	08009014 	.word	0x08009014
 8001768:	08009370 	.word	0x08009370
 800176c:	080093c4 	.word	0x080093c4
 8001770:	08009418 	.word	0x08009418

08001774 <rf_spi_read_register>:

	return 1;
}

int rf_spi_read_register(rf_handle_t *rf_handle, uint8_t rf_register_address,
		uint8_t *rf_register_result) {
 8001774:	b580      	push	{r7, lr}
 8001776:	b086      	sub	sp, #24
 8001778:	af00      	add	r7, sp, #0
 800177a:	60f8      	str	r0, [r7, #12]
 800177c:	460b      	mov	r3, r1
 800177e:	607a      	str	r2, [r7, #4]
 8001780:	72fb      	strb	r3, [r7, #11]

// 0 the MSB since that is the wnr bit. we are reading so it must be 0.
	uint8_t prep_register = rf_register_address & 0x7f;
 8001782:	7afb      	ldrb	r3, [r7, #11]
 8001784:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001788:	b2db      	uxtb	r3, r3
 800178a:	75fb      	strb	r3, [r7, #23]

	HAL_GPIO_WritePin(rf_handle->rf_nss_port, rf_handle->rf_nss_pin,
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	6898      	ldr	r0, [r3, #8]
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	899b      	ldrh	r3, [r3, #12]
 8001794:	2200      	movs	r2, #0
 8001796:	4619      	mov	r1, r3
 8001798:	f001 f9de 	bl	8002b58 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	if (HAL_SPI_Transmit(rf_handle->rf_spi_handle, &prep_register, 1,
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	6818      	ldr	r0, [r3, #0]
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f107 0117 	add.w	r1, r7, #23
 80017a8:	2201      	movs	r2, #1
 80017aa:	f002 fc74 	bl	8004096 <HAL_SPI_Transmit>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d008      	beq.n	80017c6 <rf_spi_read_register+0x52>
			rf_handle->rf_spi_timeout) != HAL_OK) {
		LOG_ERROR("Failed to read register 0x%x", rf_register_address);
 80017b4:	7afb      	ldrb	r3, [r7, #11]
 80017b6:	f44f 72b3 	mov.w	r2, #358	@ 0x166
 80017ba:	4913      	ldr	r1, [pc, #76]	@ (8001808 <rf_spi_read_register+0x94>)
 80017bc:	4813      	ldr	r0, [pc, #76]	@ (800180c <rf_spi_read_register+0x98>)
 80017be:	f005 fc27 	bl	8007010 <iprintf>
		return 0;
 80017c2:	2300      	movs	r3, #0
 80017c4:	e01c      	b.n	8001800 <rf_spi_read_register+0x8c>
	}

	if (HAL_SPI_Receive(rf_handle->rf_spi_handle, rf_register_result, 1,
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	6818      	ldr	r0, [r3, #0]
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	2201      	movs	r2, #1
 80017d0:	6879      	ldr	r1, [r7, #4]
 80017d2:	f002 fdd6 	bl	8004382 <HAL_SPI_Receive>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d008      	beq.n	80017ee <rf_spi_read_register+0x7a>
			rf_handle->rf_spi_timeout) != HAL_OK) {
		LOG_ERROR("Failed to read register 0x%x", rf_register_address);
 80017dc:	7afb      	ldrb	r3, [r7, #11]
 80017de:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 80017e2:	4909      	ldr	r1, [pc, #36]	@ (8001808 <rf_spi_read_register+0x94>)
 80017e4:	4809      	ldr	r0, [pc, #36]	@ (800180c <rf_spi_read_register+0x98>)
 80017e6:	f005 fc13 	bl	8007010 <iprintf>
		return 0;
 80017ea:	2300      	movs	r3, #0
 80017ec:	e008      	b.n	8001800 <rf_spi_read_register+0x8c>
	}

	HAL_GPIO_WritePin(rf_handle->rf_nss_port, rf_handle->rf_nss_pin,
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	6898      	ldr	r0, [r3, #8]
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	899b      	ldrh	r3, [r3, #12]
 80017f6:	2201      	movs	r2, #1
 80017f8:	4619      	mov	r1, r3
 80017fa:	f001 f9ad 	bl	8002b58 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);
	return 1;
 80017fe:	2301      	movs	r3, #1
}
 8001800:	4618      	mov	r0, r3
 8001802:	3718      	adds	r7, #24
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	08009014 	.word	0x08009014
 800180c:	08009440 	.word	0x08009440

08001810 <rf_spi_write_register>:

int rf_spi_write_register(rf_handle_t *rf_handle, uint8_t rf_register_address,
		uint8_t rf_register_value) {
 8001810:	b580      	push	{r7, lr}
 8001812:	b086      	sub	sp, #24
 8001814:	af02      	add	r7, sp, #8
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	460b      	mov	r3, r1
 800181a:	70fb      	strb	r3, [r7, #3]
 800181c:	4613      	mov	r3, r2
 800181e:	70bb      	strb	r3, [r7, #2]
// 1 the MSB since that is the wnr bit. we are writing so it must be 1.
	uint8_t prep_register_buffer[2] = { ((uint8_t) rf_register_address | 0x80u),
 8001820:	78fb      	ldrb	r3, [r7, #3]
 8001822:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001826:	b2db      	uxtb	r3, r3
 8001828:	733b      	strb	r3, [r7, #12]
 800182a:	78bb      	ldrb	r3, [r7, #2]
 800182c:	737b      	strb	r3, [r7, #13]
			rf_register_value };

	HAL_GPIO_WritePin(rf_handle->rf_nss_port, rf_handle->rf_nss_pin,
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6898      	ldr	r0, [r3, #8]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	899b      	ldrh	r3, [r3, #12]
 8001836:	2200      	movs	r2, #0
 8001838:	4619      	mov	r1, r3
 800183a:	f001 f98d 	bl	8002b58 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	if (HAL_SPI_Transmit(rf_handle->rf_spi_handle, prep_register_buffer, 2,
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6818      	ldr	r0, [r3, #0]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	f107 010c 	add.w	r1, r7, #12
 800184a:	2202      	movs	r2, #2
 800184c:	f002 fc23 	bl	8004096 <HAL_SPI_Transmit>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d00b      	beq.n	800186e <rf_spi_write_register+0x5e>
			rf_handle->rf_spi_timeout) != HAL_OK) {
		LOG_ERROR("Failed to set register 0x%x : 0x%x", rf_register_address,
 8001856:	78fa      	ldrb	r2, [r7, #3]
 8001858:	78bb      	ldrb	r3, [r7, #2]
 800185a:	9300      	str	r3, [sp, #0]
 800185c:	4613      	mov	r3, r2
 800185e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001862:	4909      	ldr	r1, [pc, #36]	@ (8001888 <rf_spi_write_register+0x78>)
 8001864:	4809      	ldr	r0, [pc, #36]	@ (800188c <rf_spi_write_register+0x7c>)
 8001866:	f005 fbd3 	bl	8007010 <iprintf>
				rf_register_value);
		return 0;
 800186a:	2300      	movs	r3, #0
 800186c:	e008      	b.n	8001880 <rf_spi_write_register+0x70>
	}

	HAL_GPIO_WritePin(rf_handle->rf_nss_port, rf_handle->rf_nss_pin,
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6898      	ldr	r0, [r3, #8]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	899b      	ldrh	r3, [r3, #12]
 8001876:	2201      	movs	r2, #1
 8001878:	4619      	mov	r1, r3
 800187a:	f001 f96d 	bl	8002b58 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

	return 1;
 800187e:	2301      	movs	r3, #1
}
 8001880:	4618      	mov	r0, r3
 8001882:	3710      	adds	r7, #16
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	08009014 	.word	0x08009014
 800188c:	08009488 	.word	0x08009488

08001890 <rf_reset>:

int rf_reset(rf_handle_t *rf_handle) {
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]

//	printf(
//			"\x1b[33;1;3;4m[Abi's RFlib] [%d] [WARN] : Reseting module\x1b[0m\r\n",
//			rf_handle->rf_module_identifier);

	LOG_WARN("Reseting module");
 8001898:	480f      	ldr	r0, [pc, #60]	@ (80018d8 <rf_reset+0x48>)
 800189a:	f005 fc21 	bl	80070e0 <puts>

	HAL_GPIO_WritePin(rf_handle->rf_nreset_port, rf_handle->rf_nreset_pin,
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6918      	ldr	r0, [r3, #16]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	8a9b      	ldrh	r3, [r3, #20]
 80018a6:	2200      	movs	r2, #0
 80018a8:	4619      	mov	r1, r3
 80018aa:	f001 f955 	bl	8002b58 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
	rf_handle->rf_delay_func(100);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	69db      	ldr	r3, [r3, #28]
 80018b2:	2064      	movs	r0, #100	@ 0x64
 80018b4:	4798      	blx	r3
	HAL_GPIO_WritePin(rf_handle->rf_nreset_port, rf_handle->rf_nreset_pin,
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6918      	ldr	r0, [r3, #16]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	8a9b      	ldrh	r3, [r3, #20]
 80018be:	2201      	movs	r2, #1
 80018c0:	4619      	mov	r1, r3
 80018c2:	f001 f949 	bl	8002b58 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);
	rf_handle->rf_delay_func(100);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	69db      	ldr	r3, [r3, #28]
 80018ca:	2064      	movs	r0, #100	@ 0x64
 80018cc:	4798      	blx	r3

	return 1;
 80018ce:	2301      	movs	r3, #1
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	080094d4 	.word	0x080094d4

080018dc <rf_recieve_single>:

	return 1;
}

int rf_recieve_single(rf_handle_t *rf_handle,
		uint8_t *rf_recieved_packet_length) {
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	6039      	str	r1, [r7, #0]

	uint8_t packet_length = 0;
 80018e6:	2300      	movs	r3, #0
 80018e8:	75fb      	strb	r3, [r7, #23]
	rf_register_irq_flags_t irq_flags = { 0 };
 80018ea:	2300      	movs	r3, #0
 80018ec:	753b      	strb	r3, [r7, #20]

	if (!rf_spi_read_register(rf_handle, RegIrqFlags, &irq_flags.irq_flags)) {
 80018ee:	f107 0314 	add.w	r3, r7, #20
 80018f2:	461a      	mov	r2, r3
 80018f4:	2112      	movs	r1, #18
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f7ff ff3c 	bl	8001774 <rf_spi_read_register>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d107      	bne.n	8001912 <rf_recieve_single+0x36>
		LOG_ERROR("SPI ERROR");
 8001902:	f240 22f1 	movw	r2, #753	@ 0x2f1
 8001906:	4977      	ldr	r1, [pc, #476]	@ (8001ae4 <rf_recieve_single+0x208>)
 8001908:	4877      	ldr	r0, [pc, #476]	@ (8001ae8 <rf_recieve_single+0x20c>)
 800190a:	f005 fb81 	bl	8007010 <iprintf>
		return 0;
 800190e:	2300      	movs	r3, #0
 8001910:	e0e3      	b.n	8001ada <rf_recieve_single+0x1fe>
	}

	// TODO: add implicit mode
	rf_register_modem_config_1_t explicit_mode = { 0 };
 8001912:	2300      	movs	r3, #0
 8001914:	743b      	strb	r3, [r7, #16]

	if (!rf_spi_read_register(rf_handle, RegModemConfig1,
 8001916:	f107 0310 	add.w	r3, r7, #16
 800191a:	461a      	mov	r2, r3
 800191c:	211d      	movs	r1, #29
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	f7ff ff28 	bl	8001774 <rf_spi_read_register>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d107      	bne.n	800193a <rf_recieve_single+0x5e>
			&explicit_mode.modem_config_1)) {
		LOG_ERROR("SPI ERROR");
 800192a:	f240 22fa 	movw	r2, #762	@ 0x2fa
 800192e:	496d      	ldr	r1, [pc, #436]	@ (8001ae4 <rf_recieve_single+0x208>)
 8001930:	486d      	ldr	r0, [pc, #436]	@ (8001ae8 <rf_recieve_single+0x20c>)
 8001932:	f005 fb6d 	bl	8007010 <iprintf>
		return 0;
 8001936:	2300      	movs	r3, #0
 8001938:	e0cf      	b.n	8001ada <rf_recieve_single+0x1fe>
	}

	explicit_mode.implicit_header_mode_on = 0;
 800193a:	7c3b      	ldrb	r3, [r7, #16]
 800193c:	f36f 0300 	bfc	r3, #0, #1
 8001940:	743b      	strb	r3, [r7, #16]

	if (!rf_spi_write_register(rf_handle, RegModemConfig1,
 8001942:	7c3b      	ldrb	r3, [r7, #16]
 8001944:	461a      	mov	r2, r3
 8001946:	211d      	movs	r1, #29
 8001948:	6878      	ldr	r0, [r7, #4]
 800194a:	f7ff ff61 	bl	8001810 <rf_spi_write_register>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d107      	bne.n	8001964 <rf_recieve_single+0x88>
			explicit_mode.modem_config_1)) {
		LOG_ERROR("SPI ERROR");
 8001954:	f240 3202 	movw	r2, #770	@ 0x302
 8001958:	4962      	ldr	r1, [pc, #392]	@ (8001ae4 <rf_recieve_single+0x208>)
 800195a:	4863      	ldr	r0, [pc, #396]	@ (8001ae8 <rf_recieve_single+0x20c>)
 800195c:	f005 fb58 	bl	8007010 <iprintf>
		return 0;
 8001960:	2300      	movs	r3, #0
 8001962:	e0ba      	b.n	8001ada <rf_recieve_single+0x1fe>
	}

	if ((irq_flags.rx_done && !irq_flags.payload_crc_error)) { // check if there is no error and rx is done.
 8001964:	7d3b      	ldrb	r3, [r7, #20]
 8001966:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800196a:	b2db      	uxtb	r3, r3
 800196c:	2b00      	cmp	r3, #0
 800196e:	d05c      	beq.n	8001a2a <rf_recieve_single+0x14e>
 8001970:	7d3b      	ldrb	r3, [r7, #20]
 8001972:	f003 0320 	and.w	r3, r3, #32
 8001976:	b2db      	uxtb	r3, r3
 8001978:	2b00      	cmp	r3, #0
 800197a:	d156      	bne.n	8001a2a <rf_recieve_single+0x14e>
		// clear irq flags. here we can just write the read irq register back to reset
		// any flags that have been raised since its a read reset register.
		if (!rf_spi_write_register(rf_handle, RegIrqFlags,
 800197c:	7d3b      	ldrb	r3, [r7, #20]
 800197e:	461a      	mov	r2, r3
 8001980:	2112      	movs	r1, #18
 8001982:	6878      	ldr	r0, [r7, #4]
 8001984:	f7ff ff44 	bl	8001810 <rf_spi_write_register>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d107      	bne.n	800199e <rf_recieve_single+0xc2>
				irq_flags.irq_flags)) {
			LOG_ERROR("SPI ERROR");
 800198e:	f240 320b 	movw	r2, #779	@ 0x30b
 8001992:	4954      	ldr	r1, [pc, #336]	@ (8001ae4 <rf_recieve_single+0x208>)
 8001994:	4854      	ldr	r0, [pc, #336]	@ (8001ae8 <rf_recieve_single+0x20c>)
 8001996:	f005 fb3b 	bl	8007010 <iprintf>
			return 0;
 800199a:	2300      	movs	r3, #0
 800199c:	e09d      	b.n	8001ada <rf_recieve_single+0x1fe>
		}
		// Since we only support Explicit header mode currently
		// TODO: add check for implicit header mode.
		if (!rf_spi_read_register(rf_handle, RegRxNbBytes, &packet_length)) {
 800199e:	f107 0317 	add.w	r3, r7, #23
 80019a2:	461a      	mov	r2, r3
 80019a4:	2113      	movs	r1, #19
 80019a6:	6878      	ldr	r0, [r7, #4]
 80019a8:	f7ff fee4 	bl	8001774 <rf_spi_read_register>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d107      	bne.n	80019c2 <rf_recieve_single+0xe6>
			LOG_ERROR("SPI ERROR");
 80019b2:	f240 3211 	movw	r2, #785	@ 0x311
 80019b6:	494b      	ldr	r1, [pc, #300]	@ (8001ae4 <rf_recieve_single+0x208>)
 80019b8:	484b      	ldr	r0, [pc, #300]	@ (8001ae8 <rf_recieve_single+0x20c>)
 80019ba:	f005 fb29 	bl	8007010 <iprintf>
			return 0;
 80019be:	2300      	movs	r3, #0
 80019c0:	e08b      	b.n	8001ada <rf_recieve_single+0x1fe>
		}

		//*rf_recieved_packet_length = packet_length; // more verbose than just throwing pointer into read.
		// set fifo address to current rx address.

		uint8_t current_rx_address = 0;
 80019c2:	2300      	movs	r3, #0
 80019c4:	72fb      	strb	r3, [r7, #11]
		if (!rf_spi_read_register(rf_handle, RegFifoRxCurrentAddr,
 80019c6:	f107 030b 	add.w	r3, r7, #11
 80019ca:	461a      	mov	r2, r3
 80019cc:	2110      	movs	r1, #16
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	f7ff fed0 	bl	8001774 <rf_spi_read_register>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d107      	bne.n	80019ea <rf_recieve_single+0x10e>
				&current_rx_address)) {
			LOG_ERROR("SPI ERROR");
 80019da:	f240 321b 	movw	r2, #795	@ 0x31b
 80019de:	4941      	ldr	r1, [pc, #260]	@ (8001ae4 <rf_recieve_single+0x208>)
 80019e0:	4841      	ldr	r0, [pc, #260]	@ (8001ae8 <rf_recieve_single+0x20c>)
 80019e2:	f005 fb15 	bl	8007010 <iprintf>
			return 0;
 80019e6:	2300      	movs	r3, #0
 80019e8:	e077      	b.n	8001ada <rf_recieve_single+0x1fe>
		}

		if (!rf_spi_write_register(rf_handle, RegFifoAddrPtr,
 80019ea:	7afb      	ldrb	r3, [r7, #11]
 80019ec:	461a      	mov	r2, r3
 80019ee:	210d      	movs	r1, #13
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f7ff ff0d 	bl	8001810 <rf_spi_write_register>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d107      	bne.n	8001a0c <rf_recieve_single+0x130>
				current_rx_address)) {
			LOG_ERROR("SPI ERROR");
 80019fc:	f240 3221 	movw	r2, #801	@ 0x321
 8001a00:	4938      	ldr	r1, [pc, #224]	@ (8001ae4 <rf_recieve_single+0x208>)
 8001a02:	4839      	ldr	r0, [pc, #228]	@ (8001ae8 <rf_recieve_single+0x20c>)
 8001a04:	f005 fb04 	bl	8007010 <iprintf>
			return 0;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	e066      	b.n	8001ada <rf_recieve_single+0x1fe>
		}

		// stdby

		if (!rf_set_op_mode(rf_handle, RF_OP_MODE_STDBY)) {
 8001a0c:	2101      	movs	r1, #1
 8001a0e:	6878      	ldr	r0, [r7, #4]
 8001a10:	f7ff fca8 	bl	8001364 <rf_set_op_mode>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d146      	bne.n	8001aa8 <rf_recieve_single+0x1cc>
			LOG_ERROR("OP MODE ERROR");
 8001a1a:	f44f 724a 	mov.w	r2, #808	@ 0x328
 8001a1e:	4931      	ldr	r1, [pc, #196]	@ (8001ae4 <rf_recieve_single+0x208>)
 8001a20:	4832      	ldr	r0, [pc, #200]	@ (8001aec <rf_recieve_single+0x210>)
 8001a22:	f005 faf5 	bl	8007010 <iprintf>
			return 0;
 8001a26:	2300      	movs	r3, #0
 8001a28:	e057      	b.n	8001ada <rf_recieve_single+0x1fe>

		// put the packet length in return paramenter and the caller will read out the data.

	} else {

		rf_register_op_mode_config_t checkopmode = { 0 };
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	723b      	strb	r3, [r7, #8]
		if (!rf_spi_read_register(rf_handle, RegOpMode, &checkopmode.op_mode)) {
 8001a2e:	f107 0308 	add.w	r3, r7, #8
 8001a32:	461a      	mov	r2, r3
 8001a34:	2101      	movs	r1, #1
 8001a36:	6878      	ldr	r0, [r7, #4]
 8001a38:	f7ff fe9c 	bl	8001774 <rf_spi_read_register>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d107      	bne.n	8001a52 <rf_recieve_single+0x176>
			LOG_ERROR("SPI ERROR");
 8001a42:	f240 3232 	movw	r2, #818	@ 0x332
 8001a46:	4927      	ldr	r1, [pc, #156]	@ (8001ae4 <rf_recieve_single+0x208>)
 8001a48:	4827      	ldr	r0, [pc, #156]	@ (8001ae8 <rf_recieve_single+0x20c>)
 8001a4a:	f005 fae1 	bl	8007010 <iprintf>
			return 0;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	e043      	b.n	8001ada <rf_recieve_single+0x1fe>
		}

		if (!checkopmode.long_range_mode
 8001a52:	7a3b      	ldrb	r3, [r7, #8]
 8001a54:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d005      	beq.n	8001a6a <rf_recieve_single+0x18e>
				|| checkopmode.mode != RF_OP_MODE_RX_SINGLE) { // means we are not listening so listen
 8001a5e:	7a3b      	ldrb	r3, [r7, #8]
 8001a60:	f003 0307 	and.w	r3, r3, #7
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	2b06      	cmp	r3, #6
 8001a68:	d01f      	beq.n	8001aaa <rf_recieve_single+0x1ce>

				// reset the fifo to the bottom
			if (!rf_spi_write_register(rf_handle, RegFifoAddrPtr, 0)) {
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	210d      	movs	r1, #13
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	f7ff fece 	bl	8001810 <rf_spi_write_register>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d107      	bne.n	8001a8a <rf_recieve_single+0x1ae>
				LOG_ERROR("SPI ERROR");
 8001a7a:	f240 323b 	movw	r2, #827	@ 0x33b
 8001a7e:	4919      	ldr	r1, [pc, #100]	@ (8001ae4 <rf_recieve_single+0x208>)
 8001a80:	4819      	ldr	r0, [pc, #100]	@ (8001ae8 <rf_recieve_single+0x20c>)
 8001a82:	f005 fac5 	bl	8007010 <iprintf>
				return 0;
 8001a86:	2300      	movs	r3, #0
 8001a88:	e027      	b.n	8001ada <rf_recieve_single+0x1fe>
			}
			// put in single rx mode.
			if (!rf_set_op_mode(rf_handle, RF_OP_MODE_RX_SINGLE)) {
 8001a8a:	2106      	movs	r1, #6
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f7ff fc69 	bl	8001364 <rf_set_op_mode>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d108      	bne.n	8001aaa <rf_recieve_single+0x1ce>
				LOG_ERROR("OP MODE ERROR");
 8001a98:	f44f 7250 	mov.w	r2, #832	@ 0x340
 8001a9c:	4911      	ldr	r1, [pc, #68]	@ (8001ae4 <rf_recieve_single+0x208>)
 8001a9e:	4813      	ldr	r0, [pc, #76]	@ (8001aec <rf_recieve_single+0x210>)
 8001aa0:	f005 fab6 	bl	8007010 <iprintf>
				return 0;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	e018      	b.n	8001ada <rf_recieve_single+0x1fe>
	if ((irq_flags.rx_done && !irq_flags.payload_crc_error)) { // check if there is no error and rx is done.
 8001aa8:	bf00      	nop
			// set to 0 to tell the caller we havent recieved anything
			//*rf_recieved_packet_length = 0;
		}
	}

	rf_register_op_mode_config_t checkopmode = { 0 };
 8001aaa:	2300      	movs	r3, #0
 8001aac:	733b      	strb	r3, [r7, #12]
	if (!rf_spi_read_register(rf_handle, RegOpMode, &checkopmode.op_mode)) {
 8001aae:	f107 030c 	add.w	r3, r7, #12
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	2101      	movs	r1, #1
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f7ff fe5c 	bl	8001774 <rf_spi_read_register>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d107      	bne.n	8001ad2 <rf_recieve_single+0x1f6>
		LOG_ERROR("SPI ERROR");
 8001ac2:	f240 324a 	movw	r2, #842	@ 0x34a
 8001ac6:	4907      	ldr	r1, [pc, #28]	@ (8001ae4 <rf_recieve_single+0x208>)
 8001ac8:	4807      	ldr	r0, [pc, #28]	@ (8001ae8 <rf_recieve_single+0x20c>)
 8001aca:	f005 faa1 	bl	8007010 <iprintf>
		return 0;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	e003      	b.n	8001ada <rf_recieve_single+0x1fe>
	}
	// better to do it down here since packet length local is persistant throughout.
	*rf_recieved_packet_length = packet_length;
 8001ad2:	7dfa      	ldrb	r2, [r7, #23]
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	701a      	strb	r2, [r3, #0]
	return 1;
 8001ad8:	2301      	movs	r3, #1
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3718      	adds	r7, #24
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	08009014 	.word	0x08009014
 8001ae8:	08009504 	.word	0x08009504
 8001aec:	08009674 	.word	0x08009674

08001af0 <rf_read>:

int rf_read(rf_handle_t *rf_handle, uint8_t *rf_recieved_byte) {
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]

	// TODO: Implement rf_available check to see if we have enough bytes.
	// right now the only check is in the rf_read_packet.

	if (!rf_spi_read_register(rf_handle, RegFifo, rf_recieved_byte)) {
 8001afa:	683a      	ldr	r2, [r7, #0]
 8001afc:	2100      	movs	r1, #0
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f7ff fe38 	bl	8001774 <rf_spi_read_register>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d107      	bne.n	8001b1a <rf_read+0x2a>
		LOG_ERROR("rf_read ERROR");
 8001b0a:	f44f 7256 	mov.w	r2, #856	@ 0x358
 8001b0e:	4905      	ldr	r1, [pc, #20]	@ (8001b24 <rf_read+0x34>)
 8001b10:	4805      	ldr	r0, [pc, #20]	@ (8001b28 <rf_read+0x38>)
 8001b12:	f005 fa7d 	bl	8007010 <iprintf>
		return 0;
 8001b16:	2300      	movs	r3, #0
 8001b18:	e000      	b.n	8001b1c <rf_read+0x2c>
	}

	return 1;
 8001b1a:	2301      	movs	r3, #1
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	3708      	adds	r7, #8
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	08009014 	.word	0x08009014
 8001b28:	080096ac 	.word	0x080096ac

08001b2c <rf_read_packet>:

int rf_read_packet(rf_handle_t *rf_handle, uint8_t rf_recieved_packet_length,
		uint8_t *rf_recieved_buffer) {
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b086      	sub	sp, #24
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	60f8      	str	r0, [r7, #12]
 8001b34:	460b      	mov	r3, r1
 8001b36:	607a      	str	r2, [r7, #4]
 8001b38:	72fb      	strb	r3, [r7, #11]

	if (rf_recieved_packet_length == 0) {
 8001b3a:	7afb      	ldrb	r3, [r7, #11]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d107      	bne.n	8001b50 <rf_read_packet+0x24>
		LOG_ERROR("Read packet called with packet length 0");
 8001b40:	f240 3263 	movw	r2, #867	@ 0x363
 8001b44:	4916      	ldr	r1, [pc, #88]	@ (8001ba0 <rf_read_packet+0x74>)
 8001b46:	4817      	ldr	r0, [pc, #92]	@ (8001ba4 <rf_read_packet+0x78>)
 8001b48:	f005 fa62 	bl	8007010 <iprintf>
		return 0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	e022      	b.n	8001b96 <rf_read_packet+0x6a>
	}

	uint8_t rec_byte = 0;
 8001b50:	2300      	movs	r3, #0
 8001b52:	74fb      	strb	r3, [r7, #19]

	for (int i = 0; i < rf_recieved_packet_length; i++) {
 8001b54:	2300      	movs	r3, #0
 8001b56:	617b      	str	r3, [r7, #20]
 8001b58:	e018      	b.n	8001b8c <rf_read_packet+0x60>
		if (!rf_read(rf_handle, &rec_byte)) {
 8001b5a:	f107 0313 	add.w	r3, r7, #19
 8001b5e:	4619      	mov	r1, r3
 8001b60:	68f8      	ldr	r0, [r7, #12]
 8001b62:	f7ff ffc5 	bl	8001af0 <rf_read>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d107      	bne.n	8001b7c <rf_read_packet+0x50>
			LOG_ERROR("FIFO READ ERROR");
 8001b6c:	f240 326b 	movw	r2, #875	@ 0x36b
 8001b70:	490b      	ldr	r1, [pc, #44]	@ (8001ba0 <rf_read_packet+0x74>)
 8001b72:	480d      	ldr	r0, [pc, #52]	@ (8001ba8 <rf_read_packet+0x7c>)
 8001b74:	f005 fa4c 	bl	8007010 <iprintf>
			return 0;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	e00c      	b.n	8001b96 <rf_read_packet+0x6a>
		}
		rf_recieved_buffer[i] = rec_byte;
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	4413      	add	r3, r2
 8001b82:	7cfa      	ldrb	r2, [r7, #19]
 8001b84:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < rf_recieved_packet_length; i++) {
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	3301      	adds	r3, #1
 8001b8a:	617b      	str	r3, [r7, #20]
 8001b8c:	7afb      	ldrb	r3, [r7, #11]
 8001b8e:	697a      	ldr	r2, [r7, #20]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	dbe2      	blt.n	8001b5a <rf_read_packet+0x2e>
	}

	return 1;
 8001b94:	2301      	movs	r3, #1
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3718      	adds	r7, #24
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	08009014 	.word	0x08009014
 8001ba4:	080096e4 	.word	0x080096e4
 8001ba8:	08009738 	.word	0x08009738

08001bac <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001bb0:	4b1b      	ldr	r3, [pc, #108]	@ (8001c20 <MX_SPI1_Init+0x74>)
 8001bb2:	4a1c      	ldr	r2, [pc, #112]	@ (8001c24 <MX_SPI1_Init+0x78>)
 8001bb4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001bb6:	4b1a      	ldr	r3, [pc, #104]	@ (8001c20 <MX_SPI1_Init+0x74>)
 8001bb8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001bbc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001bbe:	4b18      	ldr	r3, [pc, #96]	@ (8001c20 <MX_SPI1_Init+0x74>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001bc4:	4b16      	ldr	r3, [pc, #88]	@ (8001c20 <MX_SPI1_Init+0x74>)
 8001bc6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001bca:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bcc:	4b14      	ldr	r3, [pc, #80]	@ (8001c20 <MX_SPI1_Init+0x74>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bd2:	4b13      	ldr	r3, [pc, #76]	@ (8001c20 <MX_SPI1_Init+0x74>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001bd8:	4b11      	ldr	r3, [pc, #68]	@ (8001c20 <MX_SPI1_Init+0x74>)
 8001bda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001bde:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001be0:	4b0f      	ldr	r3, [pc, #60]	@ (8001c20 <MX_SPI1_Init+0x74>)
 8001be2:	2228      	movs	r2, #40	@ 0x28
 8001be4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001be6:	4b0e      	ldr	r3, [pc, #56]	@ (8001c20 <MX_SPI1_Init+0x74>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bec:	4b0c      	ldr	r3, [pc, #48]	@ (8001c20 <MX_SPI1_Init+0x74>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bf2:	4b0b      	ldr	r3, [pc, #44]	@ (8001c20 <MX_SPI1_Init+0x74>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001bf8:	4b09      	ldr	r3, [pc, #36]	@ (8001c20 <MX_SPI1_Init+0x74>)
 8001bfa:	2207      	movs	r2, #7
 8001bfc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001bfe:	4b08      	ldr	r3, [pc, #32]	@ (8001c20 <MX_SPI1_Init+0x74>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001c04:	4b06      	ldr	r3, [pc, #24]	@ (8001c20 <MX_SPI1_Init+0x74>)
 8001c06:	2208      	movs	r2, #8
 8001c08:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c0a:	4805      	ldr	r0, [pc, #20]	@ (8001c20 <MX_SPI1_Init+0x74>)
 8001c0c:	f002 f9a0 	bl	8003f50 <HAL_SPI_Init>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001c16:	f7ff fb61 	bl	80012dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c1a:	bf00      	nop
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	20000218 	.word	0x20000218
 8001c24:	40013000 	.word	0x40013000

08001c28 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b08a      	sub	sp, #40	@ 0x28
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c30:	f107 0314 	add.w	r3, r7, #20
 8001c34:	2200      	movs	r2, #0
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	605a      	str	r2, [r3, #4]
 8001c3a:	609a      	str	r2, [r3, #8]
 8001c3c:	60da      	str	r2, [r3, #12]
 8001c3e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a17      	ldr	r2, [pc, #92]	@ (8001ca4 <HAL_SPI_MspInit+0x7c>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d128      	bne.n	8001c9c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c4a:	4b17      	ldr	r3, [pc, #92]	@ (8001ca8 <HAL_SPI_MspInit+0x80>)
 8001c4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c4e:	4a16      	ldr	r2, [pc, #88]	@ (8001ca8 <HAL_SPI_MspInit+0x80>)
 8001c50:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001c54:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c56:	4b14      	ldr	r3, [pc, #80]	@ (8001ca8 <HAL_SPI_MspInit+0x80>)
 8001c58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c5e:	613b      	str	r3, [r7, #16]
 8001c60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c62:	4b11      	ldr	r3, [pc, #68]	@ (8001ca8 <HAL_SPI_MspInit+0x80>)
 8001c64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c66:	4a10      	ldr	r2, [pc, #64]	@ (8001ca8 <HAL_SPI_MspInit+0x80>)
 8001c68:	f043 0301 	orr.w	r3, r3, #1
 8001c6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c6e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca8 <HAL_SPI_MspInit+0x80>)
 8001c70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c72:	f003 0301 	and.w	r3, r3, #1
 8001c76:	60fb      	str	r3, [r7, #12]
 8001c78:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001c7a:	23e0      	movs	r3, #224	@ 0xe0
 8001c7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c7e:	2302      	movs	r3, #2
 8001c80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c82:	2300      	movs	r3, #0
 8001c84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c86:	2303      	movs	r3, #3
 8001c88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c8a:	2305      	movs	r3, #5
 8001c8c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c8e:	f107 0314 	add.w	r3, r7, #20
 8001c92:	4619      	mov	r1, r3
 8001c94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c98:	f000 fdf4 	bl	8002884 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001c9c:	bf00      	nop
 8001c9e:	3728      	adds	r7, #40	@ 0x28
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	40013000 	.word	0x40013000
 8001ca8:	40021000 	.word	0x40021000

08001cac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b083      	sub	sp, #12
 8001cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cb2:	4b0f      	ldr	r3, [pc, #60]	@ (8001cf0 <HAL_MspInit+0x44>)
 8001cb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cb6:	4a0e      	ldr	r2, [pc, #56]	@ (8001cf0 <HAL_MspInit+0x44>)
 8001cb8:	f043 0301 	orr.w	r3, r3, #1
 8001cbc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001cbe:	4b0c      	ldr	r3, [pc, #48]	@ (8001cf0 <HAL_MspInit+0x44>)
 8001cc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	607b      	str	r3, [r7, #4]
 8001cc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cca:	4b09      	ldr	r3, [pc, #36]	@ (8001cf0 <HAL_MspInit+0x44>)
 8001ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cce:	4a08      	ldr	r2, [pc, #32]	@ (8001cf0 <HAL_MspInit+0x44>)
 8001cd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cd4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cd6:	4b06      	ldr	r3, [pc, #24]	@ (8001cf0 <HAL_MspInit+0x44>)
 8001cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cde:	603b      	str	r3, [r7, #0]
 8001ce0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ce2:	bf00      	nop
 8001ce4:	370c      	adds	r7, #12
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	40021000 	.word	0x40021000

08001cf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8001cf8:	f001 fdc6 	bl	8003888 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8001cfc:	bf00      	nop
 8001cfe:	e7fd      	b.n	8001cfc <NMI_Handler+0x8>

08001d00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
//	GPIO_InitStruct.Pin = LED_D3_PWM_Pin;
//	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
//	GPIO_InitStruct.Pull = GPIO_NOPULL;
//	HAL_GPIO_Init(LED_D3_PWM_GPIO_Port, &GPIO_InitStruct);
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d04:	bf00      	nop
 8001d06:	e7fd      	b.n	8001d04 <HardFault_Handler+0x4>

08001d08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d0c:	bf00      	nop
 8001d0e:	e7fd      	b.n	8001d0c <MemManage_Handler+0x4>

08001d10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d14:	bf00      	nop
 8001d16:	e7fd      	b.n	8001d14 <BusFault_Handler+0x4>

08001d18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d1c:	bf00      	nop
 8001d1e:	e7fd      	b.n	8001d1c <UsageFault_Handler+0x4>

08001d20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d24:	bf00      	nop
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr

08001d2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d32:	bf00      	nop
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr

08001d3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d40:	bf00      	nop
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr

08001d4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d4a:	b580      	push	{r7, lr}
 8001d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d4e:	f000 fb73 	bl	8002438 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d52:	bf00      	nop
 8001d54:	bd80      	pop	{r7, pc}

08001d56 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d56:	b480      	push	{r7}
 8001d58:	af00      	add	r7, sp, #0
  return 1;
 8001d5a:	2301      	movs	r3, #1
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr

08001d66 <_kill>:

int _kill(int pid, int sig)
{
 8001d66:	b580      	push	{r7, lr}
 8001d68:	b082      	sub	sp, #8
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	6078      	str	r0, [r7, #4]
 8001d6e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d70:	f005 fae8 	bl	8007344 <__errno>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2216      	movs	r2, #22
 8001d78:	601a      	str	r2, [r3, #0]
  return -1;
 8001d7a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3708      	adds	r7, #8
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}

08001d86 <_exit>:

void _exit (int status)
{
 8001d86:	b580      	push	{r7, lr}
 8001d88:	b082      	sub	sp, #8
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d8e:	f04f 31ff 	mov.w	r1, #4294967295
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f7ff ffe7 	bl	8001d66 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d98:	bf00      	nop
 8001d9a:	e7fd      	b.n	8001d98 <_exit+0x12>

08001d9c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b086      	sub	sp, #24
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	60b9      	str	r1, [r7, #8]
 8001da6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da8:	2300      	movs	r3, #0
 8001daa:	617b      	str	r3, [r7, #20]
 8001dac:	e00a      	b.n	8001dc4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001dae:	f3af 8000 	nop.w
 8001db2:	4601      	mov	r1, r0
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	1c5a      	adds	r2, r3, #1
 8001db8:	60ba      	str	r2, [r7, #8]
 8001dba:	b2ca      	uxtb	r2, r1
 8001dbc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	617b      	str	r3, [r7, #20]
 8001dc4:	697a      	ldr	r2, [r7, #20]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	dbf0      	blt.n	8001dae <_read+0x12>
  }

  return len;
 8001dcc:	687b      	ldr	r3, [r7, #4]
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3718      	adds	r7, #24
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}

08001dd6 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001dd6:	b480      	push	{r7}
 8001dd8:	b083      	sub	sp, #12
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001dde:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	370c      	adds	r7, #12
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr

08001dee <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001dee:	b480      	push	{r7}
 8001df0:	b083      	sub	sp, #12
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
 8001df6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001dfe:	605a      	str	r2, [r3, #4]
  return 0;
 8001e00:	2300      	movs	r3, #0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr

08001e0e <_isatty>:

int _isatty(int file)
{
 8001e0e:	b480      	push	{r7}
 8001e10:	b083      	sub	sp, #12
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e16:	2301      	movs	r3, #1
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	370c      	adds	r7, #12
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr

08001e24 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b085      	sub	sp, #20
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	60f8      	str	r0, [r7, #12]
 8001e2c:	60b9      	str	r1, [r7, #8]
 8001e2e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3714      	adds	r7, #20
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
	...

08001e40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b086      	sub	sp, #24
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e48:	4a14      	ldr	r2, [pc, #80]	@ (8001e9c <_sbrk+0x5c>)
 8001e4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ea0 <_sbrk+0x60>)
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e54:	4b13      	ldr	r3, [pc, #76]	@ (8001ea4 <_sbrk+0x64>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d102      	bne.n	8001e62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e5c:	4b11      	ldr	r3, [pc, #68]	@ (8001ea4 <_sbrk+0x64>)
 8001e5e:	4a12      	ldr	r2, [pc, #72]	@ (8001ea8 <_sbrk+0x68>)
 8001e60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e62:	4b10      	ldr	r3, [pc, #64]	@ (8001ea4 <_sbrk+0x64>)
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4413      	add	r3, r2
 8001e6a:	693a      	ldr	r2, [r7, #16]
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d207      	bcs.n	8001e80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e70:	f005 fa68 	bl	8007344 <__errno>
 8001e74:	4603      	mov	r3, r0
 8001e76:	220c      	movs	r2, #12
 8001e78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e7e:	e009      	b.n	8001e94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e80:	4b08      	ldr	r3, [pc, #32]	@ (8001ea4 <_sbrk+0x64>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e86:	4b07      	ldr	r3, [pc, #28]	@ (8001ea4 <_sbrk+0x64>)
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4413      	add	r3, r2
 8001e8e:	4a05      	ldr	r2, [pc, #20]	@ (8001ea4 <_sbrk+0x64>)
 8001e90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e92:	68fb      	ldr	r3, [r7, #12]
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	3718      	adds	r7, #24
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	20010000 	.word	0x20010000
 8001ea0:	00000400 	.word	0x00000400
 8001ea4:	2000027c 	.word	0x2000027c
 8001ea8:	200004f0 	.word	0x200004f0

08001eac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001eb0:	4b06      	ldr	r3, [pc, #24]	@ (8001ecc <SystemInit+0x20>)
 8001eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001eb6:	4a05      	ldr	r2, [pc, #20]	@ (8001ecc <SystemInit+0x20>)
 8001eb8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ebc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001ec0:	bf00      	nop
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	e000ed00 	.word	0xe000ed00

08001ed0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b09a      	sub	sp, #104	@ 0x68
 8001ed4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ed6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001eda:	2200      	movs	r2, #0
 8001edc:	601a      	str	r2, [r3, #0]
 8001ede:	605a      	str	r2, [r3, #4]
 8001ee0:	609a      	str	r2, [r3, #8]
 8001ee2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ee4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001ee8:	2200      	movs	r2, #0
 8001eea:	601a      	str	r2, [r3, #0]
 8001eec:	605a      	str	r2, [r3, #4]
 8001eee:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ef0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	601a      	str	r2, [r3, #0]
 8001ef8:	605a      	str	r2, [r3, #4]
 8001efa:	609a      	str	r2, [r3, #8]
 8001efc:	60da      	str	r2, [r3, #12]
 8001efe:	611a      	str	r2, [r3, #16]
 8001f00:	615a      	str	r2, [r3, #20]
 8001f02:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f04:	1d3b      	adds	r3, r7, #4
 8001f06:	222c      	movs	r2, #44	@ 0x2c
 8001f08:	2100      	movs	r1, #0
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f005 f9c8 	bl	80072a0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f10:	4b43      	ldr	r3, [pc, #268]	@ (8002020 <MX_TIM1_Init+0x150>)
 8001f12:	4a44      	ldr	r2, [pc, #272]	@ (8002024 <MX_TIM1_Init+0x154>)
 8001f14:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8000-1;
 8001f16:	4b42      	ldr	r3, [pc, #264]	@ (8002020 <MX_TIM1_Init+0x150>)
 8001f18:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001f1c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f1e:	4b40      	ldr	r3, [pc, #256]	@ (8002020 <MX_TIM1_Init+0x150>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8001f24:	4b3e      	ldr	r3, [pc, #248]	@ (8002020 <MX_TIM1_Init+0x150>)
 8001f26:	2263      	movs	r2, #99	@ 0x63
 8001f28:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f2a:	4b3d      	ldr	r3, [pc, #244]	@ (8002020 <MX_TIM1_Init+0x150>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001f30:	4b3b      	ldr	r3, [pc, #236]	@ (8002020 <MX_TIM1_Init+0x150>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f36:	4b3a      	ldr	r3, [pc, #232]	@ (8002020 <MX_TIM1_Init+0x150>)
 8001f38:	2280      	movs	r2, #128	@ 0x80
 8001f3a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001f3c:	4838      	ldr	r0, [pc, #224]	@ (8002020 <MX_TIM1_Init+0x150>)
 8001f3e:	f002 ff33 	bl	8004da8 <HAL_TIM_Base_Init>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001f48:	f7ff f9c8 	bl	80012dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f50:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001f52:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001f56:	4619      	mov	r1, r3
 8001f58:	4831      	ldr	r0, [pc, #196]	@ (8002020 <MX_TIM1_Init+0x150>)
 8001f5a:	f003 f8f1 	bl	8005140 <HAL_TIM_ConfigClockSource>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d001      	beq.n	8001f68 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001f64:	f7ff f9ba 	bl	80012dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001f68:	482d      	ldr	r0, [pc, #180]	@ (8002020 <MX_TIM1_Init+0x150>)
 8001f6a:	f002 ff74 	bl	8004e56 <HAL_TIM_PWM_Init>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001f74:	f7ff f9b2 	bl	80012dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f80:	2300      	movs	r3, #0
 8001f82:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f84:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4825      	ldr	r0, [pc, #148]	@ (8002020 <MX_TIM1_Init+0x150>)
 8001f8c:	f003 fd2a 	bl	80059e4 <HAL_TIMEx_MasterConfigSynchronization>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001f96:	f7ff f9a1 	bl	80012dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f9a:	2360      	movs	r3, #96	@ 0x60
 8001f9c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001faa:	2300      	movs	r3, #0
 8001fac:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001fb6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001fba:	2204      	movs	r2, #4
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	4818      	ldr	r0, [pc, #96]	@ (8002020 <MX_TIM1_Init+0x150>)
 8001fc0:	f002 ffaa 	bl	8004f18 <HAL_TIM_PWM_ConfigChannel>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d001      	beq.n	8001fce <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001fca:	f7ff f987 	bl	80012dc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001fe2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fe6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001fec:	2300      	movs	r3, #0
 8001fee:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001ff0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ff4:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001ffe:	1d3b      	adds	r3, r7, #4
 8002000:	4619      	mov	r1, r3
 8002002:	4807      	ldr	r0, [pc, #28]	@ (8002020 <MX_TIM1_Init+0x150>)
 8002004:	f003 fd54 	bl	8005ab0 <HAL_TIMEx_ConfigBreakDeadTime>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800200e:	f7ff f965 	bl	80012dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002012:	4803      	ldr	r0, [pc, #12]	@ (8002020 <MX_TIM1_Init+0x150>)
 8002014:	f000 f8b0 	bl	8002178 <HAL_TIM_MspPostInit>

}
 8002018:	bf00      	nop
 800201a:	3768      	adds	r7, #104	@ 0x68
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	20000280 	.word	0x20000280
 8002024:	40012c00 	.word	0x40012c00

08002028 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b08e      	sub	sp, #56	@ 0x38
 800202c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800202e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002032:	2200      	movs	r2, #0
 8002034:	601a      	str	r2, [r3, #0]
 8002036:	605a      	str	r2, [r3, #4]
 8002038:	609a      	str	r2, [r3, #8]
 800203a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800203c:	f107 031c 	add.w	r3, r7, #28
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	605a      	str	r2, [r3, #4]
 8002046:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002048:	463b      	mov	r3, r7
 800204a:	2200      	movs	r2, #0
 800204c:	601a      	str	r2, [r3, #0]
 800204e:	605a      	str	r2, [r3, #4]
 8002050:	609a      	str	r2, [r3, #8]
 8002052:	60da      	str	r2, [r3, #12]
 8002054:	611a      	str	r2, [r3, #16]
 8002056:	615a      	str	r2, [r3, #20]
 8002058:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800205a:	4b2d      	ldr	r3, [pc, #180]	@ (8002110 <MX_TIM2_Init+0xe8>)
 800205c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002060:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000-1;
 8002062:	4b2b      	ldr	r3, [pc, #172]	@ (8002110 <MX_TIM2_Init+0xe8>)
 8002064:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8002068:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800206a:	4b29      	ldr	r3, [pc, #164]	@ (8002110 <MX_TIM2_Init+0xe8>)
 800206c:	2200      	movs	r2, #0
 800206e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002070:	4b27      	ldr	r3, [pc, #156]	@ (8002110 <MX_TIM2_Init+0xe8>)
 8002072:	2263      	movs	r2, #99	@ 0x63
 8002074:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002076:	4b26      	ldr	r3, [pc, #152]	@ (8002110 <MX_TIM2_Init+0xe8>)
 8002078:	2200      	movs	r2, #0
 800207a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800207c:	4b24      	ldr	r3, [pc, #144]	@ (8002110 <MX_TIM2_Init+0xe8>)
 800207e:	2280      	movs	r2, #128	@ 0x80
 8002080:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002082:	4823      	ldr	r0, [pc, #140]	@ (8002110 <MX_TIM2_Init+0xe8>)
 8002084:	f002 fe90 	bl	8004da8 <HAL_TIM_Base_Init>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800208e:	f7ff f925 	bl	80012dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002092:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002096:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002098:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800209c:	4619      	mov	r1, r3
 800209e:	481c      	ldr	r0, [pc, #112]	@ (8002110 <MX_TIM2_Init+0xe8>)
 80020a0:	f003 f84e 	bl	8005140 <HAL_TIM_ConfigClockSource>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80020aa:	f7ff f917 	bl	80012dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80020ae:	4818      	ldr	r0, [pc, #96]	@ (8002110 <MX_TIM2_Init+0xe8>)
 80020b0:	f002 fed1 	bl	8004e56 <HAL_TIM_PWM_Init>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80020ba:	f7ff f90f 	bl	80012dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020be:	2300      	movs	r3, #0
 80020c0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020c2:	2300      	movs	r3, #0
 80020c4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020c6:	f107 031c 	add.w	r3, r7, #28
 80020ca:	4619      	mov	r1, r3
 80020cc:	4810      	ldr	r0, [pc, #64]	@ (8002110 <MX_TIM2_Init+0xe8>)
 80020ce:	f003 fc89 	bl	80059e4 <HAL_TIMEx_MasterConfigSynchronization>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80020d8:	f7ff f900 	bl	80012dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020dc:	2360      	movs	r3, #96	@ 0x60
 80020de:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80020e0:	2300      	movs	r3, #0
 80020e2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020e4:	2300      	movs	r3, #0
 80020e6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020e8:	2300      	movs	r3, #0
 80020ea:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80020ec:	463b      	mov	r3, r7
 80020ee:	2204      	movs	r2, #4
 80020f0:	4619      	mov	r1, r3
 80020f2:	4807      	ldr	r0, [pc, #28]	@ (8002110 <MX_TIM2_Init+0xe8>)
 80020f4:	f002 ff10 	bl	8004f18 <HAL_TIM_PWM_ConfigChannel>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80020fe:	f7ff f8ed 	bl	80012dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002102:	4803      	ldr	r0, [pc, #12]	@ (8002110 <MX_TIM2_Init+0xe8>)
 8002104:	f000 f838 	bl	8002178 <HAL_TIM_MspPostInit>

}
 8002108:	bf00      	nop
 800210a:	3738      	adds	r7, #56	@ 0x38
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	200002cc 	.word	0x200002cc

08002114 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002114:	b480      	push	{r7}
 8002116:	b085      	sub	sp, #20
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a13      	ldr	r2, [pc, #76]	@ (8002170 <HAL_TIM_Base_MspInit+0x5c>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d10c      	bne.n	8002140 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002126:	4b13      	ldr	r3, [pc, #76]	@ (8002174 <HAL_TIM_Base_MspInit+0x60>)
 8002128:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800212a:	4a12      	ldr	r2, [pc, #72]	@ (8002174 <HAL_TIM_Base_MspInit+0x60>)
 800212c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002130:	6613      	str	r3, [r2, #96]	@ 0x60
 8002132:	4b10      	ldr	r3, [pc, #64]	@ (8002174 <HAL_TIM_Base_MspInit+0x60>)
 8002134:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002136:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800213a:	60fb      	str	r3, [r7, #12]
 800213c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800213e:	e010      	b.n	8002162 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM2)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002148:	d10b      	bne.n	8002162 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800214a:	4b0a      	ldr	r3, [pc, #40]	@ (8002174 <HAL_TIM_Base_MspInit+0x60>)
 800214c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800214e:	4a09      	ldr	r2, [pc, #36]	@ (8002174 <HAL_TIM_Base_MspInit+0x60>)
 8002150:	f043 0301 	orr.w	r3, r3, #1
 8002154:	6593      	str	r3, [r2, #88]	@ 0x58
 8002156:	4b07      	ldr	r3, [pc, #28]	@ (8002174 <HAL_TIM_Base_MspInit+0x60>)
 8002158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800215a:	f003 0301 	and.w	r3, r3, #1
 800215e:	60bb      	str	r3, [r7, #8]
 8002160:	68bb      	ldr	r3, [r7, #8]
}
 8002162:	bf00      	nop
 8002164:	3714      	adds	r7, #20
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
 800216e:	bf00      	nop
 8002170:	40012c00 	.word	0x40012c00
 8002174:	40021000 	.word	0x40021000

08002178 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b08a      	sub	sp, #40	@ 0x28
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002180:	f107 0314 	add.w	r3, r7, #20
 8002184:	2200      	movs	r2, #0
 8002186:	601a      	str	r2, [r3, #0]
 8002188:	605a      	str	r2, [r3, #4]
 800218a:	609a      	str	r2, [r3, #8]
 800218c:	60da      	str	r2, [r3, #12]
 800218e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a23      	ldr	r2, [pc, #140]	@ (8002224 <HAL_TIM_MspPostInit+0xac>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d11e      	bne.n	80021d8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800219a:	4b23      	ldr	r3, [pc, #140]	@ (8002228 <HAL_TIM_MspPostInit+0xb0>)
 800219c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800219e:	4a22      	ldr	r2, [pc, #136]	@ (8002228 <HAL_TIM_MspPostInit+0xb0>)
 80021a0:	f043 0301 	orr.w	r3, r3, #1
 80021a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021a6:	4b20      	ldr	r3, [pc, #128]	@ (8002228 <HAL_TIM_MspPostInit+0xb0>)
 80021a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021aa:	f003 0301 	and.w	r3, r3, #1
 80021ae:	613b      	str	r3, [r7, #16]
 80021b0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = LED_D2_PWM_Pin;
 80021b2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b8:	2302      	movs	r3, #2
 80021ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021bc:	2300      	movs	r3, #0
 80021be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c0:	2300      	movs	r3, #0
 80021c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80021c4:	2301      	movs	r3, #1
 80021c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(LED_D2_PWM_GPIO_Port, &GPIO_InitStruct);
 80021c8:	f107 0314 	add.w	r3, r7, #20
 80021cc:	4619      	mov	r1, r3
 80021ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021d2:	f000 fb57 	bl	8002884 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80021d6:	e021      	b.n	800221c <HAL_TIM_MspPostInit+0xa4>
  else if(timHandle->Instance==TIM2)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021e0:	d11c      	bne.n	800221c <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021e2:	4b11      	ldr	r3, [pc, #68]	@ (8002228 <HAL_TIM_MspPostInit+0xb0>)
 80021e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021e6:	4a10      	ldr	r2, [pc, #64]	@ (8002228 <HAL_TIM_MspPostInit+0xb0>)
 80021e8:	f043 0301 	orr.w	r3, r3, #1
 80021ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002228 <HAL_TIM_MspPostInit+0xb0>)
 80021f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021f2:	f003 0301 	and.w	r3, r3, #1
 80021f6:	60fb      	str	r3, [r7, #12]
 80021f8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_D3_PWM_Pin;
 80021fa:	2302      	movs	r3, #2
 80021fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021fe:	2302      	movs	r3, #2
 8002200:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002202:	2300      	movs	r3, #0
 8002204:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002206:	2300      	movs	r3, #0
 8002208:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800220a:	2301      	movs	r3, #1
 800220c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(LED_D3_PWM_GPIO_Port, &GPIO_InitStruct);
 800220e:	f107 0314 	add.w	r3, r7, #20
 8002212:	4619      	mov	r1, r3
 8002214:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002218:	f000 fb34 	bl	8002884 <HAL_GPIO_Init>
}
 800221c:	bf00      	nop
 800221e:	3728      	adds	r7, #40	@ 0x28
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	40012c00 	.word	0x40012c00
 8002228:	40021000 	.word	0x40021000

0800222c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002230:	4b14      	ldr	r3, [pc, #80]	@ (8002284 <MX_USART2_UART_Init+0x58>)
 8002232:	4a15      	ldr	r2, [pc, #84]	@ (8002288 <MX_USART2_UART_Init+0x5c>)
 8002234:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002236:	4b13      	ldr	r3, [pc, #76]	@ (8002284 <MX_USART2_UART_Init+0x58>)
 8002238:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800223c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800223e:	4b11      	ldr	r3, [pc, #68]	@ (8002284 <MX_USART2_UART_Init+0x58>)
 8002240:	2200      	movs	r2, #0
 8002242:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002244:	4b0f      	ldr	r3, [pc, #60]	@ (8002284 <MX_USART2_UART_Init+0x58>)
 8002246:	2200      	movs	r2, #0
 8002248:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800224a:	4b0e      	ldr	r3, [pc, #56]	@ (8002284 <MX_USART2_UART_Init+0x58>)
 800224c:	2200      	movs	r2, #0
 800224e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002250:	4b0c      	ldr	r3, [pc, #48]	@ (8002284 <MX_USART2_UART_Init+0x58>)
 8002252:	220c      	movs	r2, #12
 8002254:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002256:	4b0b      	ldr	r3, [pc, #44]	@ (8002284 <MX_USART2_UART_Init+0x58>)
 8002258:	2200      	movs	r2, #0
 800225a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800225c:	4b09      	ldr	r3, [pc, #36]	@ (8002284 <MX_USART2_UART_Init+0x58>)
 800225e:	2200      	movs	r2, #0
 8002260:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002262:	4b08      	ldr	r3, [pc, #32]	@ (8002284 <MX_USART2_UART_Init+0x58>)
 8002264:	2200      	movs	r2, #0
 8002266:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002268:	4b06      	ldr	r3, [pc, #24]	@ (8002284 <MX_USART2_UART_Init+0x58>)
 800226a:	2200      	movs	r2, #0
 800226c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800226e:	4805      	ldr	r0, [pc, #20]	@ (8002284 <MX_USART2_UART_Init+0x58>)
 8002270:	f003 fc96 	bl	8005ba0 <HAL_UART_Init>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800227a:	f7ff f82f 	bl	80012dc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800227e:	bf00      	nop
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	20000318 	.word	0x20000318
 8002288:	40004400 	.word	0x40004400

0800228c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b09e      	sub	sp, #120	@ 0x78
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002294:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002298:	2200      	movs	r2, #0
 800229a:	601a      	str	r2, [r3, #0]
 800229c:	605a      	str	r2, [r3, #4]
 800229e:	609a      	str	r2, [r3, #8]
 80022a0:	60da      	str	r2, [r3, #12]
 80022a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022a4:	f107 0310 	add.w	r3, r7, #16
 80022a8:	2254      	movs	r2, #84	@ 0x54
 80022aa:	2100      	movs	r1, #0
 80022ac:	4618      	mov	r0, r3
 80022ae:	f004 fff7 	bl	80072a0 <memset>
  if(uartHandle->Instance==USART2)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a1f      	ldr	r2, [pc, #124]	@ (8002334 <HAL_UART_MspInit+0xa8>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d136      	bne.n	800232a <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80022bc:	2302      	movs	r3, #2
 80022be:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80022c0:	2300      	movs	r3, #0
 80022c2:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022c4:	f107 0310 	add.w	r3, r7, #16
 80022c8:	4618      	mov	r0, r3
 80022ca:	f001 fb59 	bl	8003980 <HAL_RCCEx_PeriphCLKConfig>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80022d4:	f7ff f802 	bl	80012dc <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80022d8:	4b17      	ldr	r3, [pc, #92]	@ (8002338 <HAL_UART_MspInit+0xac>)
 80022da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022dc:	4a16      	ldr	r2, [pc, #88]	@ (8002338 <HAL_UART_MspInit+0xac>)
 80022de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80022e4:	4b14      	ldr	r3, [pc, #80]	@ (8002338 <HAL_UART_MspInit+0xac>)
 80022e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ec:	60fb      	str	r3, [r7, #12]
 80022ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022f0:	4b11      	ldr	r3, [pc, #68]	@ (8002338 <HAL_UART_MspInit+0xac>)
 80022f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022f4:	4a10      	ldr	r2, [pc, #64]	@ (8002338 <HAL_UART_MspInit+0xac>)
 80022f6:	f043 0301 	orr.w	r3, r3, #1
 80022fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002338 <HAL_UART_MspInit+0xac>)
 80022fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002300:	f003 0301 	and.w	r3, r3, #1
 8002304:	60bb      	str	r3, [r7, #8]
 8002306:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002308:	230c      	movs	r3, #12
 800230a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800230c:	2302      	movs	r3, #2
 800230e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002310:	2300      	movs	r3, #0
 8002312:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002314:	2303      	movs	r3, #3
 8002316:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002318:	2307      	movs	r3, #7
 800231a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800231c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002320:	4619      	mov	r1, r3
 8002322:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002326:	f000 faad 	bl	8002884 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800232a:	bf00      	nop
 800232c:	3778      	adds	r7, #120	@ 0x78
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	40004400 	.word	0x40004400
 8002338:	40021000 	.word	0x40021000

0800233c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800233c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002374 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002340:	f7ff fdb4 	bl	8001eac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002344:	480c      	ldr	r0, [pc, #48]	@ (8002378 <LoopForever+0x6>)
  ldr r1, =_edata
 8002346:	490d      	ldr	r1, [pc, #52]	@ (800237c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002348:	4a0d      	ldr	r2, [pc, #52]	@ (8002380 <LoopForever+0xe>)
  movs r3, #0
 800234a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800234c:	e002      	b.n	8002354 <LoopCopyDataInit>

0800234e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800234e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002350:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002352:	3304      	adds	r3, #4

08002354 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002354:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002356:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002358:	d3f9      	bcc.n	800234e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800235a:	4a0a      	ldr	r2, [pc, #40]	@ (8002384 <LoopForever+0x12>)
  ldr r4, =_ebss
 800235c:	4c0a      	ldr	r4, [pc, #40]	@ (8002388 <LoopForever+0x16>)
  movs r3, #0
 800235e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002360:	e001      	b.n	8002366 <LoopFillZerobss>

08002362 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002362:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002364:	3204      	adds	r2, #4

08002366 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002366:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002368:	d3fb      	bcc.n	8002362 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800236a:	f004 fff1 	bl	8007350 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800236e:	f7fe fecb 	bl	8001108 <main>

08002372 <LoopForever>:

LoopForever:
    b LoopForever
 8002372:	e7fe      	b.n	8002372 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002374:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002378:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800237c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002380:	08009b40 	.word	0x08009b40
  ldr r2, =_sbss
 8002384:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002388:	200004f0 	.word	0x200004f0

0800238c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800238c:	e7fe      	b.n	800238c <ADC1_IRQHandler>

0800238e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800238e:	b580      	push	{r7, lr}
 8002390:	b082      	sub	sp, #8
 8002392:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002394:	2300      	movs	r3, #0
 8002396:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002398:	2003      	movs	r0, #3
 800239a:	f000 fa3f 	bl	800281c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800239e:	2000      	movs	r0, #0
 80023a0:	f000 f80e 	bl	80023c0 <HAL_InitTick>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d002      	beq.n	80023b0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	71fb      	strb	r3, [r7, #7]
 80023ae:	e001      	b.n	80023b4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80023b0:	f7ff fc7c 	bl	8001cac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80023b4:	79fb      	ldrb	r3, [r7, #7]
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3708      	adds	r7, #8
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
	...

080023c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80023c8:	2300      	movs	r3, #0
 80023ca:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80023cc:	4b17      	ldr	r3, [pc, #92]	@ (800242c <HAL_InitTick+0x6c>)
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d023      	beq.n	800241c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80023d4:	4b16      	ldr	r3, [pc, #88]	@ (8002430 <HAL_InitTick+0x70>)
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	4b14      	ldr	r3, [pc, #80]	@ (800242c <HAL_InitTick+0x6c>)
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	4619      	mov	r1, r3
 80023de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80023e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ea:	4618      	mov	r0, r3
 80023ec:	f000 fa3d 	bl	800286a <HAL_SYSTICK_Config>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d10f      	bne.n	8002416 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2b0f      	cmp	r3, #15
 80023fa:	d809      	bhi.n	8002410 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023fc:	2200      	movs	r2, #0
 80023fe:	6879      	ldr	r1, [r7, #4]
 8002400:	f04f 30ff 	mov.w	r0, #4294967295
 8002404:	f000 fa15 	bl	8002832 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002408:	4a0a      	ldr	r2, [pc, #40]	@ (8002434 <HAL_InitTick+0x74>)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6013      	str	r3, [r2, #0]
 800240e:	e007      	b.n	8002420 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	73fb      	strb	r3, [r7, #15]
 8002414:	e004      	b.n	8002420 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	73fb      	strb	r3, [r7, #15]
 800241a:	e001      	b.n	8002420 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002420:	7bfb      	ldrb	r3, [r7, #15]
}
 8002422:	4618      	mov	r0, r3
 8002424:	3710      	adds	r7, #16
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	20000008 	.word	0x20000008
 8002430:	20000000 	.word	0x20000000
 8002434:	20000004 	.word	0x20000004

08002438 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800243c:	4b06      	ldr	r3, [pc, #24]	@ (8002458 <HAL_IncTick+0x20>)
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	461a      	mov	r2, r3
 8002442:	4b06      	ldr	r3, [pc, #24]	@ (800245c <HAL_IncTick+0x24>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4413      	add	r3, r2
 8002448:	4a04      	ldr	r2, [pc, #16]	@ (800245c <HAL_IncTick+0x24>)
 800244a:	6013      	str	r3, [r2, #0]
}
 800244c:	bf00      	nop
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	20000008 	.word	0x20000008
 800245c:	200003a0 	.word	0x200003a0

08002460 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  return uwTick;
 8002464:	4b03      	ldr	r3, [pc, #12]	@ (8002474 <HAL_GetTick+0x14>)
 8002466:	681b      	ldr	r3, [r3, #0]
}
 8002468:	4618      	mov	r0, r3
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop
 8002474:	200003a0 	.word	0x200003a0

08002478 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002480:	f7ff ffee 	bl	8002460 <HAL_GetTick>
 8002484:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002490:	d005      	beq.n	800249e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002492:	4b0a      	ldr	r3, [pc, #40]	@ (80024bc <HAL_Delay+0x44>)
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	461a      	mov	r2, r3
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	4413      	add	r3, r2
 800249c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800249e:	bf00      	nop
 80024a0:	f7ff ffde 	bl	8002460 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	68fa      	ldr	r2, [r7, #12]
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d8f7      	bhi.n	80024a0 <HAL_Delay+0x28>
  {
  }
}
 80024b0:	bf00      	nop
 80024b2:	bf00      	nop
 80024b4:	3710      	adds	r7, #16
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	20000008 	.word	0x20000008

080024c0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d101      	bne.n	80024d2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e0ed      	b.n	80026ae <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d102      	bne.n	80024e4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f7fe fd12 	bl	8000f08 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f042 0201 	orr.w	r2, r2, #1
 80024f2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80024f4:	f7ff ffb4 	bl	8002460 <HAL_GetTick>
 80024f8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80024fa:	e012      	b.n	8002522 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80024fc:	f7ff ffb0 	bl	8002460 <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	2b0a      	cmp	r3, #10
 8002508:	d90b      	bls.n	8002522 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800250e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2205      	movs	r2, #5
 800251a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	e0c5      	b.n	80026ae <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	f003 0301 	and.w	r3, r3, #1
 800252c:	2b00      	cmp	r3, #0
 800252e:	d0e5      	beq.n	80024fc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f022 0202 	bic.w	r2, r2, #2
 800253e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002540:	f7ff ff8e 	bl	8002460 <HAL_GetTick>
 8002544:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002546:	e012      	b.n	800256e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002548:	f7ff ff8a 	bl	8002460 <HAL_GetTick>
 800254c:	4602      	mov	r2, r0
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	1ad3      	subs	r3, r2, r3
 8002552:	2b0a      	cmp	r3, #10
 8002554:	d90b      	bls.n	800256e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800255a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2205      	movs	r2, #5
 8002566:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e09f      	b.n	80026ae <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f003 0302 	and.w	r3, r3, #2
 8002578:	2b00      	cmp	r3, #0
 800257a:	d1e5      	bne.n	8002548 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	7e1b      	ldrb	r3, [r3, #24]
 8002580:	2b01      	cmp	r3, #1
 8002582:	d108      	bne.n	8002596 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002592:	601a      	str	r2, [r3, #0]
 8002594:	e007      	b.n	80025a6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80025a4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	7e5b      	ldrb	r3, [r3, #25]
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d108      	bne.n	80025c0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80025bc:	601a      	str	r2, [r3, #0]
 80025be:	e007      	b.n	80025d0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80025ce:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	7e9b      	ldrb	r3, [r3, #26]
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d108      	bne.n	80025ea <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f042 0220 	orr.w	r2, r2, #32
 80025e6:	601a      	str	r2, [r3, #0]
 80025e8:	e007      	b.n	80025fa <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f022 0220 	bic.w	r2, r2, #32
 80025f8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	7edb      	ldrb	r3, [r3, #27]
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d108      	bne.n	8002614 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f022 0210 	bic.w	r2, r2, #16
 8002610:	601a      	str	r2, [r3, #0]
 8002612:	e007      	b.n	8002624 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f042 0210 	orr.w	r2, r2, #16
 8002622:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	7f1b      	ldrb	r3, [r3, #28]
 8002628:	2b01      	cmp	r3, #1
 800262a:	d108      	bne.n	800263e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f042 0208 	orr.w	r2, r2, #8
 800263a:	601a      	str	r2, [r3, #0]
 800263c:	e007      	b.n	800264e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f022 0208 	bic.w	r2, r2, #8
 800264c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	7f5b      	ldrb	r3, [r3, #29]
 8002652:	2b01      	cmp	r3, #1
 8002654:	d108      	bne.n	8002668 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f042 0204 	orr.w	r2, r2, #4
 8002664:	601a      	str	r2, [r3, #0]
 8002666:	e007      	b.n	8002678 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f022 0204 	bic.w	r2, r2, #4
 8002676:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	689a      	ldr	r2, [r3, #8]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	431a      	orrs	r2, r3
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	691b      	ldr	r3, [r3, #16]
 8002686:	431a      	orrs	r2, r3
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	695b      	ldr	r3, [r3, #20]
 800268c:	ea42 0103 	orr.w	r1, r2, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	1e5a      	subs	r2, r3, #1
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	430a      	orrs	r2, r1
 800269c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2200      	movs	r2, #0
 80026a2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2201      	movs	r2, #1
 80026a8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80026ac:	2300      	movs	r3, #0
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3710      	adds	r7, #16
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
	...

080026b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b085      	sub	sp, #20
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	f003 0307 	and.w	r3, r3, #7
 80026c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026c8:	4b0c      	ldr	r3, [pc, #48]	@ (80026fc <__NVIC_SetPriorityGrouping+0x44>)
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026ce:	68ba      	ldr	r2, [r7, #8]
 80026d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026d4:	4013      	ands	r3, r2
 80026d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026ea:	4a04      	ldr	r2, [pc, #16]	@ (80026fc <__NVIC_SetPriorityGrouping+0x44>)
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	60d3      	str	r3, [r2, #12]
}
 80026f0:	bf00      	nop
 80026f2:	3714      	adds	r7, #20
 80026f4:	46bd      	mov	sp, r7
 80026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fa:	4770      	bx	lr
 80026fc:	e000ed00 	.word	0xe000ed00

08002700 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002700:	b480      	push	{r7}
 8002702:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002704:	4b04      	ldr	r3, [pc, #16]	@ (8002718 <__NVIC_GetPriorityGrouping+0x18>)
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	0a1b      	lsrs	r3, r3, #8
 800270a:	f003 0307 	and.w	r3, r3, #7
}
 800270e:	4618      	mov	r0, r3
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr
 8002718:	e000ed00 	.word	0xe000ed00

0800271c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800271c:	b480      	push	{r7}
 800271e:	b083      	sub	sp, #12
 8002720:	af00      	add	r7, sp, #0
 8002722:	4603      	mov	r3, r0
 8002724:	6039      	str	r1, [r7, #0]
 8002726:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800272c:	2b00      	cmp	r3, #0
 800272e:	db0a      	blt.n	8002746 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	b2da      	uxtb	r2, r3
 8002734:	490c      	ldr	r1, [pc, #48]	@ (8002768 <__NVIC_SetPriority+0x4c>)
 8002736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273a:	0112      	lsls	r2, r2, #4
 800273c:	b2d2      	uxtb	r2, r2
 800273e:	440b      	add	r3, r1
 8002740:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002744:	e00a      	b.n	800275c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	b2da      	uxtb	r2, r3
 800274a:	4908      	ldr	r1, [pc, #32]	@ (800276c <__NVIC_SetPriority+0x50>)
 800274c:	79fb      	ldrb	r3, [r7, #7]
 800274e:	f003 030f 	and.w	r3, r3, #15
 8002752:	3b04      	subs	r3, #4
 8002754:	0112      	lsls	r2, r2, #4
 8002756:	b2d2      	uxtb	r2, r2
 8002758:	440b      	add	r3, r1
 800275a:	761a      	strb	r2, [r3, #24]
}
 800275c:	bf00      	nop
 800275e:	370c      	adds	r7, #12
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr
 8002768:	e000e100 	.word	0xe000e100
 800276c:	e000ed00 	.word	0xe000ed00

08002770 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002770:	b480      	push	{r7}
 8002772:	b089      	sub	sp, #36	@ 0x24
 8002774:	af00      	add	r7, sp, #0
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	60b9      	str	r1, [r7, #8]
 800277a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	f003 0307 	and.w	r3, r3, #7
 8002782:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	f1c3 0307 	rsb	r3, r3, #7
 800278a:	2b04      	cmp	r3, #4
 800278c:	bf28      	it	cs
 800278e:	2304      	movcs	r3, #4
 8002790:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	3304      	adds	r3, #4
 8002796:	2b06      	cmp	r3, #6
 8002798:	d902      	bls.n	80027a0 <NVIC_EncodePriority+0x30>
 800279a:	69fb      	ldr	r3, [r7, #28]
 800279c:	3b03      	subs	r3, #3
 800279e:	e000      	b.n	80027a2 <NVIC_EncodePriority+0x32>
 80027a0:	2300      	movs	r3, #0
 80027a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027a4:	f04f 32ff 	mov.w	r2, #4294967295
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	fa02 f303 	lsl.w	r3, r2, r3
 80027ae:	43da      	mvns	r2, r3
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	401a      	ands	r2, r3
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027b8:	f04f 31ff 	mov.w	r1, #4294967295
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	fa01 f303 	lsl.w	r3, r1, r3
 80027c2:	43d9      	mvns	r1, r3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027c8:	4313      	orrs	r3, r2
         );
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3724      	adds	r7, #36	@ 0x24
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
	...

080027d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	3b01      	subs	r3, #1
 80027e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027e8:	d301      	bcc.n	80027ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027ea:	2301      	movs	r3, #1
 80027ec:	e00f      	b.n	800280e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002818 <SysTick_Config+0x40>)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	3b01      	subs	r3, #1
 80027f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027f6:	210f      	movs	r1, #15
 80027f8:	f04f 30ff 	mov.w	r0, #4294967295
 80027fc:	f7ff ff8e 	bl	800271c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002800:	4b05      	ldr	r3, [pc, #20]	@ (8002818 <SysTick_Config+0x40>)
 8002802:	2200      	movs	r2, #0
 8002804:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002806:	4b04      	ldr	r3, [pc, #16]	@ (8002818 <SysTick_Config+0x40>)
 8002808:	2207      	movs	r2, #7
 800280a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800280c:	2300      	movs	r3, #0
}
 800280e:	4618      	mov	r0, r3
 8002810:	3708      	adds	r7, #8
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	e000e010 	.word	0xe000e010

0800281c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	f7ff ff47 	bl	80026b8 <__NVIC_SetPriorityGrouping>
}
 800282a:	bf00      	nop
 800282c:	3708      	adds	r7, #8
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}

08002832 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002832:	b580      	push	{r7, lr}
 8002834:	b086      	sub	sp, #24
 8002836:	af00      	add	r7, sp, #0
 8002838:	4603      	mov	r3, r0
 800283a:	60b9      	str	r1, [r7, #8]
 800283c:	607a      	str	r2, [r7, #4]
 800283e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002840:	2300      	movs	r3, #0
 8002842:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002844:	f7ff ff5c 	bl	8002700 <__NVIC_GetPriorityGrouping>
 8002848:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	68b9      	ldr	r1, [r7, #8]
 800284e:	6978      	ldr	r0, [r7, #20]
 8002850:	f7ff ff8e 	bl	8002770 <NVIC_EncodePriority>
 8002854:	4602      	mov	r2, r0
 8002856:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800285a:	4611      	mov	r1, r2
 800285c:	4618      	mov	r0, r3
 800285e:	f7ff ff5d 	bl	800271c <__NVIC_SetPriority>
}
 8002862:	bf00      	nop
 8002864:	3718      	adds	r7, #24
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}

0800286a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800286a:	b580      	push	{r7, lr}
 800286c:	b082      	sub	sp, #8
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f7ff ffb0 	bl	80027d8 <SysTick_Config>
 8002878:	4603      	mov	r3, r0
}
 800287a:	4618      	mov	r0, r3
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
	...

08002884 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002884:	b480      	push	{r7}
 8002886:	b087      	sub	sp, #28
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800288e:	2300      	movs	r3, #0
 8002890:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002892:	e148      	b.n	8002b26 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	2101      	movs	r1, #1
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	fa01 f303 	lsl.w	r3, r1, r3
 80028a0:	4013      	ands	r3, r2
 80028a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	f000 813a 	beq.w	8002b20 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f003 0303 	and.w	r3, r3, #3
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d005      	beq.n	80028c4 <HAL_GPIO_Init+0x40>
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f003 0303 	and.w	r3, r3, #3
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d130      	bne.n	8002926 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	005b      	lsls	r3, r3, #1
 80028ce:	2203      	movs	r2, #3
 80028d0:	fa02 f303 	lsl.w	r3, r2, r3
 80028d4:	43db      	mvns	r3, r3
 80028d6:	693a      	ldr	r2, [r7, #16]
 80028d8:	4013      	ands	r3, r2
 80028da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	68da      	ldr	r2, [r3, #12]
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	005b      	lsls	r3, r3, #1
 80028e4:	fa02 f303 	lsl.w	r3, r2, r3
 80028e8:	693a      	ldr	r2, [r7, #16]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	693a      	ldr	r2, [r7, #16]
 80028f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80028fa:	2201      	movs	r2, #1
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002902:	43db      	mvns	r3, r3
 8002904:	693a      	ldr	r2, [r7, #16]
 8002906:	4013      	ands	r3, r2
 8002908:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	091b      	lsrs	r3, r3, #4
 8002910:	f003 0201 	and.w	r2, r3, #1
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	fa02 f303 	lsl.w	r3, r2, r3
 800291a:	693a      	ldr	r2, [r7, #16]
 800291c:	4313      	orrs	r3, r2
 800291e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	693a      	ldr	r2, [r7, #16]
 8002924:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	f003 0303 	and.w	r3, r3, #3
 800292e:	2b03      	cmp	r3, #3
 8002930:	d017      	beq.n	8002962 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	68db      	ldr	r3, [r3, #12]
 8002936:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	005b      	lsls	r3, r3, #1
 800293c:	2203      	movs	r2, #3
 800293e:	fa02 f303 	lsl.w	r3, r2, r3
 8002942:	43db      	mvns	r3, r3
 8002944:	693a      	ldr	r2, [r7, #16]
 8002946:	4013      	ands	r3, r2
 8002948:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	689a      	ldr	r2, [r3, #8]
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	005b      	lsls	r3, r3, #1
 8002952:	fa02 f303 	lsl.w	r3, r2, r3
 8002956:	693a      	ldr	r2, [r7, #16]
 8002958:	4313      	orrs	r3, r2
 800295a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	693a      	ldr	r2, [r7, #16]
 8002960:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	f003 0303 	and.w	r3, r3, #3
 800296a:	2b02      	cmp	r3, #2
 800296c:	d123      	bne.n	80029b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	08da      	lsrs	r2, r3, #3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	3208      	adds	r2, #8
 8002976:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800297a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	f003 0307 	and.w	r3, r3, #7
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	220f      	movs	r2, #15
 8002986:	fa02 f303 	lsl.w	r3, r2, r3
 800298a:	43db      	mvns	r3, r3
 800298c:	693a      	ldr	r2, [r7, #16]
 800298e:	4013      	ands	r3, r2
 8002990:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	691a      	ldr	r2, [r3, #16]
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	f003 0307 	and.w	r3, r3, #7
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	fa02 f303 	lsl.w	r3, r2, r3
 80029a2:	693a      	ldr	r2, [r7, #16]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	08da      	lsrs	r2, r3, #3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	3208      	adds	r2, #8
 80029b0:	6939      	ldr	r1, [r7, #16]
 80029b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	005b      	lsls	r3, r3, #1
 80029c0:	2203      	movs	r2, #3
 80029c2:	fa02 f303 	lsl.w	r3, r2, r3
 80029c6:	43db      	mvns	r3, r3
 80029c8:	693a      	ldr	r2, [r7, #16]
 80029ca:	4013      	ands	r3, r2
 80029cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	f003 0203 	and.w	r2, r3, #3
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	005b      	lsls	r3, r3, #1
 80029da:	fa02 f303 	lsl.w	r3, r2, r3
 80029de:	693a      	ldr	r2, [r7, #16]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	693a      	ldr	r2, [r7, #16]
 80029e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	f000 8094 	beq.w	8002b20 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029f8:	4b52      	ldr	r3, [pc, #328]	@ (8002b44 <HAL_GPIO_Init+0x2c0>)
 80029fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029fc:	4a51      	ldr	r2, [pc, #324]	@ (8002b44 <HAL_GPIO_Init+0x2c0>)
 80029fe:	f043 0301 	orr.w	r3, r3, #1
 8002a02:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a04:	4b4f      	ldr	r3, [pc, #316]	@ (8002b44 <HAL_GPIO_Init+0x2c0>)
 8002a06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a08:	f003 0301 	and.w	r3, r3, #1
 8002a0c:	60bb      	str	r3, [r7, #8]
 8002a0e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002a10:	4a4d      	ldr	r2, [pc, #308]	@ (8002b48 <HAL_GPIO_Init+0x2c4>)
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	089b      	lsrs	r3, r3, #2
 8002a16:	3302      	adds	r3, #2
 8002a18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a1c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	f003 0303 	and.w	r3, r3, #3
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	220f      	movs	r2, #15
 8002a28:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2c:	43db      	mvns	r3, r3
 8002a2e:	693a      	ldr	r2, [r7, #16]
 8002a30:	4013      	ands	r3, r2
 8002a32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002a3a:	d00d      	beq.n	8002a58 <HAL_GPIO_Init+0x1d4>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	4a43      	ldr	r2, [pc, #268]	@ (8002b4c <HAL_GPIO_Init+0x2c8>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d007      	beq.n	8002a54 <HAL_GPIO_Init+0x1d0>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	4a42      	ldr	r2, [pc, #264]	@ (8002b50 <HAL_GPIO_Init+0x2cc>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d101      	bne.n	8002a50 <HAL_GPIO_Init+0x1cc>
 8002a4c:	2302      	movs	r3, #2
 8002a4e:	e004      	b.n	8002a5a <HAL_GPIO_Init+0x1d6>
 8002a50:	2307      	movs	r3, #7
 8002a52:	e002      	b.n	8002a5a <HAL_GPIO_Init+0x1d6>
 8002a54:	2301      	movs	r3, #1
 8002a56:	e000      	b.n	8002a5a <HAL_GPIO_Init+0x1d6>
 8002a58:	2300      	movs	r3, #0
 8002a5a:	697a      	ldr	r2, [r7, #20]
 8002a5c:	f002 0203 	and.w	r2, r2, #3
 8002a60:	0092      	lsls	r2, r2, #2
 8002a62:	4093      	lsls	r3, r2
 8002a64:	693a      	ldr	r2, [r7, #16]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002a6a:	4937      	ldr	r1, [pc, #220]	@ (8002b48 <HAL_GPIO_Init+0x2c4>)
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	089b      	lsrs	r3, r3, #2
 8002a70:	3302      	adds	r3, #2
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a78:	4b36      	ldr	r3, [pc, #216]	@ (8002b54 <HAL_GPIO_Init+0x2d0>)
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	43db      	mvns	r3, r3
 8002a82:	693a      	ldr	r2, [r7, #16]
 8002a84:	4013      	ands	r3, r2
 8002a86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d003      	beq.n	8002a9c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8002a94:	693a      	ldr	r2, [r7, #16]
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002a9c:	4a2d      	ldr	r2, [pc, #180]	@ (8002b54 <HAL_GPIO_Init+0x2d0>)
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002aa2:	4b2c      	ldr	r3, [pc, #176]	@ (8002b54 <HAL_GPIO_Init+0x2d0>)
 8002aa4:	68db      	ldr	r3, [r3, #12]
 8002aa6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	43db      	mvns	r3, r3
 8002aac:	693a      	ldr	r2, [r7, #16]
 8002aae:	4013      	ands	r3, r2
 8002ab0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d003      	beq.n	8002ac6 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8002abe:	693a      	ldr	r2, [r7, #16]
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002ac6:	4a23      	ldr	r2, [pc, #140]	@ (8002b54 <HAL_GPIO_Init+0x2d0>)
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002acc:	4b21      	ldr	r3, [pc, #132]	@ (8002b54 <HAL_GPIO_Init+0x2d0>)
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	43db      	mvns	r3, r3
 8002ad6:	693a      	ldr	r2, [r7, #16]
 8002ad8:	4013      	ands	r3, r2
 8002ada:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d003      	beq.n	8002af0 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8002ae8:	693a      	ldr	r2, [r7, #16]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002af0:	4a18      	ldr	r2, [pc, #96]	@ (8002b54 <HAL_GPIO_Init+0x2d0>)
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002af6:	4b17      	ldr	r3, [pc, #92]	@ (8002b54 <HAL_GPIO_Init+0x2d0>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	43db      	mvns	r3, r3
 8002b00:	693a      	ldr	r2, [r7, #16]
 8002b02:	4013      	ands	r3, r2
 8002b04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d003      	beq.n	8002b1a <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8002b12:	693a      	ldr	r2, [r7, #16]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	4313      	orrs	r3, r2
 8002b18:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002b1a:	4a0e      	ldr	r2, [pc, #56]	@ (8002b54 <HAL_GPIO_Init+0x2d0>)
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	3301      	adds	r3, #1
 8002b24:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	fa22 f303 	lsr.w	r3, r2, r3
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	f47f aeaf 	bne.w	8002894 <HAL_GPIO_Init+0x10>
  }
}
 8002b36:	bf00      	nop
 8002b38:	bf00      	nop
 8002b3a:	371c      	adds	r7, #28
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr
 8002b44:	40021000 	.word	0x40021000
 8002b48:	40010000 	.word	0x40010000
 8002b4c:	48000400 	.word	0x48000400
 8002b50:	48000800 	.word	0x48000800
 8002b54:	40010400 	.word	0x40010400

08002b58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	460b      	mov	r3, r1
 8002b62:	807b      	strh	r3, [r7, #2]
 8002b64:	4613      	mov	r3, r2
 8002b66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b68:	787b      	ldrb	r3, [r7, #1]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d003      	beq.n	8002b76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b6e:	887a      	ldrh	r2, [r7, #2]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002b74:	e002      	b.n	8002b7c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b76:	887a      	ldrh	r2, [r7, #2]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002b7c:	bf00      	nop
 8002b7e:	370c      	adds	r7, #12
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr

08002b88 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002b8c:	4b04      	ldr	r3, [pc, #16]	@ (8002ba0 <HAL_PWREx_GetVoltageRange+0x18>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	40007000 	.word	0x40007000

08002ba4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b085      	sub	sp, #20
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002bb2:	d130      	bne.n	8002c16 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002bb4:	4b23      	ldr	r3, [pc, #140]	@ (8002c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002bbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002bc0:	d038      	beq.n	8002c34 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002bc2:	4b20      	ldr	r3, [pc, #128]	@ (8002c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002bca:	4a1e      	ldr	r2, [pc, #120]	@ (8002c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bcc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bd0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002bd2:	4b1d      	ldr	r3, [pc, #116]	@ (8002c48 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	2232      	movs	r2, #50	@ 0x32
 8002bd8:	fb02 f303 	mul.w	r3, r2, r3
 8002bdc:	4a1b      	ldr	r2, [pc, #108]	@ (8002c4c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002bde:	fba2 2303 	umull	r2, r3, r2, r3
 8002be2:	0c9b      	lsrs	r3, r3, #18
 8002be4:	3301      	adds	r3, #1
 8002be6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002be8:	e002      	b.n	8002bf0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	3b01      	subs	r3, #1
 8002bee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002bf0:	4b14      	ldr	r3, [pc, #80]	@ (8002c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bf2:	695b      	ldr	r3, [r3, #20]
 8002bf4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bf8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002bfc:	d102      	bne.n	8002c04 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d1f2      	bne.n	8002bea <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002c04:	4b0f      	ldr	r3, [pc, #60]	@ (8002c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c06:	695b      	ldr	r3, [r3, #20]
 8002c08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c10:	d110      	bne.n	8002c34 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002c12:	2303      	movs	r3, #3
 8002c14:	e00f      	b.n	8002c36 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002c16:	4b0b      	ldr	r3, [pc, #44]	@ (8002c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002c1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c22:	d007      	beq.n	8002c34 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002c24:	4b07      	ldr	r3, [pc, #28]	@ (8002c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002c2c:	4a05      	ldr	r2, [pc, #20]	@ (8002c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c2e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c32:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002c34:	2300      	movs	r3, #0
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3714      	adds	r7, #20
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr
 8002c42:	bf00      	nop
 8002c44:	40007000 	.word	0x40007000
 8002c48:	20000000 	.word	0x20000000
 8002c4c:	431bde83 	.word	0x431bde83

08002c50 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b088      	sub	sp, #32
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d102      	bne.n	8002c64 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	f000 bc02 	b.w	8003468 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c64:	4b96      	ldr	r3, [pc, #600]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	f003 030c 	and.w	r3, r3, #12
 8002c6c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c6e:	4b94      	ldr	r3, [pc, #592]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	f003 0303 	and.w	r3, r3, #3
 8002c76:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 0310 	and.w	r3, r3, #16
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	f000 80e4 	beq.w	8002e4e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d007      	beq.n	8002c9c <HAL_RCC_OscConfig+0x4c>
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	2b0c      	cmp	r3, #12
 8002c90:	f040 808b 	bne.w	8002daa <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	f040 8087 	bne.w	8002daa <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c9c:	4b88      	ldr	r3, [pc, #544]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0302 	and.w	r3, r3, #2
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d005      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x64>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	699b      	ldr	r3, [r3, #24]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d101      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e3d9      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6a1a      	ldr	r2, [r3, #32]
 8002cb8:	4b81      	ldr	r3, [pc, #516]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0308 	and.w	r3, r3, #8
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d004      	beq.n	8002cce <HAL_RCC_OscConfig+0x7e>
 8002cc4:	4b7e      	ldr	r3, [pc, #504]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ccc:	e005      	b.n	8002cda <HAL_RCC_OscConfig+0x8a>
 8002cce:	4b7c      	ldr	r3, [pc, #496]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002cd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cd4:	091b      	lsrs	r3, r3, #4
 8002cd6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d223      	bcs.n	8002d26 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6a1b      	ldr	r3, [r3, #32]
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f000 fdec 	bl	80038c0 <RCC_SetFlashLatencyFromMSIRange>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e3ba      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cf2:	4b73      	ldr	r3, [pc, #460]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a72      	ldr	r2, [pc, #456]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002cf8:	f043 0308 	orr.w	r3, r3, #8
 8002cfc:	6013      	str	r3, [r2, #0]
 8002cfe:	4b70      	ldr	r3, [pc, #448]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6a1b      	ldr	r3, [r3, #32]
 8002d0a:	496d      	ldr	r1, [pc, #436]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d10:	4b6b      	ldr	r3, [pc, #428]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	69db      	ldr	r3, [r3, #28]
 8002d1c:	021b      	lsls	r3, r3, #8
 8002d1e:	4968      	ldr	r1, [pc, #416]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002d20:	4313      	orrs	r3, r2
 8002d22:	604b      	str	r3, [r1, #4]
 8002d24:	e025      	b.n	8002d72 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d26:	4b66      	ldr	r3, [pc, #408]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a65      	ldr	r2, [pc, #404]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002d2c:	f043 0308 	orr.w	r3, r3, #8
 8002d30:	6013      	str	r3, [r2, #0]
 8002d32:	4b63      	ldr	r3, [pc, #396]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6a1b      	ldr	r3, [r3, #32]
 8002d3e:	4960      	ldr	r1, [pc, #384]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002d40:	4313      	orrs	r3, r2
 8002d42:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d44:	4b5e      	ldr	r3, [pc, #376]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	69db      	ldr	r3, [r3, #28]
 8002d50:	021b      	lsls	r3, r3, #8
 8002d52:	495b      	ldr	r1, [pc, #364]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002d54:	4313      	orrs	r3, r2
 8002d56:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d58:	69bb      	ldr	r3, [r7, #24]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d109      	bne.n	8002d72 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6a1b      	ldr	r3, [r3, #32]
 8002d62:	4618      	mov	r0, r3
 8002d64:	f000 fdac 	bl	80038c0 <RCC_SetFlashLatencyFromMSIRange>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d001      	beq.n	8002d72 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e37a      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d72:	f000 fcb5 	bl	80036e0 <HAL_RCC_GetSysClockFreq>
 8002d76:	4602      	mov	r2, r0
 8002d78:	4b51      	ldr	r3, [pc, #324]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	091b      	lsrs	r3, r3, #4
 8002d7e:	f003 030f 	and.w	r3, r3, #15
 8002d82:	4950      	ldr	r1, [pc, #320]	@ (8002ec4 <HAL_RCC_OscConfig+0x274>)
 8002d84:	5ccb      	ldrb	r3, [r1, r3]
 8002d86:	f003 031f 	and.w	r3, r3, #31
 8002d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d8e:	4a4e      	ldr	r2, [pc, #312]	@ (8002ec8 <HAL_RCC_OscConfig+0x278>)
 8002d90:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002d92:	4b4e      	ldr	r3, [pc, #312]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4618      	mov	r0, r3
 8002d98:	f7ff fb12 	bl	80023c0 <HAL_InitTick>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002da0:	7bfb      	ldrb	r3, [r7, #15]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d052      	beq.n	8002e4c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002da6:	7bfb      	ldrb	r3, [r7, #15]
 8002da8:	e35e      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	699b      	ldr	r3, [r3, #24]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d032      	beq.n	8002e18 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002db2:	4b43      	ldr	r3, [pc, #268]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a42      	ldr	r2, [pc, #264]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002db8:	f043 0301 	orr.w	r3, r3, #1
 8002dbc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002dbe:	f7ff fb4f 	bl	8002460 <HAL_GetTick>
 8002dc2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002dc4:	e008      	b.n	8002dd8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002dc6:	f7ff fb4b 	bl	8002460 <HAL_GetTick>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	d901      	bls.n	8002dd8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002dd4:	2303      	movs	r3, #3
 8002dd6:	e347      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002dd8:	4b39      	ldr	r3, [pc, #228]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 0302 	and.w	r3, r3, #2
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d0f0      	beq.n	8002dc6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002de4:	4b36      	ldr	r3, [pc, #216]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a35      	ldr	r2, [pc, #212]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002dea:	f043 0308 	orr.w	r3, r3, #8
 8002dee:	6013      	str	r3, [r2, #0]
 8002df0:	4b33      	ldr	r3, [pc, #204]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6a1b      	ldr	r3, [r3, #32]
 8002dfc:	4930      	ldr	r1, [pc, #192]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e02:	4b2f      	ldr	r3, [pc, #188]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	69db      	ldr	r3, [r3, #28]
 8002e0e:	021b      	lsls	r3, r3, #8
 8002e10:	492b      	ldr	r1, [pc, #172]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002e12:	4313      	orrs	r3, r2
 8002e14:	604b      	str	r3, [r1, #4]
 8002e16:	e01a      	b.n	8002e4e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002e18:	4b29      	ldr	r3, [pc, #164]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a28      	ldr	r2, [pc, #160]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002e1e:	f023 0301 	bic.w	r3, r3, #1
 8002e22:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e24:	f7ff fb1c 	bl	8002460 <HAL_GetTick>
 8002e28:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e2a:	e008      	b.n	8002e3e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e2c:	f7ff fb18 	bl	8002460 <HAL_GetTick>
 8002e30:	4602      	mov	r2, r0
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d901      	bls.n	8002e3e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	e314      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e3e:	4b20      	ldr	r3, [pc, #128]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 0302 	and.w	r3, r3, #2
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d1f0      	bne.n	8002e2c <HAL_RCC_OscConfig+0x1dc>
 8002e4a:	e000      	b.n	8002e4e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e4c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 0301 	and.w	r3, r3, #1
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d073      	beq.n	8002f42 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002e5a:	69bb      	ldr	r3, [r7, #24]
 8002e5c:	2b08      	cmp	r3, #8
 8002e5e:	d005      	beq.n	8002e6c <HAL_RCC_OscConfig+0x21c>
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	2b0c      	cmp	r3, #12
 8002e64:	d10e      	bne.n	8002e84 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	2b03      	cmp	r3, #3
 8002e6a:	d10b      	bne.n	8002e84 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e6c:	4b14      	ldr	r3, [pc, #80]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d063      	beq.n	8002f40 <HAL_RCC_OscConfig+0x2f0>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d15f      	bne.n	8002f40 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	e2f1      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e8c:	d106      	bne.n	8002e9c <HAL_RCC_OscConfig+0x24c>
 8002e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a0b      	ldr	r2, [pc, #44]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002e94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e98:	6013      	str	r3, [r2, #0]
 8002e9a:	e025      	b.n	8002ee8 <HAL_RCC_OscConfig+0x298>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ea4:	d114      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x280>
 8002ea6:	4b06      	ldr	r3, [pc, #24]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a05      	ldr	r2, [pc, #20]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002eac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002eb0:	6013      	str	r3, [r2, #0]
 8002eb2:	4b03      	ldr	r3, [pc, #12]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a02      	ldr	r2, [pc, #8]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002eb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ebc:	6013      	str	r3, [r2, #0]
 8002ebe:	e013      	b.n	8002ee8 <HAL_RCC_OscConfig+0x298>
 8002ec0:	40021000 	.word	0x40021000
 8002ec4:	08009774 	.word	0x08009774
 8002ec8:	20000000 	.word	0x20000000
 8002ecc:	20000004 	.word	0x20000004
 8002ed0:	4ba0      	ldr	r3, [pc, #640]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a9f      	ldr	r2, [pc, #636]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002ed6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002eda:	6013      	str	r3, [r2, #0]
 8002edc:	4b9d      	ldr	r3, [pc, #628]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a9c      	ldr	r2, [pc, #624]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002ee2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ee6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d013      	beq.n	8002f18 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ef0:	f7ff fab6 	bl	8002460 <HAL_GetTick>
 8002ef4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ef6:	e008      	b.n	8002f0a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ef8:	f7ff fab2 	bl	8002460 <HAL_GetTick>
 8002efc:	4602      	mov	r2, r0
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	2b64      	cmp	r3, #100	@ 0x64
 8002f04:	d901      	bls.n	8002f0a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002f06:	2303      	movs	r3, #3
 8002f08:	e2ae      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f0a:	4b92      	ldr	r3, [pc, #584]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d0f0      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x2a8>
 8002f16:	e014      	b.n	8002f42 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f18:	f7ff faa2 	bl	8002460 <HAL_GetTick>
 8002f1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f1e:	e008      	b.n	8002f32 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f20:	f7ff fa9e 	bl	8002460 <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	2b64      	cmp	r3, #100	@ 0x64
 8002f2c:	d901      	bls.n	8002f32 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e29a      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f32:	4b88      	ldr	r3, [pc, #544]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d1f0      	bne.n	8002f20 <HAL_RCC_OscConfig+0x2d0>
 8002f3e:	e000      	b.n	8002f42 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0302 	and.w	r3, r3, #2
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d060      	beq.n	8003010 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002f4e:	69bb      	ldr	r3, [r7, #24]
 8002f50:	2b04      	cmp	r3, #4
 8002f52:	d005      	beq.n	8002f60 <HAL_RCC_OscConfig+0x310>
 8002f54:	69bb      	ldr	r3, [r7, #24]
 8002f56:	2b0c      	cmp	r3, #12
 8002f58:	d119      	bne.n	8002f8e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	d116      	bne.n	8002f8e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f60:	4b7c      	ldr	r3, [pc, #496]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d005      	beq.n	8002f78 <HAL_RCC_OscConfig+0x328>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d101      	bne.n	8002f78 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e277      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f78:	4b76      	ldr	r3, [pc, #472]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	691b      	ldr	r3, [r3, #16]
 8002f84:	061b      	lsls	r3, r3, #24
 8002f86:	4973      	ldr	r1, [pc, #460]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f8c:	e040      	b.n	8003010 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d023      	beq.n	8002fde <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f96:	4b6f      	ldr	r3, [pc, #444]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a6e      	ldr	r2, [pc, #440]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002f9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fa0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fa2:	f7ff fa5d 	bl	8002460 <HAL_GetTick>
 8002fa6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fa8:	e008      	b.n	8002fbc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002faa:	f7ff fa59 	bl	8002460 <HAL_GetTick>
 8002fae:	4602      	mov	r2, r0
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	1ad3      	subs	r3, r2, r3
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d901      	bls.n	8002fbc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002fb8:	2303      	movs	r3, #3
 8002fba:	e255      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fbc:	4b65      	ldr	r3, [pc, #404]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d0f0      	beq.n	8002faa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fc8:	4b62      	ldr	r3, [pc, #392]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	691b      	ldr	r3, [r3, #16]
 8002fd4:	061b      	lsls	r3, r3, #24
 8002fd6:	495f      	ldr	r1, [pc, #380]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	604b      	str	r3, [r1, #4]
 8002fdc:	e018      	b.n	8003010 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fde:	4b5d      	ldr	r3, [pc, #372]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a5c      	ldr	r2, [pc, #368]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002fe4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002fe8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fea:	f7ff fa39 	bl	8002460 <HAL_GetTick>
 8002fee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ff0:	e008      	b.n	8003004 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ff2:	f7ff fa35 	bl	8002460 <HAL_GetTick>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	1ad3      	subs	r3, r2, r3
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d901      	bls.n	8003004 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003000:	2303      	movs	r3, #3
 8003002:	e231      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003004:	4b53      	ldr	r3, [pc, #332]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800300c:	2b00      	cmp	r3, #0
 800300e:	d1f0      	bne.n	8002ff2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0308 	and.w	r3, r3, #8
 8003018:	2b00      	cmp	r3, #0
 800301a:	d03c      	beq.n	8003096 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	695b      	ldr	r3, [r3, #20]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d01c      	beq.n	800305e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003024:	4b4b      	ldr	r3, [pc, #300]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8003026:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800302a:	4a4a      	ldr	r2, [pc, #296]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 800302c:	f043 0301 	orr.w	r3, r3, #1
 8003030:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003034:	f7ff fa14 	bl	8002460 <HAL_GetTick>
 8003038:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800303a:	e008      	b.n	800304e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800303c:	f7ff fa10 	bl	8002460 <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	2b02      	cmp	r3, #2
 8003048:	d901      	bls.n	800304e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	e20c      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800304e:	4b41      	ldr	r3, [pc, #260]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8003050:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003054:	f003 0302 	and.w	r3, r3, #2
 8003058:	2b00      	cmp	r3, #0
 800305a:	d0ef      	beq.n	800303c <HAL_RCC_OscConfig+0x3ec>
 800305c:	e01b      	b.n	8003096 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800305e:	4b3d      	ldr	r3, [pc, #244]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8003060:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003064:	4a3b      	ldr	r2, [pc, #236]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8003066:	f023 0301 	bic.w	r3, r3, #1
 800306a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800306e:	f7ff f9f7 	bl	8002460 <HAL_GetTick>
 8003072:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003074:	e008      	b.n	8003088 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003076:	f7ff f9f3 	bl	8002460 <HAL_GetTick>
 800307a:	4602      	mov	r2, r0
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	1ad3      	subs	r3, r2, r3
 8003080:	2b02      	cmp	r3, #2
 8003082:	d901      	bls.n	8003088 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003084:	2303      	movs	r3, #3
 8003086:	e1ef      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003088:	4b32      	ldr	r3, [pc, #200]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 800308a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800308e:	f003 0302 	and.w	r3, r3, #2
 8003092:	2b00      	cmp	r3, #0
 8003094:	d1ef      	bne.n	8003076 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0304 	and.w	r3, r3, #4
 800309e:	2b00      	cmp	r3, #0
 80030a0:	f000 80a6 	beq.w	80031f0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030a4:	2300      	movs	r3, #0
 80030a6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80030a8:	4b2a      	ldr	r3, [pc, #168]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 80030aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d10d      	bne.n	80030d0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030b4:	4b27      	ldr	r3, [pc, #156]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 80030b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030b8:	4a26      	ldr	r2, [pc, #152]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 80030ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030be:	6593      	str	r3, [r2, #88]	@ 0x58
 80030c0:	4b24      	ldr	r3, [pc, #144]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 80030c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030c8:	60bb      	str	r3, [r7, #8]
 80030ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030cc:	2301      	movs	r3, #1
 80030ce:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030d0:	4b21      	ldr	r3, [pc, #132]	@ (8003158 <HAL_RCC_OscConfig+0x508>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d118      	bne.n	800310e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030dc:	4b1e      	ldr	r3, [pc, #120]	@ (8003158 <HAL_RCC_OscConfig+0x508>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a1d      	ldr	r2, [pc, #116]	@ (8003158 <HAL_RCC_OscConfig+0x508>)
 80030e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030e8:	f7ff f9ba 	bl	8002460 <HAL_GetTick>
 80030ec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030ee:	e008      	b.n	8003102 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030f0:	f7ff f9b6 	bl	8002460 <HAL_GetTick>
 80030f4:	4602      	mov	r2, r0
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d901      	bls.n	8003102 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80030fe:	2303      	movs	r3, #3
 8003100:	e1b2      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003102:	4b15      	ldr	r3, [pc, #84]	@ (8003158 <HAL_RCC_OscConfig+0x508>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800310a:	2b00      	cmp	r3, #0
 800310c:	d0f0      	beq.n	80030f0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	2b01      	cmp	r3, #1
 8003114:	d108      	bne.n	8003128 <HAL_RCC_OscConfig+0x4d8>
 8003116:	4b0f      	ldr	r3, [pc, #60]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8003118:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800311c:	4a0d      	ldr	r2, [pc, #52]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 800311e:	f043 0301 	orr.w	r3, r3, #1
 8003122:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003126:	e029      	b.n	800317c <HAL_RCC_OscConfig+0x52c>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	2b05      	cmp	r3, #5
 800312e:	d115      	bne.n	800315c <HAL_RCC_OscConfig+0x50c>
 8003130:	4b08      	ldr	r3, [pc, #32]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8003132:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003136:	4a07      	ldr	r2, [pc, #28]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8003138:	f043 0304 	orr.w	r3, r3, #4
 800313c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003140:	4b04      	ldr	r3, [pc, #16]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8003142:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003146:	4a03      	ldr	r2, [pc, #12]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8003148:	f043 0301 	orr.w	r3, r3, #1
 800314c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003150:	e014      	b.n	800317c <HAL_RCC_OscConfig+0x52c>
 8003152:	bf00      	nop
 8003154:	40021000 	.word	0x40021000
 8003158:	40007000 	.word	0x40007000
 800315c:	4b9a      	ldr	r3, [pc, #616]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 800315e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003162:	4a99      	ldr	r2, [pc, #612]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 8003164:	f023 0301 	bic.w	r3, r3, #1
 8003168:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800316c:	4b96      	ldr	r3, [pc, #600]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 800316e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003172:	4a95      	ldr	r2, [pc, #596]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 8003174:	f023 0304 	bic.w	r3, r3, #4
 8003178:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d016      	beq.n	80031b2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003184:	f7ff f96c 	bl	8002460 <HAL_GetTick>
 8003188:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800318a:	e00a      	b.n	80031a2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800318c:	f7ff f968 	bl	8002460 <HAL_GetTick>
 8003190:	4602      	mov	r2, r0
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	f241 3288 	movw	r2, #5000	@ 0x1388
 800319a:	4293      	cmp	r3, r2
 800319c:	d901      	bls.n	80031a2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800319e:	2303      	movs	r3, #3
 80031a0:	e162      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031a2:	4b89      	ldr	r3, [pc, #548]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 80031a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031a8:	f003 0302 	and.w	r3, r3, #2
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d0ed      	beq.n	800318c <HAL_RCC_OscConfig+0x53c>
 80031b0:	e015      	b.n	80031de <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031b2:	f7ff f955 	bl	8002460 <HAL_GetTick>
 80031b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80031b8:	e00a      	b.n	80031d0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031ba:	f7ff f951 	bl	8002460 <HAL_GetTick>
 80031be:	4602      	mov	r2, r0
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	1ad3      	subs	r3, r2, r3
 80031c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d901      	bls.n	80031d0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80031cc:	2303      	movs	r3, #3
 80031ce:	e14b      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80031d0:	4b7d      	ldr	r3, [pc, #500]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 80031d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031d6:	f003 0302 	and.w	r3, r3, #2
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d1ed      	bne.n	80031ba <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031de:	7ffb      	ldrb	r3, [r7, #31]
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d105      	bne.n	80031f0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031e4:	4b78      	ldr	r3, [pc, #480]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 80031e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031e8:	4a77      	ldr	r2, [pc, #476]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 80031ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031ee:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 0320 	and.w	r3, r3, #32
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d03c      	beq.n	8003276 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003200:	2b00      	cmp	r3, #0
 8003202:	d01c      	beq.n	800323e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003204:	4b70      	ldr	r3, [pc, #448]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 8003206:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800320a:	4a6f      	ldr	r2, [pc, #444]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 800320c:	f043 0301 	orr.w	r3, r3, #1
 8003210:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003214:	f7ff f924 	bl	8002460 <HAL_GetTick>
 8003218:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800321a:	e008      	b.n	800322e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800321c:	f7ff f920 	bl	8002460 <HAL_GetTick>
 8003220:	4602      	mov	r2, r0
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	1ad3      	subs	r3, r2, r3
 8003226:	2b02      	cmp	r3, #2
 8003228:	d901      	bls.n	800322e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800322a:	2303      	movs	r3, #3
 800322c:	e11c      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800322e:	4b66      	ldr	r3, [pc, #408]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 8003230:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003234:	f003 0302 	and.w	r3, r3, #2
 8003238:	2b00      	cmp	r3, #0
 800323a:	d0ef      	beq.n	800321c <HAL_RCC_OscConfig+0x5cc>
 800323c:	e01b      	b.n	8003276 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800323e:	4b62      	ldr	r3, [pc, #392]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 8003240:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003244:	4a60      	ldr	r2, [pc, #384]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 8003246:	f023 0301 	bic.w	r3, r3, #1
 800324a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800324e:	f7ff f907 	bl	8002460 <HAL_GetTick>
 8003252:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003254:	e008      	b.n	8003268 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003256:	f7ff f903 	bl	8002460 <HAL_GetTick>
 800325a:	4602      	mov	r2, r0
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	1ad3      	subs	r3, r2, r3
 8003260:	2b02      	cmp	r3, #2
 8003262:	d901      	bls.n	8003268 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003264:	2303      	movs	r3, #3
 8003266:	e0ff      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003268:	4b57      	ldr	r3, [pc, #348]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 800326a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800326e:	f003 0302 	and.w	r3, r3, #2
 8003272:	2b00      	cmp	r3, #0
 8003274:	d1ef      	bne.n	8003256 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800327a:	2b00      	cmp	r3, #0
 800327c:	f000 80f3 	beq.w	8003466 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003284:	2b02      	cmp	r3, #2
 8003286:	f040 80c9 	bne.w	800341c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800328a:	4b4f      	ldr	r3, [pc, #316]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 800328c:	68db      	ldr	r3, [r3, #12]
 800328e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	f003 0203 	and.w	r2, r3, #3
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800329a:	429a      	cmp	r2, r3
 800329c:	d12c      	bne.n	80032f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032a8:	3b01      	subs	r3, #1
 80032aa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d123      	bne.n	80032f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032ba:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80032bc:	429a      	cmp	r2, r3
 80032be:	d11b      	bne.n	80032f8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032ca:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d113      	bne.n	80032f8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032da:	085b      	lsrs	r3, r3, #1
 80032dc:	3b01      	subs	r3, #1
 80032de:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d109      	bne.n	80032f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ee:	085b      	lsrs	r3, r3, #1
 80032f0:	3b01      	subs	r3, #1
 80032f2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d06b      	beq.n	80033d0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	2b0c      	cmp	r3, #12
 80032fc:	d062      	beq.n	80033c4 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80032fe:	4b32      	ldr	r3, [pc, #200]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d001      	beq.n	800330e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e0ac      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800330e:	4b2e      	ldr	r3, [pc, #184]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a2d      	ldr	r2, [pc, #180]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 8003314:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003318:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800331a:	f7ff f8a1 	bl	8002460 <HAL_GetTick>
 800331e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003320:	e008      	b.n	8003334 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003322:	f7ff f89d 	bl	8002460 <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	2b02      	cmp	r3, #2
 800332e:	d901      	bls.n	8003334 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	e099      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003334:	4b24      	ldr	r3, [pc, #144]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d1f0      	bne.n	8003322 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003340:	4b21      	ldr	r3, [pc, #132]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 8003342:	68da      	ldr	r2, [r3, #12]
 8003344:	4b21      	ldr	r3, [pc, #132]	@ (80033cc <HAL_RCC_OscConfig+0x77c>)
 8003346:	4013      	ands	r3, r2
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800334c:	687a      	ldr	r2, [r7, #4]
 800334e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003350:	3a01      	subs	r2, #1
 8003352:	0112      	lsls	r2, r2, #4
 8003354:	4311      	orrs	r1, r2
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800335a:	0212      	lsls	r2, r2, #8
 800335c:	4311      	orrs	r1, r2
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003362:	0852      	lsrs	r2, r2, #1
 8003364:	3a01      	subs	r2, #1
 8003366:	0552      	lsls	r2, r2, #21
 8003368:	4311      	orrs	r1, r2
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800336e:	0852      	lsrs	r2, r2, #1
 8003370:	3a01      	subs	r2, #1
 8003372:	0652      	lsls	r2, r2, #25
 8003374:	4311      	orrs	r1, r2
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800337a:	06d2      	lsls	r2, r2, #27
 800337c:	430a      	orrs	r2, r1
 800337e:	4912      	ldr	r1, [pc, #72]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 8003380:	4313      	orrs	r3, r2
 8003382:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003384:	4b10      	ldr	r3, [pc, #64]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a0f      	ldr	r2, [pc, #60]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 800338a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800338e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003390:	4b0d      	ldr	r3, [pc, #52]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	4a0c      	ldr	r2, [pc, #48]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 8003396:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800339a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800339c:	f7ff f860 	bl	8002460 <HAL_GetTick>
 80033a0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033a2:	e008      	b.n	80033b6 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033a4:	f7ff f85c 	bl	8002460 <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e058      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033b6:	4b04      	ldr	r3, [pc, #16]	@ (80033c8 <HAL_RCC_OscConfig+0x778>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d0f0      	beq.n	80033a4 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80033c2:	e050      	b.n	8003466 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e04f      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
 80033c8:	40021000 	.word	0x40021000
 80033cc:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033d0:	4b27      	ldr	r3, [pc, #156]	@ (8003470 <HAL_RCC_OscConfig+0x820>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d144      	bne.n	8003466 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80033dc:	4b24      	ldr	r3, [pc, #144]	@ (8003470 <HAL_RCC_OscConfig+0x820>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a23      	ldr	r2, [pc, #140]	@ (8003470 <HAL_RCC_OscConfig+0x820>)
 80033e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033e6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80033e8:	4b21      	ldr	r3, [pc, #132]	@ (8003470 <HAL_RCC_OscConfig+0x820>)
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	4a20      	ldr	r2, [pc, #128]	@ (8003470 <HAL_RCC_OscConfig+0x820>)
 80033ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033f2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80033f4:	f7ff f834 	bl	8002460 <HAL_GetTick>
 80033f8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033fa:	e008      	b.n	800340e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033fc:	f7ff f830 	bl	8002460 <HAL_GetTick>
 8003400:	4602      	mov	r2, r0
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	1ad3      	subs	r3, r2, r3
 8003406:	2b02      	cmp	r3, #2
 8003408:	d901      	bls.n	800340e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e02c      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800340e:	4b18      	ldr	r3, [pc, #96]	@ (8003470 <HAL_RCC_OscConfig+0x820>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d0f0      	beq.n	80033fc <HAL_RCC_OscConfig+0x7ac>
 800341a:	e024      	b.n	8003466 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800341c:	69bb      	ldr	r3, [r7, #24]
 800341e:	2b0c      	cmp	r3, #12
 8003420:	d01f      	beq.n	8003462 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003422:	4b13      	ldr	r3, [pc, #76]	@ (8003470 <HAL_RCC_OscConfig+0x820>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a12      	ldr	r2, [pc, #72]	@ (8003470 <HAL_RCC_OscConfig+0x820>)
 8003428:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800342c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800342e:	f7ff f817 	bl	8002460 <HAL_GetTick>
 8003432:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003434:	e008      	b.n	8003448 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003436:	f7ff f813 	bl	8002460 <HAL_GetTick>
 800343a:	4602      	mov	r2, r0
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	2b02      	cmp	r3, #2
 8003442:	d901      	bls.n	8003448 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003444:	2303      	movs	r3, #3
 8003446:	e00f      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003448:	4b09      	ldr	r3, [pc, #36]	@ (8003470 <HAL_RCC_OscConfig+0x820>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003450:	2b00      	cmp	r3, #0
 8003452:	d1f0      	bne.n	8003436 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003454:	4b06      	ldr	r3, [pc, #24]	@ (8003470 <HAL_RCC_OscConfig+0x820>)
 8003456:	68da      	ldr	r2, [r3, #12]
 8003458:	4905      	ldr	r1, [pc, #20]	@ (8003470 <HAL_RCC_OscConfig+0x820>)
 800345a:	4b06      	ldr	r3, [pc, #24]	@ (8003474 <HAL_RCC_OscConfig+0x824>)
 800345c:	4013      	ands	r3, r2
 800345e:	60cb      	str	r3, [r1, #12]
 8003460:	e001      	b.n	8003466 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e000      	b.n	8003468 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003466:	2300      	movs	r3, #0
}
 8003468:	4618      	mov	r0, r3
 800346a:	3720      	adds	r7, #32
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}
 8003470:	40021000 	.word	0x40021000
 8003474:	feeefffc 	.word	0xfeeefffc

08003478 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d101      	bne.n	800348c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e0e7      	b.n	800365c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800348c:	4b75      	ldr	r3, [pc, #468]	@ (8003664 <HAL_RCC_ClockConfig+0x1ec>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 0307 	and.w	r3, r3, #7
 8003494:	683a      	ldr	r2, [r7, #0]
 8003496:	429a      	cmp	r2, r3
 8003498:	d910      	bls.n	80034bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800349a:	4b72      	ldr	r3, [pc, #456]	@ (8003664 <HAL_RCC_ClockConfig+0x1ec>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f023 0207 	bic.w	r2, r3, #7
 80034a2:	4970      	ldr	r1, [pc, #448]	@ (8003664 <HAL_RCC_ClockConfig+0x1ec>)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	4313      	orrs	r3, r2
 80034a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034aa:	4b6e      	ldr	r3, [pc, #440]	@ (8003664 <HAL_RCC_ClockConfig+0x1ec>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0307 	and.w	r3, r3, #7
 80034b2:	683a      	ldr	r2, [r7, #0]
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d001      	beq.n	80034bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e0cf      	b.n	800365c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 0302 	and.w	r3, r3, #2
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d010      	beq.n	80034ea <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	689a      	ldr	r2, [r3, #8]
 80034cc:	4b66      	ldr	r3, [pc, #408]	@ (8003668 <HAL_RCC_ClockConfig+0x1f0>)
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d908      	bls.n	80034ea <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034d8:	4b63      	ldr	r3, [pc, #396]	@ (8003668 <HAL_RCC_ClockConfig+0x1f0>)
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	4960      	ldr	r1, [pc, #384]	@ (8003668 <HAL_RCC_ClockConfig+0x1f0>)
 80034e6:	4313      	orrs	r3, r2
 80034e8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0301 	and.w	r3, r3, #1
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d04c      	beq.n	8003590 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	2b03      	cmp	r3, #3
 80034fc:	d107      	bne.n	800350e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034fe:	4b5a      	ldr	r3, [pc, #360]	@ (8003668 <HAL_RCC_ClockConfig+0x1f0>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d121      	bne.n	800354e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e0a6      	b.n	800365c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	2b02      	cmp	r3, #2
 8003514:	d107      	bne.n	8003526 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003516:	4b54      	ldr	r3, [pc, #336]	@ (8003668 <HAL_RCC_ClockConfig+0x1f0>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d115      	bne.n	800354e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e09a      	b.n	800365c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d107      	bne.n	800353e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800352e:	4b4e      	ldr	r3, [pc, #312]	@ (8003668 <HAL_RCC_ClockConfig+0x1f0>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 0302 	and.w	r3, r3, #2
 8003536:	2b00      	cmp	r3, #0
 8003538:	d109      	bne.n	800354e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e08e      	b.n	800365c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800353e:	4b4a      	ldr	r3, [pc, #296]	@ (8003668 <HAL_RCC_ClockConfig+0x1f0>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003546:	2b00      	cmp	r3, #0
 8003548:	d101      	bne.n	800354e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e086      	b.n	800365c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800354e:	4b46      	ldr	r3, [pc, #280]	@ (8003668 <HAL_RCC_ClockConfig+0x1f0>)
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	f023 0203 	bic.w	r2, r3, #3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	4943      	ldr	r1, [pc, #268]	@ (8003668 <HAL_RCC_ClockConfig+0x1f0>)
 800355c:	4313      	orrs	r3, r2
 800355e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003560:	f7fe ff7e 	bl	8002460 <HAL_GetTick>
 8003564:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003566:	e00a      	b.n	800357e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003568:	f7fe ff7a 	bl	8002460 <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003576:	4293      	cmp	r3, r2
 8003578:	d901      	bls.n	800357e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e06e      	b.n	800365c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800357e:	4b3a      	ldr	r3, [pc, #232]	@ (8003668 <HAL_RCC_ClockConfig+0x1f0>)
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f003 020c 	and.w	r2, r3, #12
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	429a      	cmp	r2, r3
 800358e:	d1eb      	bne.n	8003568 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0302 	and.w	r3, r3, #2
 8003598:	2b00      	cmp	r3, #0
 800359a:	d010      	beq.n	80035be <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	689a      	ldr	r2, [r3, #8]
 80035a0:	4b31      	ldr	r3, [pc, #196]	@ (8003668 <HAL_RCC_ClockConfig+0x1f0>)
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d208      	bcs.n	80035be <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035ac:	4b2e      	ldr	r3, [pc, #184]	@ (8003668 <HAL_RCC_ClockConfig+0x1f0>)
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	492b      	ldr	r1, [pc, #172]	@ (8003668 <HAL_RCC_ClockConfig+0x1f0>)
 80035ba:	4313      	orrs	r3, r2
 80035bc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035be:	4b29      	ldr	r3, [pc, #164]	@ (8003664 <HAL_RCC_ClockConfig+0x1ec>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0307 	and.w	r3, r3, #7
 80035c6:	683a      	ldr	r2, [r7, #0]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d210      	bcs.n	80035ee <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035cc:	4b25      	ldr	r3, [pc, #148]	@ (8003664 <HAL_RCC_ClockConfig+0x1ec>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f023 0207 	bic.w	r2, r3, #7
 80035d4:	4923      	ldr	r1, [pc, #140]	@ (8003664 <HAL_RCC_ClockConfig+0x1ec>)
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	4313      	orrs	r3, r2
 80035da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035dc:	4b21      	ldr	r3, [pc, #132]	@ (8003664 <HAL_RCC_ClockConfig+0x1ec>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0307 	and.w	r3, r3, #7
 80035e4:	683a      	ldr	r2, [r7, #0]
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d001      	beq.n	80035ee <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e036      	b.n	800365c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 0304 	and.w	r3, r3, #4
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d008      	beq.n	800360c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035fa:	4b1b      	ldr	r3, [pc, #108]	@ (8003668 <HAL_RCC_ClockConfig+0x1f0>)
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	4918      	ldr	r1, [pc, #96]	@ (8003668 <HAL_RCC_ClockConfig+0x1f0>)
 8003608:	4313      	orrs	r3, r2
 800360a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 0308 	and.w	r3, r3, #8
 8003614:	2b00      	cmp	r3, #0
 8003616:	d009      	beq.n	800362c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003618:	4b13      	ldr	r3, [pc, #76]	@ (8003668 <HAL_RCC_ClockConfig+0x1f0>)
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	691b      	ldr	r3, [r3, #16]
 8003624:	00db      	lsls	r3, r3, #3
 8003626:	4910      	ldr	r1, [pc, #64]	@ (8003668 <HAL_RCC_ClockConfig+0x1f0>)
 8003628:	4313      	orrs	r3, r2
 800362a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800362c:	f000 f858 	bl	80036e0 <HAL_RCC_GetSysClockFreq>
 8003630:	4602      	mov	r2, r0
 8003632:	4b0d      	ldr	r3, [pc, #52]	@ (8003668 <HAL_RCC_ClockConfig+0x1f0>)
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	091b      	lsrs	r3, r3, #4
 8003638:	f003 030f 	and.w	r3, r3, #15
 800363c:	490b      	ldr	r1, [pc, #44]	@ (800366c <HAL_RCC_ClockConfig+0x1f4>)
 800363e:	5ccb      	ldrb	r3, [r1, r3]
 8003640:	f003 031f 	and.w	r3, r3, #31
 8003644:	fa22 f303 	lsr.w	r3, r2, r3
 8003648:	4a09      	ldr	r2, [pc, #36]	@ (8003670 <HAL_RCC_ClockConfig+0x1f8>)
 800364a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800364c:	4b09      	ldr	r3, [pc, #36]	@ (8003674 <HAL_RCC_ClockConfig+0x1fc>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4618      	mov	r0, r3
 8003652:	f7fe feb5 	bl	80023c0 <HAL_InitTick>
 8003656:	4603      	mov	r3, r0
 8003658:	72fb      	strb	r3, [r7, #11]

  return status;
 800365a:	7afb      	ldrb	r3, [r7, #11]
}
 800365c:	4618      	mov	r0, r3
 800365e:	3710      	adds	r7, #16
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}
 8003664:	40022000 	.word	0x40022000
 8003668:	40021000 	.word	0x40021000
 800366c:	08009774 	.word	0x08009774
 8003670:	20000000 	.word	0x20000000
 8003674:	20000004 	.word	0x20000004

08003678 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig( uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b08a      	sub	sp, #40	@ 0x28
 800367c:	af00      	add	r7, sp, #0
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	60b9      	str	r1, [r7, #8]
 8003682:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning if no assert_param check */
  UNUSED(RCC_MCOx);

  /* MCO Clock Enable */
  __MCO1_CLK_ENABLE();
 8003684:	4b15      	ldr	r3, [pc, #84]	@ (80036dc <HAL_RCC_MCOConfig+0x64>)
 8003686:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003688:	4a14      	ldr	r2, [pc, #80]	@ (80036dc <HAL_RCC_MCOConfig+0x64>)
 800368a:	f043 0301 	orr.w	r3, r3, #1
 800368e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003690:	4b12      	ldr	r3, [pc, #72]	@ (80036dc <HAL_RCC_MCOConfig+0x64>)
 8003692:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003694:	f003 0301 	and.w	r3, r3, #1
 8003698:	613b      	str	r3, [r7, #16]
 800369a:	693b      	ldr	r3, [r7, #16]

  /* Configure the MCO1 pin in alternate function mode */
  GPIO_InitStruct.Pin = MCO1_PIN;
 800369c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80036a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036a2:	2302      	movs	r3, #2
 80036a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80036a6:	2302      	movs	r3, #2
 80036a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036aa:	2300      	movs	r3, #0
 80036ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80036ae:	2300      	movs	r3, #0
 80036b0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80036b2:	f107 0314 	add.w	r3, r7, #20
 80036b6:	4619      	mov	r1, r3
 80036b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036bc:	f7ff f8e2 	bl	8002884 <HAL_GPIO_Init>

  /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv ));
 80036c0:	4b06      	ldr	r3, [pc, #24]	@ (80036dc <HAL_RCC_MCOConfig+0x64>)
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80036c8:	68b9      	ldr	r1, [r7, #8]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	430b      	orrs	r3, r1
 80036ce:	4903      	ldr	r1, [pc, #12]	@ (80036dc <HAL_RCC_MCOConfig+0x64>)
 80036d0:	4313      	orrs	r3, r2
 80036d2:	608b      	str	r3, [r1, #8]
}
 80036d4:	bf00      	nop
 80036d6:	3728      	adds	r7, #40	@ 0x28
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}
 80036dc:	40021000 	.word	0x40021000

080036e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b089      	sub	sp, #36	@ 0x24
 80036e4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80036e6:	2300      	movs	r3, #0
 80036e8:	61fb      	str	r3, [r7, #28]
 80036ea:	2300      	movs	r3, #0
 80036ec:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036ee:	4b3e      	ldr	r3, [pc, #248]	@ (80037e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	f003 030c 	and.w	r3, r3, #12
 80036f6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80036f8:	4b3b      	ldr	r3, [pc, #236]	@ (80037e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	f003 0303 	and.w	r3, r3, #3
 8003700:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d005      	beq.n	8003714 <HAL_RCC_GetSysClockFreq+0x34>
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	2b0c      	cmp	r3, #12
 800370c:	d121      	bne.n	8003752 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2b01      	cmp	r3, #1
 8003712:	d11e      	bne.n	8003752 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003714:	4b34      	ldr	r3, [pc, #208]	@ (80037e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 0308 	and.w	r3, r3, #8
 800371c:	2b00      	cmp	r3, #0
 800371e:	d107      	bne.n	8003730 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003720:	4b31      	ldr	r3, [pc, #196]	@ (80037e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003722:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003726:	0a1b      	lsrs	r3, r3, #8
 8003728:	f003 030f 	and.w	r3, r3, #15
 800372c:	61fb      	str	r3, [r7, #28]
 800372e:	e005      	b.n	800373c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003730:	4b2d      	ldr	r3, [pc, #180]	@ (80037e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	091b      	lsrs	r3, r3, #4
 8003736:	f003 030f 	and.w	r3, r3, #15
 800373a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800373c:	4a2b      	ldr	r2, [pc, #172]	@ (80037ec <HAL_RCC_GetSysClockFreq+0x10c>)
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003744:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d10d      	bne.n	8003768 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800374c:	69fb      	ldr	r3, [r7, #28]
 800374e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003750:	e00a      	b.n	8003768 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	2b04      	cmp	r3, #4
 8003756:	d102      	bne.n	800375e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003758:	4b25      	ldr	r3, [pc, #148]	@ (80037f0 <HAL_RCC_GetSysClockFreq+0x110>)
 800375a:	61bb      	str	r3, [r7, #24]
 800375c:	e004      	b.n	8003768 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	2b08      	cmp	r3, #8
 8003762:	d101      	bne.n	8003768 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003764:	4b23      	ldr	r3, [pc, #140]	@ (80037f4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003766:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	2b0c      	cmp	r3, #12
 800376c:	d134      	bne.n	80037d8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800376e:	4b1e      	ldr	r3, [pc, #120]	@ (80037e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003770:	68db      	ldr	r3, [r3, #12]
 8003772:	f003 0303 	and.w	r3, r3, #3
 8003776:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	2b02      	cmp	r3, #2
 800377c:	d003      	beq.n	8003786 <HAL_RCC_GetSysClockFreq+0xa6>
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	2b03      	cmp	r3, #3
 8003782:	d003      	beq.n	800378c <HAL_RCC_GetSysClockFreq+0xac>
 8003784:	e005      	b.n	8003792 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003786:	4b1a      	ldr	r3, [pc, #104]	@ (80037f0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003788:	617b      	str	r3, [r7, #20]
      break;
 800378a:	e005      	b.n	8003798 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800378c:	4b19      	ldr	r3, [pc, #100]	@ (80037f4 <HAL_RCC_GetSysClockFreq+0x114>)
 800378e:	617b      	str	r3, [r7, #20]
      break;
 8003790:	e002      	b.n	8003798 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	617b      	str	r3, [r7, #20]
      break;
 8003796:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003798:	4b13      	ldr	r3, [pc, #76]	@ (80037e8 <HAL_RCC_GetSysClockFreq+0x108>)
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	091b      	lsrs	r3, r3, #4
 800379e:	f003 0307 	and.w	r3, r3, #7
 80037a2:	3301      	adds	r3, #1
 80037a4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80037a6:	4b10      	ldr	r3, [pc, #64]	@ (80037e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	0a1b      	lsrs	r3, r3, #8
 80037ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80037b0:	697a      	ldr	r2, [r7, #20]
 80037b2:	fb03 f202 	mul.w	r2, r3, r2
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80037bc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80037be:	4b0a      	ldr	r3, [pc, #40]	@ (80037e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80037c0:	68db      	ldr	r3, [r3, #12]
 80037c2:	0e5b      	lsrs	r3, r3, #25
 80037c4:	f003 0303 	and.w	r3, r3, #3
 80037c8:	3301      	adds	r3, #1
 80037ca:	005b      	lsls	r3, r3, #1
 80037cc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80037ce:	697a      	ldr	r2, [r7, #20]
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80037d6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80037d8:	69bb      	ldr	r3, [r7, #24]
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3724      	adds	r7, #36	@ 0x24
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	40021000 	.word	0x40021000
 80037ec:	0800978c 	.word	0x0800978c
 80037f0:	00f42400 	.word	0x00f42400
 80037f4:	007a1200 	.word	0x007a1200

080037f8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037f8:	b480      	push	{r7}
 80037fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037fc:	4b03      	ldr	r3, [pc, #12]	@ (800380c <HAL_RCC_GetHCLKFreq+0x14>)
 80037fe:	681b      	ldr	r3, [r3, #0]
}
 8003800:	4618      	mov	r0, r3
 8003802:	46bd      	mov	sp, r7
 8003804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003808:	4770      	bx	lr
 800380a:	bf00      	nop
 800380c:	20000000 	.word	0x20000000

08003810 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003814:	f7ff fff0 	bl	80037f8 <HAL_RCC_GetHCLKFreq>
 8003818:	4602      	mov	r2, r0
 800381a:	4b06      	ldr	r3, [pc, #24]	@ (8003834 <HAL_RCC_GetPCLK1Freq+0x24>)
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	0a1b      	lsrs	r3, r3, #8
 8003820:	f003 0307 	and.w	r3, r3, #7
 8003824:	4904      	ldr	r1, [pc, #16]	@ (8003838 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003826:	5ccb      	ldrb	r3, [r1, r3]
 8003828:	f003 031f 	and.w	r3, r3, #31
 800382c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003830:	4618      	mov	r0, r3
 8003832:	bd80      	pop	{r7, pc}
 8003834:	40021000 	.word	0x40021000
 8003838:	08009784 	.word	0x08009784

0800383c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003840:	f7ff ffda 	bl	80037f8 <HAL_RCC_GetHCLKFreq>
 8003844:	4602      	mov	r2, r0
 8003846:	4b06      	ldr	r3, [pc, #24]	@ (8003860 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	0adb      	lsrs	r3, r3, #11
 800384c:	f003 0307 	and.w	r3, r3, #7
 8003850:	4904      	ldr	r1, [pc, #16]	@ (8003864 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003852:	5ccb      	ldrb	r3, [r1, r3]
 8003854:	f003 031f 	and.w	r3, r3, #31
 8003858:	fa22 f303 	lsr.w	r3, r2, r3
}
 800385c:	4618      	mov	r0, r3
 800385e:	bd80      	pop	{r7, pc}
 8003860:	40021000 	.word	0x40021000
 8003864:	08009784 	.word	0x08009784

08003868 <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @note   The Clock Security System can only be cleared by reset.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8003868:	b480      	push	{r7}
 800386a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 800386c:	4b05      	ldr	r3, [pc, #20]	@ (8003884 <HAL_RCC_EnableCSS+0x1c>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a04      	ldr	r2, [pc, #16]	@ (8003884 <HAL_RCC_EnableCSS+0x1c>)
 8003872:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003876:	6013      	str	r3, [r2, #0]
}
 8003878:	bf00      	nop
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr
 8003882:	bf00      	nop
 8003884:	40021000 	.word	0x40021000

08003888 <HAL_RCC_NMI_IRQHandler>:
  * @brief Handle the RCC Clock Security System interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	af00      	add	r7, sp, #0
  /* Check RCC CSSF interrupt flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 800388c:	4b07      	ldr	r3, [pc, #28]	@ (80038ac <HAL_RCC_NMI_IRQHandler+0x24>)
 800388e:	69db      	ldr	r3, [r3, #28]
 8003890:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003894:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003898:	d105      	bne.n	80038a6 <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800389a:	f000 f809 	bl	80038b0 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800389e:	4b03      	ldr	r3, [pc, #12]	@ (80038ac <HAL_RCC_NMI_IRQHandler+0x24>)
 80038a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80038a4:	621a      	str	r2, [r3, #32]
  }
}
 80038a6:	bf00      	nop
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	40021000 	.word	0x40021000

080038b0 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback.
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 80038b0:	b480      	push	{r7}
 80038b2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback should be implemented in the user file
   */
}
 80038b4:	bf00      	nop
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr
	...

080038c0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b086      	sub	sp, #24
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80038c8:	2300      	movs	r3, #0
 80038ca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80038cc:	4b2a      	ldr	r3, [pc, #168]	@ (8003978 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d003      	beq.n	80038e0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80038d8:	f7ff f956 	bl	8002b88 <HAL_PWREx_GetVoltageRange>
 80038dc:	6178      	str	r0, [r7, #20]
 80038de:	e014      	b.n	800390a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80038e0:	4b25      	ldr	r3, [pc, #148]	@ (8003978 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038e4:	4a24      	ldr	r2, [pc, #144]	@ (8003978 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80038ec:	4b22      	ldr	r3, [pc, #136]	@ (8003978 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038f4:	60fb      	str	r3, [r7, #12]
 80038f6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80038f8:	f7ff f946 	bl	8002b88 <HAL_PWREx_GetVoltageRange>
 80038fc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80038fe:	4b1e      	ldr	r3, [pc, #120]	@ (8003978 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003902:	4a1d      	ldr	r2, [pc, #116]	@ (8003978 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003904:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003908:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003910:	d10b      	bne.n	800392a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2b80      	cmp	r3, #128	@ 0x80
 8003916:	d919      	bls.n	800394c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2ba0      	cmp	r3, #160	@ 0xa0
 800391c:	d902      	bls.n	8003924 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800391e:	2302      	movs	r3, #2
 8003920:	613b      	str	r3, [r7, #16]
 8003922:	e013      	b.n	800394c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003924:	2301      	movs	r3, #1
 8003926:	613b      	str	r3, [r7, #16]
 8003928:	e010      	b.n	800394c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2b80      	cmp	r3, #128	@ 0x80
 800392e:	d902      	bls.n	8003936 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003930:	2303      	movs	r3, #3
 8003932:	613b      	str	r3, [r7, #16]
 8003934:	e00a      	b.n	800394c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2b80      	cmp	r3, #128	@ 0x80
 800393a:	d102      	bne.n	8003942 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800393c:	2302      	movs	r3, #2
 800393e:	613b      	str	r3, [r7, #16]
 8003940:	e004      	b.n	800394c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2b70      	cmp	r3, #112	@ 0x70
 8003946:	d101      	bne.n	800394c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003948:	2301      	movs	r3, #1
 800394a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800394c:	4b0b      	ldr	r3, [pc, #44]	@ (800397c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f023 0207 	bic.w	r2, r3, #7
 8003954:	4909      	ldr	r1, [pc, #36]	@ (800397c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	4313      	orrs	r3, r2
 800395a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800395c:	4b07      	ldr	r3, [pc, #28]	@ (800397c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0307 	and.w	r3, r3, #7
 8003964:	693a      	ldr	r2, [r7, #16]
 8003966:	429a      	cmp	r2, r3
 8003968:	d001      	beq.n	800396e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e000      	b.n	8003970 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800396e:	2300      	movs	r3, #0
}
 8003970:	4618      	mov	r0, r3
 8003972:	3718      	adds	r7, #24
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}
 8003978:	40021000 	.word	0x40021000
 800397c:	40022000 	.word	0x40022000

08003980 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b086      	sub	sp, #24
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003988:	2300      	movs	r3, #0
 800398a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800398c:	2300      	movs	r3, #0
 800398e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003998:	2b00      	cmp	r3, #0
 800399a:	d031      	beq.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039a0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80039a4:	d01a      	beq.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80039a6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80039aa:	d814      	bhi.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d009      	beq.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80039b0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80039b4:	d10f      	bne.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80039b6:	4b5d      	ldr	r3, [pc, #372]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	4a5c      	ldr	r2, [pc, #368]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80039bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039c0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80039c2:	e00c      	b.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	3304      	adds	r3, #4
 80039c8:	2100      	movs	r1, #0
 80039ca:	4618      	mov	r0, r3
 80039cc:	f000 f9ce 	bl	8003d6c <RCCEx_PLLSAI1_Config>
 80039d0:	4603      	mov	r3, r0
 80039d2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80039d4:	e003      	b.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	74fb      	strb	r3, [r7, #19]
      break;
 80039da:	e000      	b.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80039dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80039de:	7cfb      	ldrb	r3, [r7, #19]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d10b      	bne.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80039e4:	4b51      	ldr	r3, [pc, #324]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80039e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039ea:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039f2:	494e      	ldr	r1, [pc, #312]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80039f4:	4313      	orrs	r3, r2
 80039f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80039fa:	e001      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039fc:	7cfb      	ldrb	r3, [r7, #19]
 80039fe:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	f000 809e 	beq.w	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003a12:	4b46      	ldr	r3, [pc, #280]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d101      	bne.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e000      	b.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8003a22:	2300      	movs	r3, #0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d00d      	beq.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a28:	4b40      	ldr	r3, [pc, #256]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a2c:	4a3f      	ldr	r2, [pc, #252]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a32:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a34:	4b3d      	ldr	r3, [pc, #244]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a3c:	60bb      	str	r3, [r7, #8]
 8003a3e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a40:	2301      	movs	r3, #1
 8003a42:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a44:	4b3a      	ldr	r3, [pc, #232]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a39      	ldr	r2, [pc, #228]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003a4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a4e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003a50:	f7fe fd06 	bl	8002460 <HAL_GetTick>
 8003a54:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003a56:	e009      	b.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a58:	f7fe fd02 	bl	8002460 <HAL_GetTick>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d902      	bls.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	74fb      	strb	r3, [r7, #19]
        break;
 8003a6a:	e005      	b.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003a6c:	4b30      	ldr	r3, [pc, #192]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d0ef      	beq.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8003a78:	7cfb      	ldrb	r3, [r7, #19]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d15a      	bne.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003a7e:	4b2b      	ldr	r3, [pc, #172]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a84:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a88:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d01e      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a94:	697a      	ldr	r2, [r7, #20]
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d019      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003a9a:	4b24      	ldr	r3, [pc, #144]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aa0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003aa4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003aa6:	4b21      	ldr	r3, [pc, #132]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003aa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aac:	4a1f      	ldr	r2, [pc, #124]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003aae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ab2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ab6:	4b1d      	ldr	r3, [pc, #116]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003abc:	4a1b      	ldr	r2, [pc, #108]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003abe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ac2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ac6:	4a19      	ldr	r2, [pc, #100]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	f003 0301 	and.w	r3, r3, #1
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d016      	beq.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ad8:	f7fe fcc2 	bl	8002460 <HAL_GetTick>
 8003adc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ade:	e00b      	b.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ae0:	f7fe fcbe 	bl	8002460 <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d902      	bls.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	74fb      	strb	r3, [r7, #19]
            break;
 8003af6:	e006      	b.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003af8:	4b0c      	ldr	r3, [pc, #48]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003afe:	f003 0302 	and.w	r3, r3, #2
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d0ec      	beq.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8003b06:	7cfb      	ldrb	r3, [r7, #19]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d10b      	bne.n	8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b0c:	4b07      	ldr	r3, [pc, #28]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b12:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b1a:	4904      	ldr	r1, [pc, #16]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003b22:	e009      	b.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003b24:	7cfb      	ldrb	r3, [r7, #19]
 8003b26:	74bb      	strb	r3, [r7, #18]
 8003b28:	e006      	b.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8003b2a:	bf00      	nop
 8003b2c:	40021000 	.word	0x40021000
 8003b30:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b34:	7cfb      	ldrb	r3, [r7, #19]
 8003b36:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b38:	7c7b      	ldrb	r3, [r7, #17]
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d105      	bne.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b3e:	4b8a      	ldr	r3, [pc, #552]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b42:	4a89      	ldr	r2, [pc, #548]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b48:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 0301 	and.w	r3, r3, #1
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d00a      	beq.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b56:	4b84      	ldr	r3, [pc, #528]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b5c:	f023 0203 	bic.w	r2, r3, #3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6a1b      	ldr	r3, [r3, #32]
 8003b64:	4980      	ldr	r1, [pc, #512]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b66:	4313      	orrs	r3, r2
 8003b68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 0302 	and.w	r3, r3, #2
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d00a      	beq.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b78:	4b7b      	ldr	r3, [pc, #492]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b7e:	f023 020c 	bic.w	r2, r3, #12
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b86:	4978      	ldr	r1, [pc, #480]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0320 	and.w	r3, r3, #32
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d00a      	beq.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b9a:	4b73      	ldr	r3, [pc, #460]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ba0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ba8:	496f      	ldr	r1, [pc, #444]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003baa:	4313      	orrs	r3, r2
 8003bac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d00a      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003bbc:	4b6a      	ldr	r3, [pc, #424]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bc2:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bca:	4967      	ldr	r1, [pc, #412]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00a      	beq.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003bde:	4b62      	ldr	r3, [pc, #392]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003be4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bec:	495e      	ldr	r1, [pc, #376]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d00a      	beq.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c00:	4b59      	ldr	r3, [pc, #356]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c06:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c0e:	4956      	ldr	r1, [pc, #344]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c10:	4313      	orrs	r3, r2
 8003c12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d00a      	beq.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c22:	4b51      	ldr	r3, [pc, #324]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c28:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c30:	494d      	ldr	r1, [pc, #308]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c32:	4313      	orrs	r3, r2
 8003c34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d028      	beq.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c44:	4b48      	ldr	r3, [pc, #288]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c4a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c52:	4945      	ldr	r1, [pc, #276]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c54:	4313      	orrs	r3, r2
 8003c56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c5e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c62:	d106      	bne.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c64:	4b40      	ldr	r3, [pc, #256]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	4a3f      	ldr	r2, [pc, #252]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c6e:	60d3      	str	r3, [r2, #12]
 8003c70:	e011      	b.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c76:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003c7a:	d10c      	bne.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	3304      	adds	r3, #4
 8003c80:	2101      	movs	r1, #1
 8003c82:	4618      	mov	r0, r3
 8003c84:	f000 f872 	bl	8003d6c <RCCEx_PLLSAI1_Config>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003c8c:	7cfb      	ldrb	r3, [r7, #19]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d001      	beq.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8003c92:	7cfb      	ldrb	r3, [r7, #19]
 8003c94:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d028      	beq.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ca2:	4b31      	ldr	r3, [pc, #196]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ca4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ca8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cb0:	492d      	ldr	r1, [pc, #180]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cbc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003cc0:	d106      	bne.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003cc2:	4b29      	ldr	r3, [pc, #164]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003cc4:	68db      	ldr	r3, [r3, #12]
 8003cc6:	4a28      	ldr	r2, [pc, #160]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003cc8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ccc:	60d3      	str	r3, [r2, #12]
 8003cce:	e011      	b.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cd4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003cd8:	d10c      	bne.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	3304      	adds	r3, #4
 8003cde:	2101      	movs	r1, #1
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f000 f843 	bl	8003d6c <RCCEx_PLLSAI1_Config>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cea:	7cfb      	ldrb	r3, [r7, #19]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d001      	beq.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8003cf0:	7cfb      	ldrb	r3, [r7, #19]
 8003cf2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d01c      	beq.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d00:	4b19      	ldr	r3, [pc, #100]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d06:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d0e:	4916      	ldr	r1, [pc, #88]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d10:	4313      	orrs	r3, r2
 8003d12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d1a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d1e:	d10c      	bne.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	3304      	adds	r3, #4
 8003d24:	2102      	movs	r1, #2
 8003d26:	4618      	mov	r0, r3
 8003d28:	f000 f820 	bl	8003d6c <RCCEx_PLLSAI1_Config>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d30:	7cfb      	ldrb	r3, [r7, #19]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d001      	beq.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8003d36:	7cfb      	ldrb	r3, [r7, #19]
 8003d38:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d00a      	beq.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003d46:	4b08      	ldr	r3, [pc, #32]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d4c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d54:	4904      	ldr	r1, [pc, #16]	@ (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d56:	4313      	orrs	r3, r2
 8003d58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003d5c:	7cbb      	ldrb	r3, [r7, #18]
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3718      	adds	r7, #24
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	40021000 	.word	0x40021000

08003d6c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b084      	sub	sp, #16
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
 8003d74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d76:	2300      	movs	r3, #0
 8003d78:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d7a:	4b74      	ldr	r3, [pc, #464]	@ (8003f4c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d7c:	68db      	ldr	r3, [r3, #12]
 8003d7e:	f003 0303 	and.w	r3, r3, #3
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d018      	beq.n	8003db8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003d86:	4b71      	ldr	r3, [pc, #452]	@ (8003f4c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d88:	68db      	ldr	r3, [r3, #12]
 8003d8a:	f003 0203 	and.w	r2, r3, #3
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	429a      	cmp	r2, r3
 8003d94:	d10d      	bne.n	8003db2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
       ||
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d009      	beq.n	8003db2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003d9e:	4b6b      	ldr	r3, [pc, #428]	@ (8003f4c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003da0:	68db      	ldr	r3, [r3, #12]
 8003da2:	091b      	lsrs	r3, r3, #4
 8003da4:	f003 0307 	and.w	r3, r3, #7
 8003da8:	1c5a      	adds	r2, r3, #1
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	685b      	ldr	r3, [r3, #4]
       ||
 8003dae:	429a      	cmp	r2, r3
 8003db0:	d047      	beq.n	8003e42 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	73fb      	strb	r3, [r7, #15]
 8003db6:	e044      	b.n	8003e42 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	2b03      	cmp	r3, #3
 8003dbe:	d018      	beq.n	8003df2 <RCCEx_PLLSAI1_Config+0x86>
 8003dc0:	2b03      	cmp	r3, #3
 8003dc2:	d825      	bhi.n	8003e10 <RCCEx_PLLSAI1_Config+0xa4>
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d002      	beq.n	8003dce <RCCEx_PLLSAI1_Config+0x62>
 8003dc8:	2b02      	cmp	r3, #2
 8003dca:	d009      	beq.n	8003de0 <RCCEx_PLLSAI1_Config+0x74>
 8003dcc:	e020      	b.n	8003e10 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003dce:	4b5f      	ldr	r3, [pc, #380]	@ (8003f4c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0302 	and.w	r3, r3, #2
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d11d      	bne.n	8003e16 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dde:	e01a      	b.n	8003e16 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003de0:	4b5a      	ldr	r3, [pc, #360]	@ (8003f4c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d116      	bne.n	8003e1a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003df0:	e013      	b.n	8003e1a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003df2:	4b56      	ldr	r3, [pc, #344]	@ (8003f4c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d10f      	bne.n	8003e1e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003dfe:	4b53      	ldr	r3, [pc, #332]	@ (8003f4c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d109      	bne.n	8003e1e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003e0e:	e006      	b.n	8003e1e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	73fb      	strb	r3, [r7, #15]
      break;
 8003e14:	e004      	b.n	8003e20 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e16:	bf00      	nop
 8003e18:	e002      	b.n	8003e20 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e1a:	bf00      	nop
 8003e1c:	e000      	b.n	8003e20 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e1e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003e20:	7bfb      	ldrb	r3, [r7, #15]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d10d      	bne.n	8003e42 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003e26:	4b49      	ldr	r3, [pc, #292]	@ (8003f4c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e28:	68db      	ldr	r3, [r3, #12]
 8003e2a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6819      	ldr	r1, [r3, #0]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	3b01      	subs	r3, #1
 8003e38:	011b      	lsls	r3, r3, #4
 8003e3a:	430b      	orrs	r3, r1
 8003e3c:	4943      	ldr	r1, [pc, #268]	@ (8003f4c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003e42:	7bfb      	ldrb	r3, [r7, #15]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d17c      	bne.n	8003f42 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003e48:	4b40      	ldr	r3, [pc, #256]	@ (8003f4c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a3f      	ldr	r2, [pc, #252]	@ (8003f4c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e4e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003e52:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e54:	f7fe fb04 	bl	8002460 <HAL_GetTick>
 8003e58:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e5a:	e009      	b.n	8003e70 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e5c:	f7fe fb00 	bl	8002460 <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d902      	bls.n	8003e70 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	73fb      	strb	r3, [r7, #15]
        break;
 8003e6e:	e005      	b.n	8003e7c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e70:	4b36      	ldr	r3, [pc, #216]	@ (8003f4c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d1ef      	bne.n	8003e5c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003e7c:	7bfb      	ldrb	r3, [r7, #15]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d15f      	bne.n	8003f42 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d110      	bne.n	8003eaa <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e88:	4b30      	ldr	r3, [pc, #192]	@ (8003f4c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e8a:	691b      	ldr	r3, [r3, #16]
 8003e8c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8003e90:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003e94:	687a      	ldr	r2, [r7, #4]
 8003e96:	6892      	ldr	r2, [r2, #8]
 8003e98:	0211      	lsls	r1, r2, #8
 8003e9a:	687a      	ldr	r2, [r7, #4]
 8003e9c:	68d2      	ldr	r2, [r2, #12]
 8003e9e:	06d2      	lsls	r2, r2, #27
 8003ea0:	430a      	orrs	r2, r1
 8003ea2:	492a      	ldr	r1, [pc, #168]	@ (8003f4c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	610b      	str	r3, [r1, #16]
 8003ea8:	e027      	b.n	8003efa <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	2b01      	cmp	r3, #1
 8003eae:	d112      	bne.n	8003ed6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003eb0:	4b26      	ldr	r3, [pc, #152]	@ (8003f4c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003eb2:	691b      	ldr	r3, [r3, #16]
 8003eb4:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003eb8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ebc:	687a      	ldr	r2, [r7, #4]
 8003ebe:	6892      	ldr	r2, [r2, #8]
 8003ec0:	0211      	lsls	r1, r2, #8
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	6912      	ldr	r2, [r2, #16]
 8003ec6:	0852      	lsrs	r2, r2, #1
 8003ec8:	3a01      	subs	r2, #1
 8003eca:	0552      	lsls	r2, r2, #21
 8003ecc:	430a      	orrs	r2, r1
 8003ece:	491f      	ldr	r1, [pc, #124]	@ (8003f4c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	610b      	str	r3, [r1, #16]
 8003ed4:	e011      	b.n	8003efa <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ed6:	4b1d      	ldr	r3, [pc, #116]	@ (8003f4c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ed8:	691b      	ldr	r3, [r3, #16]
 8003eda:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003ede:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ee2:	687a      	ldr	r2, [r7, #4]
 8003ee4:	6892      	ldr	r2, [r2, #8]
 8003ee6:	0211      	lsls	r1, r2, #8
 8003ee8:	687a      	ldr	r2, [r7, #4]
 8003eea:	6952      	ldr	r2, [r2, #20]
 8003eec:	0852      	lsrs	r2, r2, #1
 8003eee:	3a01      	subs	r2, #1
 8003ef0:	0652      	lsls	r2, r2, #25
 8003ef2:	430a      	orrs	r2, r1
 8003ef4:	4915      	ldr	r1, [pc, #84]	@ (8003f4c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003efa:	4b14      	ldr	r3, [pc, #80]	@ (8003f4c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a13      	ldr	r2, [pc, #76]	@ (8003f4c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f00:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003f04:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f06:	f7fe faab 	bl	8002460 <HAL_GetTick>
 8003f0a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f0c:	e009      	b.n	8003f22 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f0e:	f7fe faa7 	bl	8002460 <HAL_GetTick>
 8003f12:	4602      	mov	r2, r0
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	1ad3      	subs	r3, r2, r3
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	d902      	bls.n	8003f22 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	73fb      	strb	r3, [r7, #15]
          break;
 8003f20:	e005      	b.n	8003f2e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f22:	4b0a      	ldr	r3, [pc, #40]	@ (8003f4c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d0ef      	beq.n	8003f0e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003f2e:	7bfb      	ldrb	r3, [r7, #15]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d106      	bne.n	8003f42 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003f34:	4b05      	ldr	r3, [pc, #20]	@ (8003f4c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f36:	691a      	ldr	r2, [r3, #16]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	699b      	ldr	r3, [r3, #24]
 8003f3c:	4903      	ldr	r1, [pc, #12]	@ (8003f4c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003f42:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	3710      	adds	r7, #16
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bd80      	pop	{r7, pc}
 8003f4c:	40021000 	.word	0x40021000

08003f50 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b084      	sub	sp, #16
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d101      	bne.n	8003f62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e095      	b.n	800408e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d108      	bne.n	8003f7c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f72:	d009      	beq.n	8003f88 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2200      	movs	r2, #0
 8003f78:	61da      	str	r2, [r3, #28]
 8003f7a:	e005      	b.n	8003f88 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d106      	bne.n	8003fa8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f7fd fe40 	bl	8001c28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2202      	movs	r2, #2
 8003fac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003fbe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003fc8:	d902      	bls.n	8003fd0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	60fb      	str	r3, [r7, #12]
 8003fce:	e002      	b.n	8003fd6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003fd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003fd4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	68db      	ldr	r3, [r3, #12]
 8003fda:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003fde:	d007      	beq.n	8003ff0 <HAL_SPI_Init+0xa0>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003fe8:	d002      	beq.n	8003ff0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004000:	431a      	orrs	r2, r3
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	f003 0302 	and.w	r3, r3, #2
 800400a:	431a      	orrs	r2, r3
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	695b      	ldr	r3, [r3, #20]
 8004010:	f003 0301 	and.w	r3, r3, #1
 8004014:	431a      	orrs	r2, r3
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800401e:	431a      	orrs	r2, r3
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	69db      	ldr	r3, [r3, #28]
 8004024:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004028:	431a      	orrs	r2, r3
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6a1b      	ldr	r3, [r3, #32]
 800402e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004032:	ea42 0103 	orr.w	r1, r2, r3
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800403a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	430a      	orrs	r2, r1
 8004044:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	699b      	ldr	r3, [r3, #24]
 800404a:	0c1b      	lsrs	r3, r3, #16
 800404c:	f003 0204 	and.w	r2, r3, #4
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004054:	f003 0310 	and.w	r3, r3, #16
 8004058:	431a      	orrs	r2, r3
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800405e:	f003 0308 	and.w	r3, r3, #8
 8004062:	431a      	orrs	r2, r3
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800406c:	ea42 0103 	orr.w	r1, r2, r3
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	430a      	orrs	r2, r1
 800407c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2200      	movs	r2, #0
 8004082:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800408c:	2300      	movs	r3, #0
}
 800408e:	4618      	mov	r0, r3
 8004090:	3710      	adds	r7, #16
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}

08004096 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004096:	b580      	push	{r7, lr}
 8004098:	b088      	sub	sp, #32
 800409a:	af00      	add	r7, sp, #0
 800409c:	60f8      	str	r0, [r7, #12]
 800409e:	60b9      	str	r1, [r7, #8]
 80040a0:	603b      	str	r3, [r7, #0]
 80040a2:	4613      	mov	r3, r2
 80040a4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80040a6:	f7fe f9db 	bl	8002460 <HAL_GetTick>
 80040aa:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80040ac:	88fb      	ldrh	r3, [r7, #6]
 80040ae:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d001      	beq.n	80040c0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80040bc:	2302      	movs	r3, #2
 80040be:	e15c      	b.n	800437a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d002      	beq.n	80040cc <HAL_SPI_Transmit+0x36>
 80040c6:	88fb      	ldrh	r3, [r7, #6]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d101      	bne.n	80040d0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e154      	b.n	800437a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d101      	bne.n	80040de <HAL_SPI_Transmit+0x48>
 80040da:	2302      	movs	r3, #2
 80040dc:	e14d      	b.n	800437a <HAL_SPI_Transmit+0x2e4>
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2201      	movs	r2, #1
 80040e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2203      	movs	r2, #3
 80040ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2200      	movs	r2, #0
 80040f2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	68ba      	ldr	r2, [r7, #8]
 80040f8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	88fa      	ldrh	r2, [r7, #6]
 80040fe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	88fa      	ldrh	r2, [r7, #6]
 8004104:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2200      	movs	r2, #0
 800410a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2200      	movs	r2, #0
 8004110:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2200      	movs	r2, #0
 8004118:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2200      	movs	r2, #0
 8004126:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004130:	d10f      	bne.n	8004152 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004140:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004150:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800415c:	2b40      	cmp	r3, #64	@ 0x40
 800415e:	d007      	beq.n	8004170 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800416e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	68db      	ldr	r3, [r3, #12]
 8004174:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004178:	d952      	bls.n	8004220 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d002      	beq.n	8004188 <HAL_SPI_Transmit+0xf2>
 8004182:	8b7b      	ldrh	r3, [r7, #26]
 8004184:	2b01      	cmp	r3, #1
 8004186:	d145      	bne.n	8004214 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800418c:	881a      	ldrh	r2, [r3, #0]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004198:	1c9a      	adds	r2, r3, #2
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	3b01      	subs	r3, #1
 80041a6:	b29a      	uxth	r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80041ac:	e032      	b.n	8004214 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	f003 0302 	and.w	r3, r3, #2
 80041b8:	2b02      	cmp	r3, #2
 80041ba:	d112      	bne.n	80041e2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041c0:	881a      	ldrh	r2, [r3, #0]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041cc:	1c9a      	adds	r2, r3, #2
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	3b01      	subs	r3, #1
 80041da:	b29a      	uxth	r2, r3
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80041e0:	e018      	b.n	8004214 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80041e2:	f7fe f93d 	bl	8002460 <HAL_GetTick>
 80041e6:	4602      	mov	r2, r0
 80041e8:	69fb      	ldr	r3, [r7, #28]
 80041ea:	1ad3      	subs	r3, r2, r3
 80041ec:	683a      	ldr	r2, [r7, #0]
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d803      	bhi.n	80041fa <HAL_SPI_Transmit+0x164>
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041f8:	d102      	bne.n	8004200 <HAL_SPI_Transmit+0x16a>
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d109      	bne.n	8004214 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2200      	movs	r2, #0
 800420c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004210:	2303      	movs	r3, #3
 8004212:	e0b2      	b.n	800437a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004218:	b29b      	uxth	r3, r3
 800421a:	2b00      	cmp	r3, #0
 800421c:	d1c7      	bne.n	80041ae <HAL_SPI_Transmit+0x118>
 800421e:	e083      	b.n	8004328 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d002      	beq.n	800422e <HAL_SPI_Transmit+0x198>
 8004228:	8b7b      	ldrh	r3, [r7, #26]
 800422a:	2b01      	cmp	r3, #1
 800422c:	d177      	bne.n	800431e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004232:	b29b      	uxth	r3, r3
 8004234:	2b01      	cmp	r3, #1
 8004236:	d912      	bls.n	800425e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800423c:	881a      	ldrh	r2, [r3, #0]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004248:	1c9a      	adds	r2, r3, #2
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004252:	b29b      	uxth	r3, r3
 8004254:	3b02      	subs	r3, #2
 8004256:	b29a      	uxth	r2, r3
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800425c:	e05f      	b.n	800431e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	330c      	adds	r3, #12
 8004268:	7812      	ldrb	r2, [r2, #0]
 800426a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004270:	1c5a      	adds	r2, r3, #1
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800427a:	b29b      	uxth	r3, r3
 800427c:	3b01      	subs	r3, #1
 800427e:	b29a      	uxth	r2, r3
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004284:	e04b      	b.n	800431e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	f003 0302 	and.w	r3, r3, #2
 8004290:	2b02      	cmp	r3, #2
 8004292:	d12b      	bne.n	80042ec <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004298:	b29b      	uxth	r3, r3
 800429a:	2b01      	cmp	r3, #1
 800429c:	d912      	bls.n	80042c4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042a2:	881a      	ldrh	r2, [r3, #0]
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ae:	1c9a      	adds	r2, r3, #2
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	3b02      	subs	r3, #2
 80042bc:	b29a      	uxth	r2, r3
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80042c2:	e02c      	b.n	800431e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	330c      	adds	r3, #12
 80042ce:	7812      	ldrb	r2, [r2, #0]
 80042d0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042d6:	1c5a      	adds	r2, r3, #1
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	3b01      	subs	r3, #1
 80042e4:	b29a      	uxth	r2, r3
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80042ea:	e018      	b.n	800431e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80042ec:	f7fe f8b8 	bl	8002460 <HAL_GetTick>
 80042f0:	4602      	mov	r2, r0
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	683a      	ldr	r2, [r7, #0]
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d803      	bhi.n	8004304 <HAL_SPI_Transmit+0x26e>
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004302:	d102      	bne.n	800430a <HAL_SPI_Transmit+0x274>
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d109      	bne.n	800431e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2201      	movs	r2, #1
 800430e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2200      	movs	r2, #0
 8004316:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	e02d      	b.n	800437a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004322:	b29b      	uxth	r3, r3
 8004324:	2b00      	cmp	r3, #0
 8004326:	d1ae      	bne.n	8004286 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004328:	69fa      	ldr	r2, [r7, #28]
 800432a:	6839      	ldr	r1, [r7, #0]
 800432c:	68f8      	ldr	r0, [r7, #12]
 800432e:	f000 fcf5 	bl	8004d1c <SPI_EndRxTxTransaction>
 8004332:	4603      	mov	r3, r0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d002      	beq.n	800433e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2220      	movs	r2, #32
 800433c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d10a      	bne.n	800435c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004346:	2300      	movs	r3, #0
 8004348:	617b      	str	r3, [r7, #20]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	617b      	str	r3, [r7, #20]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	617b      	str	r3, [r7, #20]
 800435a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2200      	movs	r2, #0
 8004368:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004370:	2b00      	cmp	r3, #0
 8004372:	d001      	beq.n	8004378 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004374:	2301      	movs	r3, #1
 8004376:	e000      	b.n	800437a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004378:	2300      	movs	r3, #0
  }
}
 800437a:	4618      	mov	r0, r3
 800437c:	3720      	adds	r7, #32
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}

08004382 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004382:	b580      	push	{r7, lr}
 8004384:	b088      	sub	sp, #32
 8004386:	af02      	add	r7, sp, #8
 8004388:	60f8      	str	r0, [r7, #12]
 800438a:	60b9      	str	r1, [r7, #8]
 800438c:	603b      	str	r3, [r7, #0]
 800438e:	4613      	mov	r3, r2
 8004390:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004398:	b2db      	uxtb	r3, r3
 800439a:	2b01      	cmp	r3, #1
 800439c:	d001      	beq.n	80043a2 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800439e:	2302      	movs	r3, #2
 80043a0:	e123      	b.n	80045ea <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043aa:	d112      	bne.n	80043d2 <HAL_SPI_Receive+0x50>
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d10e      	bne.n	80043d2 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2204      	movs	r2, #4
 80043b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80043bc:	88fa      	ldrh	r2, [r7, #6]
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	9300      	str	r3, [sp, #0]
 80043c2:	4613      	mov	r3, r2
 80043c4:	68ba      	ldr	r2, [r7, #8]
 80043c6:	68b9      	ldr	r1, [r7, #8]
 80043c8:	68f8      	ldr	r0, [r7, #12]
 80043ca:	f000 f912 	bl	80045f2 <HAL_SPI_TransmitReceive>
 80043ce:	4603      	mov	r3, r0
 80043d0:	e10b      	b.n	80045ea <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043d2:	f7fe f845 	bl	8002460 <HAL_GetTick>
 80043d6:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d002      	beq.n	80043e4 <HAL_SPI_Receive+0x62>
 80043de:	88fb      	ldrh	r3, [r7, #6]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d101      	bne.n	80043e8 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e100      	b.n	80045ea <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d101      	bne.n	80043f6 <HAL_SPI_Receive+0x74>
 80043f2:	2302      	movs	r3, #2
 80043f4:	e0f9      	b.n	80045ea <HAL_SPI_Receive+0x268>
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2201      	movs	r2, #1
 80043fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2204      	movs	r2, #4
 8004402:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2200      	movs	r2, #0
 800440a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	68ba      	ldr	r2, [r7, #8]
 8004410:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	88fa      	ldrh	r2, [r7, #6]
 8004416:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	88fa      	ldrh	r2, [r7, #6]
 800441e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2200      	movs	r2, #0
 8004426:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2200      	movs	r2, #0
 800442c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2200      	movs	r2, #0
 8004432:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2200      	movs	r2, #0
 8004438:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2200      	movs	r2, #0
 800443e:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004448:	d908      	bls.n	800445c <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	685a      	ldr	r2, [r3, #4]
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004458:	605a      	str	r2, [r3, #4]
 800445a:	e007      	b.n	800446c <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	685a      	ldr	r2, [r3, #4]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800446a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004474:	d10f      	bne.n	8004496 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004484:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004494:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044a0:	2b40      	cmp	r3, #64	@ 0x40
 80044a2:	d007      	beq.n	80044b4 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80044b2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80044bc:	d875      	bhi.n	80045aa <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80044be:	e037      	b.n	8004530 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	f003 0301 	and.w	r3, r3, #1
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d117      	bne.n	80044fe <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f103 020c 	add.w	r2, r3, #12
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044da:	7812      	ldrb	r2, [r2, #0]
 80044dc:	b2d2      	uxtb	r2, r2
 80044de:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e4:	1c5a      	adds	r2, r3, #1
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	3b01      	subs	r3, #1
 80044f4:	b29a      	uxth	r2, r3
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80044fc:	e018      	b.n	8004530 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044fe:	f7fd ffaf 	bl	8002460 <HAL_GetTick>
 8004502:	4602      	mov	r2, r0
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	1ad3      	subs	r3, r2, r3
 8004508:	683a      	ldr	r2, [r7, #0]
 800450a:	429a      	cmp	r2, r3
 800450c:	d803      	bhi.n	8004516 <HAL_SPI_Receive+0x194>
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004514:	d102      	bne.n	800451c <HAL_SPI_Receive+0x19a>
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d109      	bne.n	8004530 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2201      	movs	r2, #1
 8004520:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800452c:	2303      	movs	r3, #3
 800452e:	e05c      	b.n	80045ea <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004536:	b29b      	uxth	r3, r3
 8004538:	2b00      	cmp	r3, #0
 800453a:	d1c1      	bne.n	80044c0 <HAL_SPI_Receive+0x13e>
 800453c:	e03b      	b.n	80045b6 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	f003 0301 	and.w	r3, r3, #1
 8004548:	2b01      	cmp	r3, #1
 800454a:	d115      	bne.n	8004578 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	68da      	ldr	r2, [r3, #12]
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004556:	b292      	uxth	r2, r2
 8004558:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800455e:	1c9a      	adds	r2, r3, #2
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800456a:	b29b      	uxth	r3, r3
 800456c:	3b01      	subs	r3, #1
 800456e:	b29a      	uxth	r2, r3
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004576:	e018      	b.n	80045aa <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004578:	f7fd ff72 	bl	8002460 <HAL_GetTick>
 800457c:	4602      	mov	r2, r0
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	1ad3      	subs	r3, r2, r3
 8004582:	683a      	ldr	r2, [r7, #0]
 8004584:	429a      	cmp	r2, r3
 8004586:	d803      	bhi.n	8004590 <HAL_SPI_Receive+0x20e>
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800458e:	d102      	bne.n	8004596 <HAL_SPI_Receive+0x214>
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d109      	bne.n	80045aa <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2201      	movs	r2, #1
 800459a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80045a6:	2303      	movs	r3, #3
 80045a8:	e01f      	b.n	80045ea <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d1c3      	bne.n	800453e <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80045b6:	697a      	ldr	r2, [r7, #20]
 80045b8:	6839      	ldr	r1, [r7, #0]
 80045ba:	68f8      	ldr	r0, [r7, #12]
 80045bc:	f000 fb56 	bl	8004c6c <SPI_EndRxTransaction>
 80045c0:	4603      	mov	r3, r0
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d002      	beq.n	80045cc <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2220      	movs	r2, #32
 80045ca:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2200      	movs	r2, #0
 80045d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d001      	beq.n	80045e8 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	e000      	b.n	80045ea <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 80045e8:	2300      	movs	r3, #0
  }
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3718      	adds	r7, #24
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}

080045f2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80045f2:	b580      	push	{r7, lr}
 80045f4:	b08a      	sub	sp, #40	@ 0x28
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	60f8      	str	r0, [r7, #12]
 80045fa:	60b9      	str	r1, [r7, #8]
 80045fc:	607a      	str	r2, [r7, #4]
 80045fe:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004600:	2301      	movs	r3, #1
 8004602:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004604:	f7fd ff2c 	bl	8002460 <HAL_GetTick>
 8004608:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004610:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004618:	887b      	ldrh	r3, [r7, #2]
 800461a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800461c:	887b      	ldrh	r3, [r7, #2]
 800461e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004620:	7ffb      	ldrb	r3, [r7, #31]
 8004622:	2b01      	cmp	r3, #1
 8004624:	d00c      	beq.n	8004640 <HAL_SPI_TransmitReceive+0x4e>
 8004626:	69bb      	ldr	r3, [r7, #24]
 8004628:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800462c:	d106      	bne.n	800463c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d102      	bne.n	800463c <HAL_SPI_TransmitReceive+0x4a>
 8004636:	7ffb      	ldrb	r3, [r7, #31]
 8004638:	2b04      	cmp	r3, #4
 800463a:	d001      	beq.n	8004640 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800463c:	2302      	movs	r3, #2
 800463e:	e1f3      	b.n	8004a28 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d005      	beq.n	8004652 <HAL_SPI_TransmitReceive+0x60>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d002      	beq.n	8004652 <HAL_SPI_TransmitReceive+0x60>
 800464c:	887b      	ldrh	r3, [r7, #2]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d101      	bne.n	8004656 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e1e8      	b.n	8004a28 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800465c:	2b01      	cmp	r3, #1
 800465e:	d101      	bne.n	8004664 <HAL_SPI_TransmitReceive+0x72>
 8004660:	2302      	movs	r3, #2
 8004662:	e1e1      	b.n	8004a28 <HAL_SPI_TransmitReceive+0x436>
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004672:	b2db      	uxtb	r3, r3
 8004674:	2b04      	cmp	r3, #4
 8004676:	d003      	beq.n	8004680 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2205      	movs	r2, #5
 800467c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2200      	movs	r2, #0
 8004684:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	687a      	ldr	r2, [r7, #4]
 800468a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	887a      	ldrh	r2, [r7, #2]
 8004690:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	887a      	ldrh	r2, [r7, #2]
 8004698:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	68ba      	ldr	r2, [r7, #8]
 80046a0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	887a      	ldrh	r2, [r7, #2]
 80046a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	887a      	ldrh	r2, [r7, #2]
 80046ac:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2200      	movs	r2, #0
 80046b2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2200      	movs	r2, #0
 80046b8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	68db      	ldr	r3, [r3, #12]
 80046be:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80046c2:	d802      	bhi.n	80046ca <HAL_SPI_TransmitReceive+0xd8>
 80046c4:	8abb      	ldrh	r3, [r7, #20]
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d908      	bls.n	80046dc <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	685a      	ldr	r2, [r3, #4]
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80046d8:	605a      	str	r2, [r3, #4]
 80046da:	e007      	b.n	80046ec <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	685a      	ldr	r2, [r3, #4]
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80046ea:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046f6:	2b40      	cmp	r3, #64	@ 0x40
 80046f8:	d007      	beq.n	800470a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004708:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004712:	f240 8083 	bls.w	800481c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d002      	beq.n	8004724 <HAL_SPI_TransmitReceive+0x132>
 800471e:	8afb      	ldrh	r3, [r7, #22]
 8004720:	2b01      	cmp	r3, #1
 8004722:	d16f      	bne.n	8004804 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004728:	881a      	ldrh	r2, [r3, #0]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004734:	1c9a      	adds	r2, r3, #2
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800473e:	b29b      	uxth	r3, r3
 8004740:	3b01      	subs	r3, #1
 8004742:	b29a      	uxth	r2, r3
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004748:	e05c      	b.n	8004804 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	f003 0302 	and.w	r3, r3, #2
 8004754:	2b02      	cmp	r3, #2
 8004756:	d11b      	bne.n	8004790 <HAL_SPI_TransmitReceive+0x19e>
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800475c:	b29b      	uxth	r3, r3
 800475e:	2b00      	cmp	r3, #0
 8004760:	d016      	beq.n	8004790 <HAL_SPI_TransmitReceive+0x19e>
 8004762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004764:	2b01      	cmp	r3, #1
 8004766:	d113      	bne.n	8004790 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800476c:	881a      	ldrh	r2, [r3, #0]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004778:	1c9a      	adds	r2, r3, #2
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004782:	b29b      	uxth	r3, r3
 8004784:	3b01      	subs	r3, #1
 8004786:	b29a      	uxth	r2, r3
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800478c:	2300      	movs	r3, #0
 800478e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	f003 0301 	and.w	r3, r3, #1
 800479a:	2b01      	cmp	r3, #1
 800479c:	d11c      	bne.n	80047d8 <HAL_SPI_TransmitReceive+0x1e6>
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80047a4:	b29b      	uxth	r3, r3
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d016      	beq.n	80047d8 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	68da      	ldr	r2, [r3, #12]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b4:	b292      	uxth	r2, r2
 80047b6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047bc:	1c9a      	adds	r2, r3, #2
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80047c8:	b29b      	uxth	r3, r3
 80047ca:	3b01      	subs	r3, #1
 80047cc:	b29a      	uxth	r2, r3
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80047d4:	2301      	movs	r3, #1
 80047d6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80047d8:	f7fd fe42 	bl	8002460 <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	6a3b      	ldr	r3, [r7, #32]
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d80d      	bhi.n	8004804 <HAL_SPI_TransmitReceive+0x212>
 80047e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ee:	d009      	beq.n	8004804 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2201      	movs	r2, #1
 80047f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2200      	movs	r2, #0
 80047fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004800:	2303      	movs	r3, #3
 8004802:	e111      	b.n	8004a28 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004808:	b29b      	uxth	r3, r3
 800480a:	2b00      	cmp	r3, #0
 800480c:	d19d      	bne.n	800474a <HAL_SPI_TransmitReceive+0x158>
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004814:	b29b      	uxth	r3, r3
 8004816:	2b00      	cmp	r3, #0
 8004818:	d197      	bne.n	800474a <HAL_SPI_TransmitReceive+0x158>
 800481a:	e0e5      	b.n	80049e8 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d003      	beq.n	800482c <HAL_SPI_TransmitReceive+0x23a>
 8004824:	8afb      	ldrh	r3, [r7, #22]
 8004826:	2b01      	cmp	r3, #1
 8004828:	f040 80d1 	bne.w	80049ce <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004830:	b29b      	uxth	r3, r3
 8004832:	2b01      	cmp	r3, #1
 8004834:	d912      	bls.n	800485c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800483a:	881a      	ldrh	r2, [r3, #0]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004846:	1c9a      	adds	r2, r3, #2
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004850:	b29b      	uxth	r3, r3
 8004852:	3b02      	subs	r3, #2
 8004854:	b29a      	uxth	r2, r3
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800485a:	e0b8      	b.n	80049ce <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	330c      	adds	r3, #12
 8004866:	7812      	ldrb	r2, [r2, #0]
 8004868:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800486e:	1c5a      	adds	r2, r3, #1
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004878:	b29b      	uxth	r3, r3
 800487a:	3b01      	subs	r3, #1
 800487c:	b29a      	uxth	r2, r3
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004882:	e0a4      	b.n	80049ce <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	f003 0302 	and.w	r3, r3, #2
 800488e:	2b02      	cmp	r3, #2
 8004890:	d134      	bne.n	80048fc <HAL_SPI_TransmitReceive+0x30a>
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004896:	b29b      	uxth	r3, r3
 8004898:	2b00      	cmp	r3, #0
 800489a:	d02f      	beq.n	80048fc <HAL_SPI_TransmitReceive+0x30a>
 800489c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d12c      	bne.n	80048fc <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048a6:	b29b      	uxth	r3, r3
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d912      	bls.n	80048d2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048b0:	881a      	ldrh	r2, [r3, #0]
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048bc:	1c9a      	adds	r2, r3, #2
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	3b02      	subs	r3, #2
 80048ca:	b29a      	uxth	r2, r3
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80048d0:	e012      	b.n	80048f8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	330c      	adds	r3, #12
 80048dc:	7812      	ldrb	r2, [r2, #0]
 80048de:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048e4:	1c5a      	adds	r2, r3, #1
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048ee:	b29b      	uxth	r3, r3
 80048f0:	3b01      	subs	r3, #1
 80048f2:	b29a      	uxth	r2, r3
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80048f8:	2300      	movs	r3, #0
 80048fa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	f003 0301 	and.w	r3, r3, #1
 8004906:	2b01      	cmp	r3, #1
 8004908:	d148      	bne.n	800499c <HAL_SPI_TransmitReceive+0x3aa>
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004910:	b29b      	uxth	r3, r3
 8004912:	2b00      	cmp	r3, #0
 8004914:	d042      	beq.n	800499c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800491c:	b29b      	uxth	r3, r3
 800491e:	2b01      	cmp	r3, #1
 8004920:	d923      	bls.n	800496a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	68da      	ldr	r2, [r3, #12]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800492c:	b292      	uxth	r2, r2
 800492e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004934:	1c9a      	adds	r2, r3, #2
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004940:	b29b      	uxth	r3, r3
 8004942:	3b02      	subs	r3, #2
 8004944:	b29a      	uxth	r2, r3
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004952:	b29b      	uxth	r3, r3
 8004954:	2b01      	cmp	r3, #1
 8004956:	d81f      	bhi.n	8004998 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	685a      	ldr	r2, [r3, #4]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004966:	605a      	str	r2, [r3, #4]
 8004968:	e016      	b.n	8004998 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f103 020c 	add.w	r2, r3, #12
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004976:	7812      	ldrb	r2, [r2, #0]
 8004978:	b2d2      	uxtb	r2, r2
 800497a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004980:	1c5a      	adds	r2, r3, #1
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800498c:	b29b      	uxth	r3, r3
 800498e:	3b01      	subs	r3, #1
 8004990:	b29a      	uxth	r2, r3
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004998:	2301      	movs	r3, #1
 800499a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800499c:	f7fd fd60 	bl	8002460 <HAL_GetTick>
 80049a0:	4602      	mov	r2, r0
 80049a2:	6a3b      	ldr	r3, [r7, #32]
 80049a4:	1ad3      	subs	r3, r2, r3
 80049a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d803      	bhi.n	80049b4 <HAL_SPI_TransmitReceive+0x3c2>
 80049ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049b2:	d102      	bne.n	80049ba <HAL_SPI_TransmitReceive+0x3c8>
 80049b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d109      	bne.n	80049ce <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2201      	movs	r2, #1
 80049be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2200      	movs	r2, #0
 80049c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80049ca:	2303      	movs	r3, #3
 80049cc:	e02c      	b.n	8004a28 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	f47f af55 	bne.w	8004884 <HAL_SPI_TransmitReceive+0x292>
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80049e0:	b29b      	uxth	r3, r3
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	f47f af4e 	bne.w	8004884 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80049e8:	6a3a      	ldr	r2, [r7, #32]
 80049ea:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80049ec:	68f8      	ldr	r0, [r7, #12]
 80049ee:	f000 f995 	bl	8004d1c <SPI_EndRxTxTransaction>
 80049f2:	4603      	mov	r3, r0
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d008      	beq.n	8004a0a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2220      	movs	r2, #32
 80049fc:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e00e      	b.n	8004a28 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2200      	movs	r2, #0
 8004a16:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d001      	beq.n	8004a26 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e000      	b.n	8004a28 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8004a26:	2300      	movs	r3, #0
  }
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	3728      	adds	r7, #40	@ 0x28
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}

08004a30 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b088      	sub	sp, #32
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	60f8      	str	r0, [r7, #12]
 8004a38:	60b9      	str	r1, [r7, #8]
 8004a3a:	603b      	str	r3, [r7, #0]
 8004a3c:	4613      	mov	r3, r2
 8004a3e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004a40:	f7fd fd0e 	bl	8002460 <HAL_GetTick>
 8004a44:	4602      	mov	r2, r0
 8004a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a48:	1a9b      	subs	r3, r3, r2
 8004a4a:	683a      	ldr	r2, [r7, #0]
 8004a4c:	4413      	add	r3, r2
 8004a4e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004a50:	f7fd fd06 	bl	8002460 <HAL_GetTick>
 8004a54:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004a56:	4b39      	ldr	r3, [pc, #228]	@ (8004b3c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	015b      	lsls	r3, r3, #5
 8004a5c:	0d1b      	lsrs	r3, r3, #20
 8004a5e:	69fa      	ldr	r2, [r7, #28]
 8004a60:	fb02 f303 	mul.w	r3, r2, r3
 8004a64:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a66:	e054      	b.n	8004b12 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a6e:	d050      	beq.n	8004b12 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004a70:	f7fd fcf6 	bl	8002460 <HAL_GetTick>
 8004a74:	4602      	mov	r2, r0
 8004a76:	69bb      	ldr	r3, [r7, #24]
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	69fa      	ldr	r2, [r7, #28]
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	d902      	bls.n	8004a86 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004a80:	69fb      	ldr	r3, [r7, #28]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d13d      	bne.n	8004b02 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	685a      	ldr	r2, [r3, #4]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004a94:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a9e:	d111      	bne.n	8004ac4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004aa8:	d004      	beq.n	8004ab4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ab2:	d107      	bne.n	8004ac4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	681a      	ldr	r2, [r3, #0]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ac2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ac8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004acc:	d10f      	bne.n	8004aee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	681a      	ldr	r2, [r3, #0]
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004adc:	601a      	str	r2, [r3, #0]
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004aec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2201      	movs	r2, #1
 8004af2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2200      	movs	r2, #0
 8004afa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e017      	b.n	8004b32 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d101      	bne.n	8004b0c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	3b01      	subs	r3, #1
 8004b10:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	689a      	ldr	r2, [r3, #8]
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	4013      	ands	r3, r2
 8004b1c:	68ba      	ldr	r2, [r7, #8]
 8004b1e:	429a      	cmp	r2, r3
 8004b20:	bf0c      	ite	eq
 8004b22:	2301      	moveq	r3, #1
 8004b24:	2300      	movne	r3, #0
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	461a      	mov	r2, r3
 8004b2a:	79fb      	ldrb	r3, [r7, #7]
 8004b2c:	429a      	cmp	r2, r3
 8004b2e:	d19b      	bne.n	8004a68 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004b30:	2300      	movs	r3, #0
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3720      	adds	r7, #32
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}
 8004b3a:	bf00      	nop
 8004b3c:	20000000 	.word	0x20000000

08004b40 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b08a      	sub	sp, #40	@ 0x28
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	60f8      	str	r0, [r7, #12]
 8004b48:	60b9      	str	r1, [r7, #8]
 8004b4a:	607a      	str	r2, [r7, #4]
 8004b4c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004b4e:	2300      	movs	r3, #0
 8004b50:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004b52:	f7fd fc85 	bl	8002460 <HAL_GetTick>
 8004b56:	4602      	mov	r2, r0
 8004b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b5a:	1a9b      	subs	r3, r3, r2
 8004b5c:	683a      	ldr	r2, [r7, #0]
 8004b5e:	4413      	add	r3, r2
 8004b60:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004b62:	f7fd fc7d 	bl	8002460 <HAL_GetTick>
 8004b66:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	330c      	adds	r3, #12
 8004b6e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004b70:	4b3d      	ldr	r3, [pc, #244]	@ (8004c68 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	4613      	mov	r3, r2
 8004b76:	009b      	lsls	r3, r3, #2
 8004b78:	4413      	add	r3, r2
 8004b7a:	00da      	lsls	r2, r3, #3
 8004b7c:	1ad3      	subs	r3, r2, r3
 8004b7e:	0d1b      	lsrs	r3, r3, #20
 8004b80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b82:	fb02 f303 	mul.w	r3, r2, r3
 8004b86:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004b88:	e060      	b.n	8004c4c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004b90:	d107      	bne.n	8004ba2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d104      	bne.n	8004ba2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004b98:	69fb      	ldr	r3, [r7, #28]
 8004b9a:	781b      	ldrb	r3, [r3, #0]
 8004b9c:	b2db      	uxtb	r3, r3
 8004b9e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004ba0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ba8:	d050      	beq.n	8004c4c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004baa:	f7fd fc59 	bl	8002460 <HAL_GetTick>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	6a3b      	ldr	r3, [r7, #32]
 8004bb2:	1ad3      	subs	r3, r2, r3
 8004bb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	d902      	bls.n	8004bc0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d13d      	bne.n	8004c3c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	685a      	ldr	r2, [r3, #4]
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004bce:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bd8:	d111      	bne.n	8004bfe <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004be2:	d004      	beq.n	8004bee <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bec:	d107      	bne.n	8004bfe <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bfc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c02:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c06:	d10f      	bne.n	8004c28 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004c16:	601a      	str	r2, [r3, #0]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004c26:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2200      	movs	r2, #0
 8004c34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004c38:	2303      	movs	r3, #3
 8004c3a:	e010      	b.n	8004c5e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c3c:	69bb      	ldr	r3, [r7, #24]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d101      	bne.n	8004c46 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004c42:	2300      	movs	r3, #0
 8004c44:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004c46:	69bb      	ldr	r3, [r7, #24]
 8004c48:	3b01      	subs	r3, #1
 8004c4a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	689a      	ldr	r2, [r3, #8]
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	4013      	ands	r3, r2
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d196      	bne.n	8004b8a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004c5c:	2300      	movs	r3, #0
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3728      	adds	r7, #40	@ 0x28
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}
 8004c66:	bf00      	nop
 8004c68:	20000000 	.word	0x20000000

08004c6c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b086      	sub	sp, #24
 8004c70:	af02      	add	r7, sp, #8
 8004c72:	60f8      	str	r0, [r7, #12]
 8004c74:	60b9      	str	r1, [r7, #8]
 8004c76:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c80:	d111      	bne.n	8004ca6 <SPI_EndRxTransaction+0x3a>
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c8a:	d004      	beq.n	8004c96 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c94:	d107      	bne.n	8004ca6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ca4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	9300      	str	r3, [sp, #0]
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	2200      	movs	r2, #0
 8004cae:	2180      	movs	r1, #128	@ 0x80
 8004cb0:	68f8      	ldr	r0, [r7, #12]
 8004cb2:	f7ff febd 	bl	8004a30 <SPI_WaitFlagStateUntilTimeout>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d007      	beq.n	8004ccc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cc0:	f043 0220 	orr.w	r2, r3, #32
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	e023      	b.n	8004d14 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cd4:	d11d      	bne.n	8004d12 <SPI_EndRxTransaction+0xa6>
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	689b      	ldr	r3, [r3, #8]
 8004cda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cde:	d004      	beq.n	8004cea <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ce8:	d113      	bne.n	8004d12 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	9300      	str	r3, [sp, #0]
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004cf6:	68f8      	ldr	r0, [r7, #12]
 8004cf8:	f7ff ff22 	bl	8004b40 <SPI_WaitFifoStateUntilTimeout>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d007      	beq.n	8004d12 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d06:	f043 0220 	orr.w	r2, r3, #32
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004d0e:	2303      	movs	r3, #3
 8004d10:	e000      	b.n	8004d14 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8004d12:	2300      	movs	r3, #0
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	3710      	adds	r7, #16
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}

08004d1c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b086      	sub	sp, #24
 8004d20:	af02      	add	r7, sp, #8
 8004d22:	60f8      	str	r0, [r7, #12]
 8004d24:	60b9      	str	r1, [r7, #8]
 8004d26:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	9300      	str	r3, [sp, #0]
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004d34:	68f8      	ldr	r0, [r7, #12]
 8004d36:	f7ff ff03 	bl	8004b40 <SPI_WaitFifoStateUntilTimeout>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d007      	beq.n	8004d50 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d44:	f043 0220 	orr.w	r2, r3, #32
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d4c:	2303      	movs	r3, #3
 8004d4e:	e027      	b.n	8004da0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	9300      	str	r3, [sp, #0]
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	2200      	movs	r2, #0
 8004d58:	2180      	movs	r1, #128	@ 0x80
 8004d5a:	68f8      	ldr	r0, [r7, #12]
 8004d5c:	f7ff fe68 	bl	8004a30 <SPI_WaitFlagStateUntilTimeout>
 8004d60:	4603      	mov	r3, r0
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d007      	beq.n	8004d76 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d6a:	f043 0220 	orr.w	r2, r3, #32
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d72:	2303      	movs	r3, #3
 8004d74:	e014      	b.n	8004da0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	9300      	str	r3, [sp, #0]
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004d82:	68f8      	ldr	r0, [r7, #12]
 8004d84:	f7ff fedc 	bl	8004b40 <SPI_WaitFifoStateUntilTimeout>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d007      	beq.n	8004d9e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d92:	f043 0220 	orr.w	r2, r3, #32
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e000      	b.n	8004da0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004d9e:	2300      	movs	r3, #0
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3710      	adds	r7, #16
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}

08004da8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b082      	sub	sp, #8
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d101      	bne.n	8004dba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	e049      	b.n	8004e4e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d106      	bne.n	8004dd4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f7fd f9a0 	bl	8002114 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2202      	movs	r2, #2
 8004dd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	3304      	adds	r3, #4
 8004de4:	4619      	mov	r1, r3
 8004de6:	4610      	mov	r0, r2
 8004de8:	f000 fa74 	bl	80052d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2201      	movs	r2, #1
 8004df0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2201      	movs	r2, #1
 8004e20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e4c:	2300      	movs	r3, #0
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3708      	adds	r7, #8
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}

08004e56 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004e56:	b580      	push	{r7, lr}
 8004e58:	b082      	sub	sp, #8
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d101      	bne.n	8004e68 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e049      	b.n	8004efc <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e6e:	b2db      	uxtb	r3, r3
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d106      	bne.n	8004e82 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2200      	movs	r2, #0
 8004e78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004e7c:	6878      	ldr	r0, [r7, #4]
 8004e7e:	f000 f841 	bl	8004f04 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2202      	movs	r2, #2
 8004e86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	3304      	adds	r3, #4
 8004e92:	4619      	mov	r1, r3
 8004e94:	4610      	mov	r0, r2
 8004e96:	f000 fa1d 	bl	80052d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2201      	movs	r2, #1
 8004eae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2201      	movs	r2, #1
 8004ebe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2201      	movs	r2, #1
 8004ece:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2201      	movs	r2, #1
 8004ede:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2201      	movs	r2, #1
 8004ee6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2201      	movs	r2, #1
 8004eee:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004efa:	2300      	movs	r3, #0
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3708      	adds	r7, #8
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}

08004f04 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004f0c:	bf00      	nop
 8004f0e:	370c      	adds	r7, #12
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr

08004f18 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b086      	sub	sp, #24
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f24:	2300      	movs	r3, #0
 8004f26:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d101      	bne.n	8004f36 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004f32:	2302      	movs	r3, #2
 8004f34:	e0ff      	b.n	8005136 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2201      	movs	r2, #1
 8004f3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2b14      	cmp	r3, #20
 8004f42:	f200 80f0 	bhi.w	8005126 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004f46:	a201      	add	r2, pc, #4	@ (adr r2, 8004f4c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f4c:	08004fa1 	.word	0x08004fa1
 8004f50:	08005127 	.word	0x08005127
 8004f54:	08005127 	.word	0x08005127
 8004f58:	08005127 	.word	0x08005127
 8004f5c:	08004fe1 	.word	0x08004fe1
 8004f60:	08005127 	.word	0x08005127
 8004f64:	08005127 	.word	0x08005127
 8004f68:	08005127 	.word	0x08005127
 8004f6c:	08005023 	.word	0x08005023
 8004f70:	08005127 	.word	0x08005127
 8004f74:	08005127 	.word	0x08005127
 8004f78:	08005127 	.word	0x08005127
 8004f7c:	08005063 	.word	0x08005063
 8004f80:	08005127 	.word	0x08005127
 8004f84:	08005127 	.word	0x08005127
 8004f88:	08005127 	.word	0x08005127
 8004f8c:	080050a5 	.word	0x080050a5
 8004f90:	08005127 	.word	0x08005127
 8004f94:	08005127 	.word	0x08005127
 8004f98:	08005127 	.word	0x08005127
 8004f9c:	080050e5 	.word	0x080050e5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68b9      	ldr	r1, [r7, #8]
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f000 fa04 	bl	80053b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	699a      	ldr	r2, [r3, #24]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f042 0208 	orr.w	r2, r2, #8
 8004fba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	699a      	ldr	r2, [r3, #24]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f022 0204 	bic.w	r2, r2, #4
 8004fca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	6999      	ldr	r1, [r3, #24]
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	691a      	ldr	r2, [r3, #16]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	430a      	orrs	r2, r1
 8004fdc:	619a      	str	r2, [r3, #24]
      break;
 8004fde:	e0a5      	b.n	800512c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	68b9      	ldr	r1, [r7, #8]
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f000 fa60 	bl	80054ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	699a      	ldr	r2, [r3, #24]
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ffa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	699a      	ldr	r2, [r3, #24]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800500a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	6999      	ldr	r1, [r3, #24]
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	691b      	ldr	r3, [r3, #16]
 8005016:	021a      	lsls	r2, r3, #8
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	430a      	orrs	r2, r1
 800501e:	619a      	str	r2, [r3, #24]
      break;
 8005020:	e084      	b.n	800512c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	68b9      	ldr	r1, [r7, #8]
 8005028:	4618      	mov	r0, r3
 800502a:	f000 fab9 	bl	80055a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	69da      	ldr	r2, [r3, #28]
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f042 0208 	orr.w	r2, r2, #8
 800503c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	69da      	ldr	r2, [r3, #28]
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f022 0204 	bic.w	r2, r2, #4
 800504c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	69d9      	ldr	r1, [r3, #28]
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	691a      	ldr	r2, [r3, #16]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	430a      	orrs	r2, r1
 800505e:	61da      	str	r2, [r3, #28]
      break;
 8005060:	e064      	b.n	800512c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	68b9      	ldr	r1, [r7, #8]
 8005068:	4618      	mov	r0, r3
 800506a:	f000 fb11 	bl	8005690 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	69da      	ldr	r2, [r3, #28]
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800507c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	69da      	ldr	r2, [r3, #28]
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800508c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	69d9      	ldr	r1, [r3, #28]
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	691b      	ldr	r3, [r3, #16]
 8005098:	021a      	lsls	r2, r3, #8
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	430a      	orrs	r2, r1
 80050a0:	61da      	str	r2, [r3, #28]
      break;
 80050a2:	e043      	b.n	800512c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	68b9      	ldr	r1, [r7, #8]
 80050aa:	4618      	mov	r0, r3
 80050ac:	f000 fb4e 	bl	800574c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f042 0208 	orr.w	r2, r2, #8
 80050be:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f022 0204 	bic.w	r2, r2, #4
 80050ce:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	691a      	ldr	r2, [r3, #16]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	430a      	orrs	r2, r1
 80050e0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80050e2:	e023      	b.n	800512c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	68b9      	ldr	r1, [r7, #8]
 80050ea:	4618      	mov	r0, r3
 80050ec:	f000 fb86 	bl	80057fc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80050fe:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800510e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	691b      	ldr	r3, [r3, #16]
 800511a:	021a      	lsls	r2, r3, #8
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	430a      	orrs	r2, r1
 8005122:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005124:	e002      	b.n	800512c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	75fb      	strb	r3, [r7, #23]
      break;
 800512a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2200      	movs	r2, #0
 8005130:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005134:	7dfb      	ldrb	r3, [r7, #23]
}
 8005136:	4618      	mov	r0, r3
 8005138:	3718      	adds	r7, #24
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}
 800513e:	bf00      	nop

08005140 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b084      	sub	sp, #16
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800514a:	2300      	movs	r3, #0
 800514c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005154:	2b01      	cmp	r3, #1
 8005156:	d101      	bne.n	800515c <HAL_TIM_ConfigClockSource+0x1c>
 8005158:	2302      	movs	r3, #2
 800515a:	e0b6      	b.n	80052ca <HAL_TIM_ConfigClockSource+0x18a>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2201      	movs	r2, #1
 8005160:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2202      	movs	r2, #2
 8005168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	689b      	ldr	r3, [r3, #8]
 8005172:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800517a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800517e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005186:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	68ba      	ldr	r2, [r7, #8]
 800518e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005198:	d03e      	beq.n	8005218 <HAL_TIM_ConfigClockSource+0xd8>
 800519a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800519e:	f200 8087 	bhi.w	80052b0 <HAL_TIM_ConfigClockSource+0x170>
 80051a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051a6:	f000 8086 	beq.w	80052b6 <HAL_TIM_ConfigClockSource+0x176>
 80051aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051ae:	d87f      	bhi.n	80052b0 <HAL_TIM_ConfigClockSource+0x170>
 80051b0:	2b70      	cmp	r3, #112	@ 0x70
 80051b2:	d01a      	beq.n	80051ea <HAL_TIM_ConfigClockSource+0xaa>
 80051b4:	2b70      	cmp	r3, #112	@ 0x70
 80051b6:	d87b      	bhi.n	80052b0 <HAL_TIM_ConfigClockSource+0x170>
 80051b8:	2b60      	cmp	r3, #96	@ 0x60
 80051ba:	d050      	beq.n	800525e <HAL_TIM_ConfigClockSource+0x11e>
 80051bc:	2b60      	cmp	r3, #96	@ 0x60
 80051be:	d877      	bhi.n	80052b0 <HAL_TIM_ConfigClockSource+0x170>
 80051c0:	2b50      	cmp	r3, #80	@ 0x50
 80051c2:	d03c      	beq.n	800523e <HAL_TIM_ConfigClockSource+0xfe>
 80051c4:	2b50      	cmp	r3, #80	@ 0x50
 80051c6:	d873      	bhi.n	80052b0 <HAL_TIM_ConfigClockSource+0x170>
 80051c8:	2b40      	cmp	r3, #64	@ 0x40
 80051ca:	d058      	beq.n	800527e <HAL_TIM_ConfigClockSource+0x13e>
 80051cc:	2b40      	cmp	r3, #64	@ 0x40
 80051ce:	d86f      	bhi.n	80052b0 <HAL_TIM_ConfigClockSource+0x170>
 80051d0:	2b30      	cmp	r3, #48	@ 0x30
 80051d2:	d064      	beq.n	800529e <HAL_TIM_ConfigClockSource+0x15e>
 80051d4:	2b30      	cmp	r3, #48	@ 0x30
 80051d6:	d86b      	bhi.n	80052b0 <HAL_TIM_ConfigClockSource+0x170>
 80051d8:	2b20      	cmp	r3, #32
 80051da:	d060      	beq.n	800529e <HAL_TIM_ConfigClockSource+0x15e>
 80051dc:	2b20      	cmp	r3, #32
 80051de:	d867      	bhi.n	80052b0 <HAL_TIM_ConfigClockSource+0x170>
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d05c      	beq.n	800529e <HAL_TIM_ConfigClockSource+0x15e>
 80051e4:	2b10      	cmp	r3, #16
 80051e6:	d05a      	beq.n	800529e <HAL_TIM_ConfigClockSource+0x15e>
 80051e8:	e062      	b.n	80052b0 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80051fa:	f000 fbd3 	bl	80059a4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800520c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	68ba      	ldr	r2, [r7, #8]
 8005214:	609a      	str	r2, [r3, #8]
      break;
 8005216:	e04f      	b.n	80052b8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005228:	f000 fbbc 	bl	80059a4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	689a      	ldr	r2, [r3, #8]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800523a:	609a      	str	r2, [r3, #8]
      break;
 800523c:	e03c      	b.n	80052b8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800524a:	461a      	mov	r2, r3
 800524c:	f000 fb30 	bl	80058b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	2150      	movs	r1, #80	@ 0x50
 8005256:	4618      	mov	r0, r3
 8005258:	f000 fb89 	bl	800596e <TIM_ITRx_SetConfig>
      break;
 800525c:	e02c      	b.n	80052b8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800526a:	461a      	mov	r2, r3
 800526c:	f000 fb4f 	bl	800590e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	2160      	movs	r1, #96	@ 0x60
 8005276:	4618      	mov	r0, r3
 8005278:	f000 fb79 	bl	800596e <TIM_ITRx_SetConfig>
      break;
 800527c:	e01c      	b.n	80052b8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800528a:	461a      	mov	r2, r3
 800528c:	f000 fb10 	bl	80058b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	2140      	movs	r1, #64	@ 0x40
 8005296:	4618      	mov	r0, r3
 8005298:	f000 fb69 	bl	800596e <TIM_ITRx_SetConfig>
      break;
 800529c:	e00c      	b.n	80052b8 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4619      	mov	r1, r3
 80052a8:	4610      	mov	r0, r2
 80052aa:	f000 fb60 	bl	800596e <TIM_ITRx_SetConfig>
      break;
 80052ae:	e003      	b.n	80052b8 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	73fb      	strb	r3, [r7, #15]
      break;
 80052b4:	e000      	b.n	80052b8 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80052b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2200      	movs	r2, #0
 80052c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3710      	adds	r7, #16
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}
	...

080052d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b085      	sub	sp, #20
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	4a30      	ldr	r2, [pc, #192]	@ (80053a8 <TIM_Base_SetConfig+0xd4>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d003      	beq.n	80052f4 <TIM_Base_SetConfig+0x20>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052f2:	d108      	bne.n	8005306 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	68fa      	ldr	r2, [r7, #12]
 8005302:	4313      	orrs	r3, r2
 8005304:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	4a27      	ldr	r2, [pc, #156]	@ (80053a8 <TIM_Base_SetConfig+0xd4>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d00b      	beq.n	8005326 <TIM_Base_SetConfig+0x52>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005314:	d007      	beq.n	8005326 <TIM_Base_SetConfig+0x52>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	4a24      	ldr	r2, [pc, #144]	@ (80053ac <TIM_Base_SetConfig+0xd8>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d003      	beq.n	8005326 <TIM_Base_SetConfig+0x52>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a23      	ldr	r2, [pc, #140]	@ (80053b0 <TIM_Base_SetConfig+0xdc>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d108      	bne.n	8005338 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800532c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	68fa      	ldr	r2, [r7, #12]
 8005334:	4313      	orrs	r3, r2
 8005336:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	695b      	ldr	r3, [r3, #20]
 8005342:	4313      	orrs	r3, r2
 8005344:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	68fa      	ldr	r2, [r7, #12]
 800534a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	689a      	ldr	r2, [r3, #8]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	4a12      	ldr	r2, [pc, #72]	@ (80053a8 <TIM_Base_SetConfig+0xd4>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d007      	beq.n	8005374 <TIM_Base_SetConfig+0xa0>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	4a11      	ldr	r2, [pc, #68]	@ (80053ac <TIM_Base_SetConfig+0xd8>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d003      	beq.n	8005374 <TIM_Base_SetConfig+0xa0>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4a10      	ldr	r2, [pc, #64]	@ (80053b0 <TIM_Base_SetConfig+0xdc>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d103      	bne.n	800537c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	691a      	ldr	r2, [r3, #16]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2201      	movs	r2, #1
 8005380:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	691b      	ldr	r3, [r3, #16]
 8005386:	f003 0301 	and.w	r3, r3, #1
 800538a:	2b01      	cmp	r3, #1
 800538c:	d105      	bne.n	800539a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	691b      	ldr	r3, [r3, #16]
 8005392:	f023 0201 	bic.w	r2, r3, #1
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	611a      	str	r2, [r3, #16]
  }
}
 800539a:	bf00      	nop
 800539c:	3714      	adds	r7, #20
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr
 80053a6:	bf00      	nop
 80053a8:	40012c00 	.word	0x40012c00
 80053ac:	40014000 	.word	0x40014000
 80053b0:	40014400 	.word	0x40014400

080053b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b087      	sub	sp, #28
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6a1b      	ldr	r3, [r3, #32]
 80053c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6a1b      	ldr	r3, [r3, #32]
 80053c8:	f023 0201 	bic.w	r2, r3, #1
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	699b      	ldr	r3, [r3, #24]
 80053da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	f023 0303 	bic.w	r3, r3, #3
 80053ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	68fa      	ldr	r2, [r7, #12]
 80053f6:	4313      	orrs	r3, r2
 80053f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	f023 0302 	bic.w	r3, r3, #2
 8005400:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	697a      	ldr	r2, [r7, #20]
 8005408:	4313      	orrs	r3, r2
 800540a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	4a24      	ldr	r2, [pc, #144]	@ (80054a0 <TIM_OC1_SetConfig+0xec>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d007      	beq.n	8005424 <TIM_OC1_SetConfig+0x70>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	4a23      	ldr	r2, [pc, #140]	@ (80054a4 <TIM_OC1_SetConfig+0xf0>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d003      	beq.n	8005424 <TIM_OC1_SetConfig+0x70>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	4a22      	ldr	r2, [pc, #136]	@ (80054a8 <TIM_OC1_SetConfig+0xf4>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d10c      	bne.n	800543e <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	f023 0308 	bic.w	r3, r3, #8
 800542a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	697a      	ldr	r2, [r7, #20]
 8005432:	4313      	orrs	r3, r2
 8005434:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	f023 0304 	bic.w	r3, r3, #4
 800543c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	4a17      	ldr	r2, [pc, #92]	@ (80054a0 <TIM_OC1_SetConfig+0xec>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d007      	beq.n	8005456 <TIM_OC1_SetConfig+0xa2>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a16      	ldr	r2, [pc, #88]	@ (80054a4 <TIM_OC1_SetConfig+0xf0>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d003      	beq.n	8005456 <TIM_OC1_SetConfig+0xa2>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a15      	ldr	r2, [pc, #84]	@ (80054a8 <TIM_OC1_SetConfig+0xf4>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d111      	bne.n	800547a <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800545c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005464:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	695b      	ldr	r3, [r3, #20]
 800546a:	693a      	ldr	r2, [r7, #16]
 800546c:	4313      	orrs	r3, r2
 800546e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	699b      	ldr	r3, [r3, #24]
 8005474:	693a      	ldr	r2, [r7, #16]
 8005476:	4313      	orrs	r3, r2
 8005478:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	693a      	ldr	r2, [r7, #16]
 800547e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	68fa      	ldr	r2, [r7, #12]
 8005484:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	685a      	ldr	r2, [r3, #4]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	697a      	ldr	r2, [r7, #20]
 8005492:	621a      	str	r2, [r3, #32]
}
 8005494:	bf00      	nop
 8005496:	371c      	adds	r7, #28
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr
 80054a0:	40012c00 	.word	0x40012c00
 80054a4:	40014000 	.word	0x40014000
 80054a8:	40014400 	.word	0x40014400

080054ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b087      	sub	sp, #28
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
 80054b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6a1b      	ldr	r3, [r3, #32]
 80054ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6a1b      	ldr	r3, [r3, #32]
 80054c0:	f023 0210 	bic.w	r2, r3, #16
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	699b      	ldr	r3, [r3, #24]
 80054d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80054da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80054de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	021b      	lsls	r3, r3, #8
 80054ee:	68fa      	ldr	r2, [r7, #12]
 80054f0:	4313      	orrs	r3, r2
 80054f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	f023 0320 	bic.w	r3, r3, #32
 80054fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	011b      	lsls	r3, r3, #4
 8005502:	697a      	ldr	r2, [r7, #20]
 8005504:	4313      	orrs	r3, r2
 8005506:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	4a22      	ldr	r2, [pc, #136]	@ (8005594 <TIM_OC2_SetConfig+0xe8>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d10d      	bne.n	800552c <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005516:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	68db      	ldr	r3, [r3, #12]
 800551c:	011b      	lsls	r3, r3, #4
 800551e:	697a      	ldr	r2, [r7, #20]
 8005520:	4313      	orrs	r3, r2
 8005522:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800552a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	4a19      	ldr	r2, [pc, #100]	@ (8005594 <TIM_OC2_SetConfig+0xe8>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d007      	beq.n	8005544 <TIM_OC2_SetConfig+0x98>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	4a18      	ldr	r2, [pc, #96]	@ (8005598 <TIM_OC2_SetConfig+0xec>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d003      	beq.n	8005544 <TIM_OC2_SetConfig+0x98>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	4a17      	ldr	r2, [pc, #92]	@ (800559c <TIM_OC2_SetConfig+0xf0>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d113      	bne.n	800556c <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005544:	693b      	ldr	r3, [r7, #16]
 8005546:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800554a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005552:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	695b      	ldr	r3, [r3, #20]
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	693a      	ldr	r2, [r7, #16]
 800555c:	4313      	orrs	r3, r2
 800555e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	699b      	ldr	r3, [r3, #24]
 8005564:	009b      	lsls	r3, r3, #2
 8005566:	693a      	ldr	r2, [r7, #16]
 8005568:	4313      	orrs	r3, r2
 800556a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	693a      	ldr	r2, [r7, #16]
 8005570:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	68fa      	ldr	r2, [r7, #12]
 8005576:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	685a      	ldr	r2, [r3, #4]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	697a      	ldr	r2, [r7, #20]
 8005584:	621a      	str	r2, [r3, #32]
}
 8005586:	bf00      	nop
 8005588:	371c      	adds	r7, #28
 800558a:	46bd      	mov	sp, r7
 800558c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005590:	4770      	bx	lr
 8005592:	bf00      	nop
 8005594:	40012c00 	.word	0x40012c00
 8005598:	40014000 	.word	0x40014000
 800559c:	40014400 	.word	0x40014400

080055a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b087      	sub	sp, #28
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6a1b      	ldr	r3, [r3, #32]
 80055ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6a1b      	ldr	r3, [r3, #32]
 80055b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	69db      	ldr	r3, [r3, #28]
 80055c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f023 0303 	bic.w	r3, r3, #3
 80055da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	68fa      	ldr	r2, [r7, #12]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80055ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	689b      	ldr	r3, [r3, #8]
 80055f2:	021b      	lsls	r3, r3, #8
 80055f4:	697a      	ldr	r2, [r7, #20]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	4a21      	ldr	r2, [pc, #132]	@ (8005684 <TIM_OC3_SetConfig+0xe4>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d10d      	bne.n	800561e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005608:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	68db      	ldr	r3, [r3, #12]
 800560e:	021b      	lsls	r3, r3, #8
 8005610:	697a      	ldr	r2, [r7, #20]
 8005612:	4313      	orrs	r3, r2
 8005614:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800561c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	4a18      	ldr	r2, [pc, #96]	@ (8005684 <TIM_OC3_SetConfig+0xe4>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d007      	beq.n	8005636 <TIM_OC3_SetConfig+0x96>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	4a17      	ldr	r2, [pc, #92]	@ (8005688 <TIM_OC3_SetConfig+0xe8>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d003      	beq.n	8005636 <TIM_OC3_SetConfig+0x96>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	4a16      	ldr	r2, [pc, #88]	@ (800568c <TIM_OC3_SetConfig+0xec>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d113      	bne.n	800565e <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005636:	693b      	ldr	r3, [r7, #16]
 8005638:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800563c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800563e:	693b      	ldr	r3, [r7, #16]
 8005640:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005644:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	695b      	ldr	r3, [r3, #20]
 800564a:	011b      	lsls	r3, r3, #4
 800564c:	693a      	ldr	r2, [r7, #16]
 800564e:	4313      	orrs	r3, r2
 8005650:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	699b      	ldr	r3, [r3, #24]
 8005656:	011b      	lsls	r3, r3, #4
 8005658:	693a      	ldr	r2, [r7, #16]
 800565a:	4313      	orrs	r3, r2
 800565c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	693a      	ldr	r2, [r7, #16]
 8005662:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	68fa      	ldr	r2, [r7, #12]
 8005668:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	685a      	ldr	r2, [r3, #4]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	697a      	ldr	r2, [r7, #20]
 8005676:	621a      	str	r2, [r3, #32]
}
 8005678:	bf00      	nop
 800567a:	371c      	adds	r7, #28
 800567c:	46bd      	mov	sp, r7
 800567e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005682:	4770      	bx	lr
 8005684:	40012c00 	.word	0x40012c00
 8005688:	40014000 	.word	0x40014000
 800568c:	40014400 	.word	0x40014400

08005690 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005690:	b480      	push	{r7}
 8005692:	b087      	sub	sp, #28
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
 8005698:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6a1b      	ldr	r3, [r3, #32]
 800569e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6a1b      	ldr	r3, [r3, #32]
 80056a4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	69db      	ldr	r3, [r3, #28]
 80056b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80056be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	021b      	lsls	r3, r3, #8
 80056d2:	68fa      	ldr	r2, [r7, #12]
 80056d4:	4313      	orrs	r3, r2
 80056d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80056d8:	693b      	ldr	r3, [r7, #16]
 80056da:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80056de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	031b      	lsls	r3, r3, #12
 80056e6:	693a      	ldr	r2, [r7, #16]
 80056e8:	4313      	orrs	r3, r2
 80056ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	4a14      	ldr	r2, [pc, #80]	@ (8005740 <TIM_OC4_SetConfig+0xb0>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d007      	beq.n	8005704 <TIM_OC4_SetConfig+0x74>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	4a13      	ldr	r2, [pc, #76]	@ (8005744 <TIM_OC4_SetConfig+0xb4>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d003      	beq.n	8005704 <TIM_OC4_SetConfig+0x74>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	4a12      	ldr	r2, [pc, #72]	@ (8005748 <TIM_OC4_SetConfig+0xb8>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d109      	bne.n	8005718 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800570a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	695b      	ldr	r3, [r3, #20]
 8005710:	019b      	lsls	r3, r3, #6
 8005712:	697a      	ldr	r2, [r7, #20]
 8005714:	4313      	orrs	r3, r2
 8005716:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	697a      	ldr	r2, [r7, #20]
 800571c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	68fa      	ldr	r2, [r7, #12]
 8005722:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	685a      	ldr	r2, [r3, #4]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	693a      	ldr	r2, [r7, #16]
 8005730:	621a      	str	r2, [r3, #32]
}
 8005732:	bf00      	nop
 8005734:	371c      	adds	r7, #28
 8005736:	46bd      	mov	sp, r7
 8005738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573c:	4770      	bx	lr
 800573e:	bf00      	nop
 8005740:	40012c00 	.word	0x40012c00
 8005744:	40014000 	.word	0x40014000
 8005748:	40014400 	.word	0x40014400

0800574c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800574c:	b480      	push	{r7}
 800574e:	b087      	sub	sp, #28
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6a1b      	ldr	r3, [r3, #32]
 800575a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6a1b      	ldr	r3, [r3, #32]
 8005760:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800577a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800577e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	68fa      	ldr	r2, [r7, #12]
 8005786:	4313      	orrs	r3, r2
 8005788:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800578a:	693b      	ldr	r3, [r7, #16]
 800578c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005790:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	041b      	lsls	r3, r3, #16
 8005798:	693a      	ldr	r2, [r7, #16]
 800579a:	4313      	orrs	r3, r2
 800579c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	4a13      	ldr	r2, [pc, #76]	@ (80057f0 <TIM_OC5_SetConfig+0xa4>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d007      	beq.n	80057b6 <TIM_OC5_SetConfig+0x6a>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	4a12      	ldr	r2, [pc, #72]	@ (80057f4 <TIM_OC5_SetConfig+0xa8>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d003      	beq.n	80057b6 <TIM_OC5_SetConfig+0x6a>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	4a11      	ldr	r2, [pc, #68]	@ (80057f8 <TIM_OC5_SetConfig+0xac>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d109      	bne.n	80057ca <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057bc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	695b      	ldr	r3, [r3, #20]
 80057c2:	021b      	lsls	r3, r3, #8
 80057c4:	697a      	ldr	r2, [r7, #20]
 80057c6:	4313      	orrs	r3, r2
 80057c8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	697a      	ldr	r2, [r7, #20]
 80057ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	68fa      	ldr	r2, [r7, #12]
 80057d4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	685a      	ldr	r2, [r3, #4]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	693a      	ldr	r2, [r7, #16]
 80057e2:	621a      	str	r2, [r3, #32]
}
 80057e4:	bf00      	nop
 80057e6:	371c      	adds	r7, #28
 80057e8:	46bd      	mov	sp, r7
 80057ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ee:	4770      	bx	lr
 80057f0:	40012c00 	.word	0x40012c00
 80057f4:	40014000 	.word	0x40014000
 80057f8:	40014400 	.word	0x40014400

080057fc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b087      	sub	sp, #28
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
 8005804:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6a1b      	ldr	r3, [r3, #32]
 800580a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6a1b      	ldr	r3, [r3, #32]
 8005810:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800582a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800582e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	021b      	lsls	r3, r3, #8
 8005836:	68fa      	ldr	r2, [r7, #12]
 8005838:	4313      	orrs	r3, r2
 800583a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005842:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	051b      	lsls	r3, r3, #20
 800584a:	693a      	ldr	r2, [r7, #16]
 800584c:	4313      	orrs	r3, r2
 800584e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	4a14      	ldr	r2, [pc, #80]	@ (80058a4 <TIM_OC6_SetConfig+0xa8>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d007      	beq.n	8005868 <TIM_OC6_SetConfig+0x6c>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	4a13      	ldr	r2, [pc, #76]	@ (80058a8 <TIM_OC6_SetConfig+0xac>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d003      	beq.n	8005868 <TIM_OC6_SetConfig+0x6c>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	4a12      	ldr	r2, [pc, #72]	@ (80058ac <TIM_OC6_SetConfig+0xb0>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d109      	bne.n	800587c <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800586e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	695b      	ldr	r3, [r3, #20]
 8005874:	029b      	lsls	r3, r3, #10
 8005876:	697a      	ldr	r2, [r7, #20]
 8005878:	4313      	orrs	r3, r2
 800587a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	697a      	ldr	r2, [r7, #20]
 8005880:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	68fa      	ldr	r2, [r7, #12]
 8005886:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	685a      	ldr	r2, [r3, #4]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	693a      	ldr	r2, [r7, #16]
 8005894:	621a      	str	r2, [r3, #32]
}
 8005896:	bf00      	nop
 8005898:	371c      	adds	r7, #28
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr
 80058a2:	bf00      	nop
 80058a4:	40012c00 	.word	0x40012c00
 80058a8:	40014000 	.word	0x40014000
 80058ac:	40014400 	.word	0x40014400

080058b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058b0:	b480      	push	{r7}
 80058b2:	b087      	sub	sp, #28
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	60b9      	str	r1, [r7, #8]
 80058ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	6a1b      	ldr	r3, [r3, #32]
 80058c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	6a1b      	ldr	r3, [r3, #32]
 80058c6:	f023 0201 	bic.w	r2, r3, #1
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	699b      	ldr	r3, [r3, #24]
 80058d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80058d4:	693b      	ldr	r3, [r7, #16]
 80058d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80058da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	011b      	lsls	r3, r3, #4
 80058e0:	693a      	ldr	r2, [r7, #16]
 80058e2:	4313      	orrs	r3, r2
 80058e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	f023 030a 	bic.w	r3, r3, #10
 80058ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80058ee:	697a      	ldr	r2, [r7, #20]
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	693a      	ldr	r2, [r7, #16]
 80058fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	697a      	ldr	r2, [r7, #20]
 8005900:	621a      	str	r2, [r3, #32]
}
 8005902:	bf00      	nop
 8005904:	371c      	adds	r7, #28
 8005906:	46bd      	mov	sp, r7
 8005908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590c:	4770      	bx	lr

0800590e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800590e:	b480      	push	{r7}
 8005910:	b087      	sub	sp, #28
 8005912:	af00      	add	r7, sp, #0
 8005914:	60f8      	str	r0, [r7, #12]
 8005916:	60b9      	str	r1, [r7, #8]
 8005918:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	6a1b      	ldr	r3, [r3, #32]
 800591e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6a1b      	ldr	r3, [r3, #32]
 8005924:	f023 0210 	bic.w	r2, r3, #16
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	699b      	ldr	r3, [r3, #24]
 8005930:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005938:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	031b      	lsls	r3, r3, #12
 800593e:	693a      	ldr	r2, [r7, #16]
 8005940:	4313      	orrs	r3, r2
 8005942:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800594a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	011b      	lsls	r3, r3, #4
 8005950:	697a      	ldr	r2, [r7, #20]
 8005952:	4313      	orrs	r3, r2
 8005954:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	693a      	ldr	r2, [r7, #16]
 800595a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	697a      	ldr	r2, [r7, #20]
 8005960:	621a      	str	r2, [r3, #32]
}
 8005962:	bf00      	nop
 8005964:	371c      	adds	r7, #28
 8005966:	46bd      	mov	sp, r7
 8005968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596c:	4770      	bx	lr

0800596e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800596e:	b480      	push	{r7}
 8005970:	b085      	sub	sp, #20
 8005972:	af00      	add	r7, sp, #0
 8005974:	6078      	str	r0, [r7, #4]
 8005976:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005984:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005986:	683a      	ldr	r2, [r7, #0]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	4313      	orrs	r3, r2
 800598c:	f043 0307 	orr.w	r3, r3, #7
 8005990:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	68fa      	ldr	r2, [r7, #12]
 8005996:	609a      	str	r2, [r3, #8]
}
 8005998:	bf00      	nop
 800599a:	3714      	adds	r7, #20
 800599c:	46bd      	mov	sp, r7
 800599e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a2:	4770      	bx	lr

080059a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b087      	sub	sp, #28
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	60f8      	str	r0, [r7, #12]
 80059ac:	60b9      	str	r1, [r7, #8]
 80059ae:	607a      	str	r2, [r7, #4]
 80059b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	689b      	ldr	r3, [r3, #8]
 80059b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80059be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	021a      	lsls	r2, r3, #8
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	431a      	orrs	r2, r3
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	4313      	orrs	r3, r2
 80059cc:	697a      	ldr	r2, [r7, #20]
 80059ce:	4313      	orrs	r3, r2
 80059d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	697a      	ldr	r2, [r7, #20]
 80059d6:	609a      	str	r2, [r3, #8]
}
 80059d8:	bf00      	nop
 80059da:	371c      	adds	r7, #28
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr

080059e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b085      	sub	sp, #20
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	d101      	bne.n	80059fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80059f8:	2302      	movs	r3, #2
 80059fa:	e04f      	b.n	8005a9c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2202      	movs	r2, #2
 8005a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a21      	ldr	r2, [pc, #132]	@ (8005aa8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d108      	bne.n	8005a38 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005a2c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	68fa      	ldr	r2, [r7, #12]
 8005a34:	4313      	orrs	r3, r2
 8005a36:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	68fa      	ldr	r2, [r7, #12]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	68fa      	ldr	r2, [r7, #12]
 8005a50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a14      	ldr	r2, [pc, #80]	@ (8005aa8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d009      	beq.n	8005a70 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a64:	d004      	beq.n	8005a70 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a10      	ldr	r2, [pc, #64]	@ (8005aac <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d10c      	bne.n	8005a8a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a76:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	68ba      	ldr	r2, [r7, #8]
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	68ba      	ldr	r2, [r7, #8]
 8005a88:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2200      	movs	r2, #0
 8005a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005a9a:	2300      	movs	r3, #0
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3714      	adds	r7, #20
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr
 8005aa8:	40012c00 	.word	0x40012c00
 8005aac:	40014000 	.word	0x40014000

08005ab0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b085      	sub	sp, #20
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
 8005ab8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005aba:	2300      	movs	r3, #0
 8005abc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d101      	bne.n	8005acc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005ac8:	2302      	movs	r3, #2
 8005aca:	e060      	b.n	8005b8e <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	68db      	ldr	r3, [r3, #12]
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	4313      	orrs	r3, r2
 8005aee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	691b      	ldr	r3, [r3, #16]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	695b      	ldr	r3, [r3, #20]
 8005b24:	4313      	orrs	r3, r2
 8005b26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b32:	4313      	orrs	r3, r2
 8005b34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	699b      	ldr	r3, [r3, #24]
 8005b40:	041b      	lsls	r3, r3, #16
 8005b42:	4313      	orrs	r3, r2
 8005b44:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4a14      	ldr	r2, [pc, #80]	@ (8005b9c <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d115      	bne.n	8005b7c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b5a:	051b      	lsls	r3, r3, #20
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	69db      	ldr	r3, [r3, #28]
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	6a1b      	ldr	r3, [r3, #32]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	68fa      	ldr	r2, [r7, #12]
 8005b82:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2200      	movs	r2, #0
 8005b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005b8c:	2300      	movs	r3, #0
}
 8005b8e:	4618      	mov	r0, r3
 8005b90:	3714      	adds	r7, #20
 8005b92:	46bd      	mov	sp, r7
 8005b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b98:	4770      	bx	lr
 8005b9a:	bf00      	nop
 8005b9c:	40012c00 	.word	0x40012c00

08005ba0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b082      	sub	sp, #8
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d101      	bne.n	8005bb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	e040      	b.n	8005c34 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d106      	bne.n	8005bc8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f7fc fb62 	bl	800228c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2224      	movs	r2, #36	@ 0x24
 8005bcc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	681a      	ldr	r2, [r3, #0]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f022 0201 	bic.w	r2, r2, #1
 8005bdc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d002      	beq.n	8005bec <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f000 fade 	bl	80061a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005bec:	6878      	ldr	r0, [r7, #4]
 8005bee:	f000 f8af 	bl	8005d50 <UART_SetConfig>
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	d101      	bne.n	8005bfc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	e01b      	b.n	8005c34 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	685a      	ldr	r2, [r3, #4]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005c0a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	689a      	ldr	r2, [r3, #8]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005c1a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f042 0201 	orr.w	r2, r2, #1
 8005c2a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f000 fb5d 	bl	80062ec <UART_CheckIdleState>
 8005c32:	4603      	mov	r3, r0
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	3708      	adds	r7, #8
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bd80      	pop	{r7, pc}

08005c3c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b08a      	sub	sp, #40	@ 0x28
 8005c40:	af02      	add	r7, sp, #8
 8005c42:	60f8      	str	r0, [r7, #12]
 8005c44:	60b9      	str	r1, [r7, #8]
 8005c46:	603b      	str	r3, [r7, #0]
 8005c48:	4613      	mov	r3, r2
 8005c4a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c50:	2b20      	cmp	r3, #32
 8005c52:	d177      	bne.n	8005d44 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d002      	beq.n	8005c60 <HAL_UART_Transmit+0x24>
 8005c5a:	88fb      	ldrh	r3, [r7, #6]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d101      	bne.n	8005c64 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	e070      	b.n	8005d46 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2200      	movs	r2, #0
 8005c68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2221      	movs	r2, #33	@ 0x21
 8005c70:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c72:	f7fc fbf5 	bl	8002460 <HAL_GetTick>
 8005c76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	88fa      	ldrh	r2, [r7, #6]
 8005c7c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	88fa      	ldrh	r2, [r7, #6]
 8005c84:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c90:	d108      	bne.n	8005ca4 <HAL_UART_Transmit+0x68>
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	691b      	ldr	r3, [r3, #16]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d104      	bne.n	8005ca4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	61bb      	str	r3, [r7, #24]
 8005ca2:	e003      	b.n	8005cac <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ca8:	2300      	movs	r3, #0
 8005caa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005cac:	e02f      	b.n	8005d0e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	9300      	str	r3, [sp, #0]
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	2180      	movs	r1, #128	@ 0x80
 8005cb8:	68f8      	ldr	r0, [r7, #12]
 8005cba:	f000 fbbf 	bl	800643c <UART_WaitOnFlagUntilTimeout>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d004      	beq.n	8005cce <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2220      	movs	r2, #32
 8005cc8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005cca:	2303      	movs	r3, #3
 8005ccc:	e03b      	b.n	8005d46 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005cce:	69fb      	ldr	r3, [r7, #28]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d10b      	bne.n	8005cec <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005cd4:	69bb      	ldr	r3, [r7, #24]
 8005cd6:	881a      	ldrh	r2, [r3, #0]
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ce0:	b292      	uxth	r2, r2
 8005ce2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005ce4:	69bb      	ldr	r3, [r7, #24]
 8005ce6:	3302      	adds	r3, #2
 8005ce8:	61bb      	str	r3, [r7, #24]
 8005cea:	e007      	b.n	8005cfc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cec:	69fb      	ldr	r3, [r7, #28]
 8005cee:	781a      	ldrb	r2, [r3, #0]
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005cf6:	69fb      	ldr	r3, [r7, #28]
 8005cf8:	3301      	adds	r3, #1
 8005cfa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005d02:	b29b      	uxth	r3, r3
 8005d04:	3b01      	subs	r3, #1
 8005d06:	b29a      	uxth	r2, r3
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005d14:	b29b      	uxth	r3, r3
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d1c9      	bne.n	8005cae <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	9300      	str	r3, [sp, #0]
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	2200      	movs	r2, #0
 8005d22:	2140      	movs	r1, #64	@ 0x40
 8005d24:	68f8      	ldr	r0, [r7, #12]
 8005d26:	f000 fb89 	bl	800643c <UART_WaitOnFlagUntilTimeout>
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d004      	beq.n	8005d3a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2220      	movs	r2, #32
 8005d34:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005d36:	2303      	movs	r3, #3
 8005d38:	e005      	b.n	8005d46 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2220      	movs	r2, #32
 8005d3e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005d40:	2300      	movs	r3, #0
 8005d42:	e000      	b.n	8005d46 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005d44:	2302      	movs	r3, #2
  }
}
 8005d46:	4618      	mov	r0, r3
 8005d48:	3720      	adds	r7, #32
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bd80      	pop	{r7, pc}
	...

08005d50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d54:	b08a      	sub	sp, #40	@ 0x28
 8005d56:	af00      	add	r7, sp, #0
 8005d58:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	689a      	ldr	r2, [r3, #8]
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	691b      	ldr	r3, [r3, #16]
 8005d68:	431a      	orrs	r2, r3
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	695b      	ldr	r3, [r3, #20]
 8005d6e:	431a      	orrs	r2, r3
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	69db      	ldr	r3, [r3, #28]
 8005d74:	4313      	orrs	r3, r2
 8005d76:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	4bb4      	ldr	r3, [pc, #720]	@ (8006050 <UART_SetConfig+0x300>)
 8005d80:	4013      	ands	r3, r2
 8005d82:	68fa      	ldr	r2, [r7, #12]
 8005d84:	6812      	ldr	r2, [r2, #0]
 8005d86:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005d88:	430b      	orrs	r3, r1
 8005d8a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	68da      	ldr	r2, [r3, #12]
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	430a      	orrs	r2, r1
 8005da0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	699b      	ldr	r3, [r3, #24]
 8005da6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4aa9      	ldr	r2, [pc, #676]	@ (8006054 <UART_SetConfig+0x304>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d004      	beq.n	8005dbc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	6a1b      	ldr	r3, [r3, #32]
 8005db6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005db8:	4313      	orrs	r3, r2
 8005dba:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dcc:	430a      	orrs	r2, r1
 8005dce:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4aa0      	ldr	r2, [pc, #640]	@ (8006058 <UART_SetConfig+0x308>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d126      	bne.n	8005e28 <UART_SetConfig+0xd8>
 8005dda:	4ba0      	ldr	r3, [pc, #640]	@ (800605c <UART_SetConfig+0x30c>)
 8005ddc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005de0:	f003 0303 	and.w	r3, r3, #3
 8005de4:	2b03      	cmp	r3, #3
 8005de6:	d81b      	bhi.n	8005e20 <UART_SetConfig+0xd0>
 8005de8:	a201      	add	r2, pc, #4	@ (adr r2, 8005df0 <UART_SetConfig+0xa0>)
 8005dea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dee:	bf00      	nop
 8005df0:	08005e01 	.word	0x08005e01
 8005df4:	08005e11 	.word	0x08005e11
 8005df8:	08005e09 	.word	0x08005e09
 8005dfc:	08005e19 	.word	0x08005e19
 8005e00:	2301      	movs	r3, #1
 8005e02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e06:	e080      	b.n	8005f0a <UART_SetConfig+0x1ba>
 8005e08:	2302      	movs	r3, #2
 8005e0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e0e:	e07c      	b.n	8005f0a <UART_SetConfig+0x1ba>
 8005e10:	2304      	movs	r3, #4
 8005e12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e16:	e078      	b.n	8005f0a <UART_SetConfig+0x1ba>
 8005e18:	2308      	movs	r3, #8
 8005e1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e1e:	e074      	b.n	8005f0a <UART_SetConfig+0x1ba>
 8005e20:	2310      	movs	r3, #16
 8005e22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e26:	e070      	b.n	8005f0a <UART_SetConfig+0x1ba>
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a8c      	ldr	r2, [pc, #560]	@ (8006060 <UART_SetConfig+0x310>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d138      	bne.n	8005ea4 <UART_SetConfig+0x154>
 8005e32:	4b8a      	ldr	r3, [pc, #552]	@ (800605c <UART_SetConfig+0x30c>)
 8005e34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e38:	f003 030c 	and.w	r3, r3, #12
 8005e3c:	2b0c      	cmp	r3, #12
 8005e3e:	d82d      	bhi.n	8005e9c <UART_SetConfig+0x14c>
 8005e40:	a201      	add	r2, pc, #4	@ (adr r2, 8005e48 <UART_SetConfig+0xf8>)
 8005e42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e46:	bf00      	nop
 8005e48:	08005e7d 	.word	0x08005e7d
 8005e4c:	08005e9d 	.word	0x08005e9d
 8005e50:	08005e9d 	.word	0x08005e9d
 8005e54:	08005e9d 	.word	0x08005e9d
 8005e58:	08005e8d 	.word	0x08005e8d
 8005e5c:	08005e9d 	.word	0x08005e9d
 8005e60:	08005e9d 	.word	0x08005e9d
 8005e64:	08005e9d 	.word	0x08005e9d
 8005e68:	08005e85 	.word	0x08005e85
 8005e6c:	08005e9d 	.word	0x08005e9d
 8005e70:	08005e9d 	.word	0x08005e9d
 8005e74:	08005e9d 	.word	0x08005e9d
 8005e78:	08005e95 	.word	0x08005e95
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e82:	e042      	b.n	8005f0a <UART_SetConfig+0x1ba>
 8005e84:	2302      	movs	r3, #2
 8005e86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e8a:	e03e      	b.n	8005f0a <UART_SetConfig+0x1ba>
 8005e8c:	2304      	movs	r3, #4
 8005e8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e92:	e03a      	b.n	8005f0a <UART_SetConfig+0x1ba>
 8005e94:	2308      	movs	r3, #8
 8005e96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e9a:	e036      	b.n	8005f0a <UART_SetConfig+0x1ba>
 8005e9c:	2310      	movs	r3, #16
 8005e9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ea2:	e032      	b.n	8005f0a <UART_SetConfig+0x1ba>
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a6a      	ldr	r2, [pc, #424]	@ (8006054 <UART_SetConfig+0x304>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d12a      	bne.n	8005f04 <UART_SetConfig+0x1b4>
 8005eae:	4b6b      	ldr	r3, [pc, #428]	@ (800605c <UART_SetConfig+0x30c>)
 8005eb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eb4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005eb8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005ebc:	d01a      	beq.n	8005ef4 <UART_SetConfig+0x1a4>
 8005ebe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005ec2:	d81b      	bhi.n	8005efc <UART_SetConfig+0x1ac>
 8005ec4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ec8:	d00c      	beq.n	8005ee4 <UART_SetConfig+0x194>
 8005eca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ece:	d815      	bhi.n	8005efc <UART_SetConfig+0x1ac>
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d003      	beq.n	8005edc <UART_SetConfig+0x18c>
 8005ed4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ed8:	d008      	beq.n	8005eec <UART_SetConfig+0x19c>
 8005eda:	e00f      	b.n	8005efc <UART_SetConfig+0x1ac>
 8005edc:	2300      	movs	r3, #0
 8005ede:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ee2:	e012      	b.n	8005f0a <UART_SetConfig+0x1ba>
 8005ee4:	2302      	movs	r3, #2
 8005ee6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005eea:	e00e      	b.n	8005f0a <UART_SetConfig+0x1ba>
 8005eec:	2304      	movs	r3, #4
 8005eee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ef2:	e00a      	b.n	8005f0a <UART_SetConfig+0x1ba>
 8005ef4:	2308      	movs	r3, #8
 8005ef6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005efa:	e006      	b.n	8005f0a <UART_SetConfig+0x1ba>
 8005efc:	2310      	movs	r3, #16
 8005efe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f02:	e002      	b.n	8005f0a <UART_SetConfig+0x1ba>
 8005f04:	2310      	movs	r3, #16
 8005f06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a51      	ldr	r2, [pc, #324]	@ (8006054 <UART_SetConfig+0x304>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d17a      	bne.n	800600a <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005f14:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005f18:	2b08      	cmp	r3, #8
 8005f1a:	d824      	bhi.n	8005f66 <UART_SetConfig+0x216>
 8005f1c:	a201      	add	r2, pc, #4	@ (adr r2, 8005f24 <UART_SetConfig+0x1d4>)
 8005f1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f22:	bf00      	nop
 8005f24:	08005f49 	.word	0x08005f49
 8005f28:	08005f67 	.word	0x08005f67
 8005f2c:	08005f51 	.word	0x08005f51
 8005f30:	08005f67 	.word	0x08005f67
 8005f34:	08005f57 	.word	0x08005f57
 8005f38:	08005f67 	.word	0x08005f67
 8005f3c:	08005f67 	.word	0x08005f67
 8005f40:	08005f67 	.word	0x08005f67
 8005f44:	08005f5f 	.word	0x08005f5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f48:	f7fd fc62 	bl	8003810 <HAL_RCC_GetPCLK1Freq>
 8005f4c:	61f8      	str	r0, [r7, #28]
        break;
 8005f4e:	e010      	b.n	8005f72 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f50:	4b44      	ldr	r3, [pc, #272]	@ (8006064 <UART_SetConfig+0x314>)
 8005f52:	61fb      	str	r3, [r7, #28]
        break;
 8005f54:	e00d      	b.n	8005f72 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f56:	f7fd fbc3 	bl	80036e0 <HAL_RCC_GetSysClockFreq>
 8005f5a:	61f8      	str	r0, [r7, #28]
        break;
 8005f5c:	e009      	b.n	8005f72 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f62:	61fb      	str	r3, [r7, #28]
        break;
 8005f64:	e005      	b.n	8005f72 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8005f66:	2300      	movs	r3, #0
 8005f68:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005f70:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005f72:	69fb      	ldr	r3, [r7, #28]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	f000 8107 	beq.w	8006188 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	685a      	ldr	r2, [r3, #4]
 8005f7e:	4613      	mov	r3, r2
 8005f80:	005b      	lsls	r3, r3, #1
 8005f82:	4413      	add	r3, r2
 8005f84:	69fa      	ldr	r2, [r7, #28]
 8005f86:	429a      	cmp	r2, r3
 8005f88:	d305      	bcc.n	8005f96 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005f90:	69fa      	ldr	r2, [r7, #28]
 8005f92:	429a      	cmp	r2, r3
 8005f94:	d903      	bls.n	8005f9e <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005f9c:	e0f4      	b.n	8006188 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005f9e:	69fb      	ldr	r3, [r7, #28]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	461c      	mov	r4, r3
 8005fa4:	4615      	mov	r5, r2
 8005fa6:	f04f 0200 	mov.w	r2, #0
 8005faa:	f04f 0300 	mov.w	r3, #0
 8005fae:	022b      	lsls	r3, r5, #8
 8005fb0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005fb4:	0222      	lsls	r2, r4, #8
 8005fb6:	68f9      	ldr	r1, [r7, #12]
 8005fb8:	6849      	ldr	r1, [r1, #4]
 8005fba:	0849      	lsrs	r1, r1, #1
 8005fbc:	2000      	movs	r0, #0
 8005fbe:	4688      	mov	r8, r1
 8005fc0:	4681      	mov	r9, r0
 8005fc2:	eb12 0a08 	adds.w	sl, r2, r8
 8005fc6:	eb43 0b09 	adc.w	fp, r3, r9
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	603b      	str	r3, [r7, #0]
 8005fd2:	607a      	str	r2, [r7, #4]
 8005fd4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fd8:	4650      	mov	r0, sl
 8005fda:	4659      	mov	r1, fp
 8005fdc:	f7fa fde4 	bl	8000ba8 <__aeabi_uldivmod>
 8005fe0:	4602      	mov	r2, r0
 8005fe2:	460b      	mov	r3, r1
 8005fe4:	4613      	mov	r3, r2
 8005fe6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005fe8:	69bb      	ldr	r3, [r7, #24]
 8005fea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005fee:	d308      	bcc.n	8006002 <UART_SetConfig+0x2b2>
 8005ff0:	69bb      	ldr	r3, [r7, #24]
 8005ff2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ff6:	d204      	bcs.n	8006002 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	69ba      	ldr	r2, [r7, #24]
 8005ffe:	60da      	str	r2, [r3, #12]
 8006000:	e0c2      	b.n	8006188 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006008:	e0be      	b.n	8006188 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	69db      	ldr	r3, [r3, #28]
 800600e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006012:	d16a      	bne.n	80060ea <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8006014:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006018:	2b08      	cmp	r3, #8
 800601a:	d834      	bhi.n	8006086 <UART_SetConfig+0x336>
 800601c:	a201      	add	r2, pc, #4	@ (adr r2, 8006024 <UART_SetConfig+0x2d4>)
 800601e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006022:	bf00      	nop
 8006024:	08006049 	.word	0x08006049
 8006028:	08006069 	.word	0x08006069
 800602c:	08006071 	.word	0x08006071
 8006030:	08006087 	.word	0x08006087
 8006034:	08006077 	.word	0x08006077
 8006038:	08006087 	.word	0x08006087
 800603c:	08006087 	.word	0x08006087
 8006040:	08006087 	.word	0x08006087
 8006044:	0800607f 	.word	0x0800607f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006048:	f7fd fbe2 	bl	8003810 <HAL_RCC_GetPCLK1Freq>
 800604c:	61f8      	str	r0, [r7, #28]
        break;
 800604e:	e020      	b.n	8006092 <UART_SetConfig+0x342>
 8006050:	efff69f3 	.word	0xefff69f3
 8006054:	40008000 	.word	0x40008000
 8006058:	40013800 	.word	0x40013800
 800605c:	40021000 	.word	0x40021000
 8006060:	40004400 	.word	0x40004400
 8006064:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006068:	f7fd fbe8 	bl	800383c <HAL_RCC_GetPCLK2Freq>
 800606c:	61f8      	str	r0, [r7, #28]
        break;
 800606e:	e010      	b.n	8006092 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006070:	4b4c      	ldr	r3, [pc, #304]	@ (80061a4 <UART_SetConfig+0x454>)
 8006072:	61fb      	str	r3, [r7, #28]
        break;
 8006074:	e00d      	b.n	8006092 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006076:	f7fd fb33 	bl	80036e0 <HAL_RCC_GetSysClockFreq>
 800607a:	61f8      	str	r0, [r7, #28]
        break;
 800607c:	e009      	b.n	8006092 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800607e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006082:	61fb      	str	r3, [r7, #28]
        break;
 8006084:	e005      	b.n	8006092 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8006086:	2300      	movs	r3, #0
 8006088:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006090:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006092:	69fb      	ldr	r3, [r7, #28]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d077      	beq.n	8006188 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006098:	69fb      	ldr	r3, [r7, #28]
 800609a:	005a      	lsls	r2, r3, #1
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	085b      	lsrs	r3, r3, #1
 80060a2:	441a      	add	r2, r3
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80060ac:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060ae:	69bb      	ldr	r3, [r7, #24]
 80060b0:	2b0f      	cmp	r3, #15
 80060b2:	d916      	bls.n	80060e2 <UART_SetConfig+0x392>
 80060b4:	69bb      	ldr	r3, [r7, #24]
 80060b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060ba:	d212      	bcs.n	80060e2 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80060bc:	69bb      	ldr	r3, [r7, #24]
 80060be:	b29b      	uxth	r3, r3
 80060c0:	f023 030f 	bic.w	r3, r3, #15
 80060c4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80060c6:	69bb      	ldr	r3, [r7, #24]
 80060c8:	085b      	lsrs	r3, r3, #1
 80060ca:	b29b      	uxth	r3, r3
 80060cc:	f003 0307 	and.w	r3, r3, #7
 80060d0:	b29a      	uxth	r2, r3
 80060d2:	8afb      	ldrh	r3, [r7, #22]
 80060d4:	4313      	orrs	r3, r2
 80060d6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	8afa      	ldrh	r2, [r7, #22]
 80060de:	60da      	str	r2, [r3, #12]
 80060e0:	e052      	b.n	8006188 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80060e8:	e04e      	b.n	8006188 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 80060ea:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80060ee:	2b08      	cmp	r3, #8
 80060f0:	d827      	bhi.n	8006142 <UART_SetConfig+0x3f2>
 80060f2:	a201      	add	r2, pc, #4	@ (adr r2, 80060f8 <UART_SetConfig+0x3a8>)
 80060f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060f8:	0800611d 	.word	0x0800611d
 80060fc:	08006125 	.word	0x08006125
 8006100:	0800612d 	.word	0x0800612d
 8006104:	08006143 	.word	0x08006143
 8006108:	08006133 	.word	0x08006133
 800610c:	08006143 	.word	0x08006143
 8006110:	08006143 	.word	0x08006143
 8006114:	08006143 	.word	0x08006143
 8006118:	0800613b 	.word	0x0800613b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800611c:	f7fd fb78 	bl	8003810 <HAL_RCC_GetPCLK1Freq>
 8006120:	61f8      	str	r0, [r7, #28]
        break;
 8006122:	e014      	b.n	800614e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006124:	f7fd fb8a 	bl	800383c <HAL_RCC_GetPCLK2Freq>
 8006128:	61f8      	str	r0, [r7, #28]
        break;
 800612a:	e010      	b.n	800614e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800612c:	4b1d      	ldr	r3, [pc, #116]	@ (80061a4 <UART_SetConfig+0x454>)
 800612e:	61fb      	str	r3, [r7, #28]
        break;
 8006130:	e00d      	b.n	800614e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006132:	f7fd fad5 	bl	80036e0 <HAL_RCC_GetSysClockFreq>
 8006136:	61f8      	str	r0, [r7, #28]
        break;
 8006138:	e009      	b.n	800614e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800613a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800613e:	61fb      	str	r3, [r7, #28]
        break;
 8006140:	e005      	b.n	800614e <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8006142:	2300      	movs	r3, #0
 8006144:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800614c:	bf00      	nop
    }

    if (pclk != 0U)
 800614e:	69fb      	ldr	r3, [r7, #28]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d019      	beq.n	8006188 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	085a      	lsrs	r2, r3, #1
 800615a:	69fb      	ldr	r3, [r7, #28]
 800615c:	441a      	add	r2, r3
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	fbb2 f3f3 	udiv	r3, r2, r3
 8006166:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006168:	69bb      	ldr	r3, [r7, #24]
 800616a:	2b0f      	cmp	r3, #15
 800616c:	d909      	bls.n	8006182 <UART_SetConfig+0x432>
 800616e:	69bb      	ldr	r3, [r7, #24]
 8006170:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006174:	d205      	bcs.n	8006182 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006176:	69bb      	ldr	r3, [r7, #24]
 8006178:	b29a      	uxth	r2, r3
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	60da      	str	r2, [r3, #12]
 8006180:	e002      	b.n	8006188 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8006182:	2301      	movs	r3, #1
 8006184:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	2200      	movs	r2, #0
 800618c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2200      	movs	r2, #0
 8006192:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006194:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006198:	4618      	mov	r0, r3
 800619a:	3728      	adds	r7, #40	@ 0x28
 800619c:	46bd      	mov	sp, r7
 800619e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061a2:	bf00      	nop
 80061a4:	00f42400 	.word	0x00f42400

080061a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b083      	sub	sp, #12
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061b4:	f003 0308 	and.w	r3, r3, #8
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d00a      	beq.n	80061d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	685b      	ldr	r3, [r3, #4]
 80061c2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	430a      	orrs	r2, r1
 80061d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061d6:	f003 0301 	and.w	r3, r3, #1
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d00a      	beq.n	80061f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	430a      	orrs	r2, r1
 80061f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061f8:	f003 0302 	and.w	r3, r3, #2
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d00a      	beq.n	8006216 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	430a      	orrs	r2, r1
 8006214:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800621a:	f003 0304 	and.w	r3, r3, #4
 800621e:	2b00      	cmp	r3, #0
 8006220:	d00a      	beq.n	8006238 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	430a      	orrs	r2, r1
 8006236:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800623c:	f003 0310 	and.w	r3, r3, #16
 8006240:	2b00      	cmp	r3, #0
 8006242:	d00a      	beq.n	800625a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	689b      	ldr	r3, [r3, #8]
 800624a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	430a      	orrs	r2, r1
 8006258:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800625e:	f003 0320 	and.w	r3, r3, #32
 8006262:	2b00      	cmp	r3, #0
 8006264:	d00a      	beq.n	800627c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	689b      	ldr	r3, [r3, #8]
 800626c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	430a      	orrs	r2, r1
 800627a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006284:	2b00      	cmp	r3, #0
 8006286:	d01a      	beq.n	80062be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	430a      	orrs	r2, r1
 800629c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80062a6:	d10a      	bne.n	80062be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	430a      	orrs	r2, r1
 80062bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d00a      	beq.n	80062e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	685b      	ldr	r3, [r3, #4]
 80062d0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	430a      	orrs	r2, r1
 80062de:	605a      	str	r2, [r3, #4]
  }
}
 80062e0:	bf00      	nop
 80062e2:	370c      	adds	r7, #12
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr

080062ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b098      	sub	sp, #96	@ 0x60
 80062f0:	af02      	add	r7, sp, #8
 80062f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2200      	movs	r2, #0
 80062f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80062fc:	f7fc f8b0 	bl	8002460 <HAL_GetTick>
 8006300:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f003 0308 	and.w	r3, r3, #8
 800630c:	2b08      	cmp	r3, #8
 800630e:	d12e      	bne.n	800636e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006310:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006314:	9300      	str	r3, [sp, #0]
 8006316:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006318:	2200      	movs	r2, #0
 800631a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f000 f88c 	bl	800643c <UART_WaitOnFlagUntilTimeout>
 8006324:	4603      	mov	r3, r0
 8006326:	2b00      	cmp	r3, #0
 8006328:	d021      	beq.n	800636e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006332:	e853 3f00 	ldrex	r3, [r3]
 8006336:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006338:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800633a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800633e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	461a      	mov	r2, r3
 8006346:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006348:	647b      	str	r3, [r7, #68]	@ 0x44
 800634a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800634c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800634e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006350:	e841 2300 	strex	r3, r2, [r1]
 8006354:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006356:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006358:	2b00      	cmp	r3, #0
 800635a:	d1e6      	bne.n	800632a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2220      	movs	r2, #32
 8006360:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2200      	movs	r2, #0
 8006366:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800636a:	2303      	movs	r3, #3
 800636c:	e062      	b.n	8006434 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f003 0304 	and.w	r3, r3, #4
 8006378:	2b04      	cmp	r3, #4
 800637a:	d149      	bne.n	8006410 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800637c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006380:	9300      	str	r3, [sp, #0]
 8006382:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006384:	2200      	movs	r2, #0
 8006386:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f000 f856 	bl	800643c <UART_WaitOnFlagUntilTimeout>
 8006390:	4603      	mov	r3, r0
 8006392:	2b00      	cmp	r3, #0
 8006394:	d03c      	beq.n	8006410 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800639c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800639e:	e853 3f00 	ldrex	r3, [r3]
 80063a2:	623b      	str	r3, [r7, #32]
   return(result);
 80063a4:	6a3b      	ldr	r3, [r7, #32]
 80063a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80063aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	461a      	mov	r2, r3
 80063b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80063b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063bc:	e841 2300 	strex	r3, r2, [r1]
 80063c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80063c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d1e6      	bne.n	8006396 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	3308      	adds	r3, #8
 80063ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	e853 3f00 	ldrex	r3, [r3]
 80063d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f023 0301 	bic.w	r3, r3, #1
 80063de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	3308      	adds	r3, #8
 80063e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80063e8:	61fa      	str	r2, [r7, #28]
 80063ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ec:	69b9      	ldr	r1, [r7, #24]
 80063ee:	69fa      	ldr	r2, [r7, #28]
 80063f0:	e841 2300 	strex	r3, r2, [r1]
 80063f4:	617b      	str	r3, [r7, #20]
   return(result);
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d1e5      	bne.n	80063c8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2220      	movs	r2, #32
 8006400:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2200      	movs	r2, #0
 8006408:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800640c:	2303      	movs	r3, #3
 800640e:	e011      	b.n	8006434 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2220      	movs	r2, #32
 8006414:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2220      	movs	r2, #32
 800641a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2200      	movs	r2, #0
 8006422:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2200      	movs	r2, #0
 8006428:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2200      	movs	r2, #0
 800642e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006432:	2300      	movs	r3, #0
}
 8006434:	4618      	mov	r0, r3
 8006436:	3758      	adds	r7, #88	@ 0x58
 8006438:	46bd      	mov	sp, r7
 800643a:	bd80      	pop	{r7, pc}

0800643c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b084      	sub	sp, #16
 8006440:	af00      	add	r7, sp, #0
 8006442:	60f8      	str	r0, [r7, #12]
 8006444:	60b9      	str	r1, [r7, #8]
 8006446:	603b      	str	r3, [r7, #0]
 8006448:	4613      	mov	r3, r2
 800644a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800644c:	e04f      	b.n	80064ee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800644e:	69bb      	ldr	r3, [r7, #24]
 8006450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006454:	d04b      	beq.n	80064ee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006456:	f7fc f803 	bl	8002460 <HAL_GetTick>
 800645a:	4602      	mov	r2, r0
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	1ad3      	subs	r3, r2, r3
 8006460:	69ba      	ldr	r2, [r7, #24]
 8006462:	429a      	cmp	r2, r3
 8006464:	d302      	bcc.n	800646c <UART_WaitOnFlagUntilTimeout+0x30>
 8006466:	69bb      	ldr	r3, [r7, #24]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d101      	bne.n	8006470 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800646c:	2303      	movs	r3, #3
 800646e:	e04e      	b.n	800650e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f003 0304 	and.w	r3, r3, #4
 800647a:	2b00      	cmp	r3, #0
 800647c:	d037      	beq.n	80064ee <UART_WaitOnFlagUntilTimeout+0xb2>
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	2b80      	cmp	r3, #128	@ 0x80
 8006482:	d034      	beq.n	80064ee <UART_WaitOnFlagUntilTimeout+0xb2>
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	2b40      	cmp	r3, #64	@ 0x40
 8006488:	d031      	beq.n	80064ee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	69db      	ldr	r3, [r3, #28]
 8006490:	f003 0308 	and.w	r3, r3, #8
 8006494:	2b08      	cmp	r3, #8
 8006496:	d110      	bne.n	80064ba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	2208      	movs	r2, #8
 800649e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064a0:	68f8      	ldr	r0, [r7, #12]
 80064a2:	f000 f838 	bl	8006516 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	2208      	movs	r2, #8
 80064aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2200      	movs	r2, #0
 80064b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80064b6:	2301      	movs	r3, #1
 80064b8:	e029      	b.n	800650e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	69db      	ldr	r3, [r3, #28]
 80064c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064c8:	d111      	bne.n	80064ee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80064d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064d4:	68f8      	ldr	r0, [r7, #12]
 80064d6:	f000 f81e 	bl	8006516 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2220      	movs	r2, #32
 80064de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	2200      	movs	r2, #0
 80064e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80064ea:	2303      	movs	r3, #3
 80064ec:	e00f      	b.n	800650e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	69da      	ldr	r2, [r3, #28]
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	4013      	ands	r3, r2
 80064f8:	68ba      	ldr	r2, [r7, #8]
 80064fa:	429a      	cmp	r2, r3
 80064fc:	bf0c      	ite	eq
 80064fe:	2301      	moveq	r3, #1
 8006500:	2300      	movne	r3, #0
 8006502:	b2db      	uxtb	r3, r3
 8006504:	461a      	mov	r2, r3
 8006506:	79fb      	ldrb	r3, [r7, #7]
 8006508:	429a      	cmp	r2, r3
 800650a:	d0a0      	beq.n	800644e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800650c:	2300      	movs	r3, #0
}
 800650e:	4618      	mov	r0, r3
 8006510:	3710      	adds	r7, #16
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}

08006516 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006516:	b480      	push	{r7}
 8006518:	b095      	sub	sp, #84	@ 0x54
 800651a:	af00      	add	r7, sp, #0
 800651c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006524:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006526:	e853 3f00 	ldrex	r3, [r3]
 800652a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800652c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800652e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006532:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	461a      	mov	r2, r3
 800653a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800653c:	643b      	str	r3, [r7, #64]	@ 0x40
 800653e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006540:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006542:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006544:	e841 2300 	strex	r3, r2, [r1]
 8006548:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800654a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800654c:	2b00      	cmp	r3, #0
 800654e:	d1e6      	bne.n	800651e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	3308      	adds	r3, #8
 8006556:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006558:	6a3b      	ldr	r3, [r7, #32]
 800655a:	e853 3f00 	ldrex	r3, [r3]
 800655e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006560:	69fb      	ldr	r3, [r7, #28]
 8006562:	f023 0301 	bic.w	r3, r3, #1
 8006566:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	3308      	adds	r3, #8
 800656e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006570:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006572:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006574:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006576:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006578:	e841 2300 	strex	r3, r2, [r1]
 800657c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800657e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006580:	2b00      	cmp	r3, #0
 8006582:	d1e5      	bne.n	8006550 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006588:	2b01      	cmp	r3, #1
 800658a:	d118      	bne.n	80065be <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	e853 3f00 	ldrex	r3, [r3]
 8006598:	60bb      	str	r3, [r7, #8]
   return(result);
 800659a:	68bb      	ldr	r3, [r7, #8]
 800659c:	f023 0310 	bic.w	r3, r3, #16
 80065a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	461a      	mov	r2, r3
 80065a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065aa:	61bb      	str	r3, [r7, #24]
 80065ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ae:	6979      	ldr	r1, [r7, #20]
 80065b0:	69ba      	ldr	r2, [r7, #24]
 80065b2:	e841 2300 	strex	r3, r2, [r1]
 80065b6:	613b      	str	r3, [r7, #16]
   return(result);
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d1e6      	bne.n	800658c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2220      	movs	r2, #32
 80065c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2200      	movs	r2, #0
 80065ca:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2200      	movs	r2, #0
 80065d0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80065d2:	bf00      	nop
 80065d4:	3754      	adds	r7, #84	@ 0x54
 80065d6:	46bd      	mov	sp, r7
 80065d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065dc:	4770      	bx	lr

080065de <__cvt>:
 80065de:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065e2:	ec57 6b10 	vmov	r6, r7, d0
 80065e6:	2f00      	cmp	r7, #0
 80065e8:	460c      	mov	r4, r1
 80065ea:	4619      	mov	r1, r3
 80065ec:	463b      	mov	r3, r7
 80065ee:	bfbb      	ittet	lt
 80065f0:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80065f4:	461f      	movlt	r7, r3
 80065f6:	2300      	movge	r3, #0
 80065f8:	232d      	movlt	r3, #45	@ 0x2d
 80065fa:	700b      	strb	r3, [r1, #0]
 80065fc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80065fe:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006602:	4691      	mov	r9, r2
 8006604:	f023 0820 	bic.w	r8, r3, #32
 8006608:	bfbc      	itt	lt
 800660a:	4632      	movlt	r2, r6
 800660c:	4616      	movlt	r6, r2
 800660e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006612:	d005      	beq.n	8006620 <__cvt+0x42>
 8006614:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006618:	d100      	bne.n	800661c <__cvt+0x3e>
 800661a:	3401      	adds	r4, #1
 800661c:	2102      	movs	r1, #2
 800661e:	e000      	b.n	8006622 <__cvt+0x44>
 8006620:	2103      	movs	r1, #3
 8006622:	ab03      	add	r3, sp, #12
 8006624:	9301      	str	r3, [sp, #4]
 8006626:	ab02      	add	r3, sp, #8
 8006628:	9300      	str	r3, [sp, #0]
 800662a:	ec47 6b10 	vmov	d0, r6, r7
 800662e:	4653      	mov	r3, sl
 8006630:	4622      	mov	r2, r4
 8006632:	f000 ff3d 	bl	80074b0 <_dtoa_r>
 8006636:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800663a:	4605      	mov	r5, r0
 800663c:	d119      	bne.n	8006672 <__cvt+0x94>
 800663e:	f019 0f01 	tst.w	r9, #1
 8006642:	d00e      	beq.n	8006662 <__cvt+0x84>
 8006644:	eb00 0904 	add.w	r9, r0, r4
 8006648:	2200      	movs	r2, #0
 800664a:	2300      	movs	r3, #0
 800664c:	4630      	mov	r0, r6
 800664e:	4639      	mov	r1, r7
 8006650:	f7fa fa3a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006654:	b108      	cbz	r0, 800665a <__cvt+0x7c>
 8006656:	f8cd 900c 	str.w	r9, [sp, #12]
 800665a:	2230      	movs	r2, #48	@ 0x30
 800665c:	9b03      	ldr	r3, [sp, #12]
 800665e:	454b      	cmp	r3, r9
 8006660:	d31e      	bcc.n	80066a0 <__cvt+0xc2>
 8006662:	9b03      	ldr	r3, [sp, #12]
 8006664:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006666:	1b5b      	subs	r3, r3, r5
 8006668:	4628      	mov	r0, r5
 800666a:	6013      	str	r3, [r2, #0]
 800666c:	b004      	add	sp, #16
 800666e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006672:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006676:	eb00 0904 	add.w	r9, r0, r4
 800667a:	d1e5      	bne.n	8006648 <__cvt+0x6a>
 800667c:	7803      	ldrb	r3, [r0, #0]
 800667e:	2b30      	cmp	r3, #48	@ 0x30
 8006680:	d10a      	bne.n	8006698 <__cvt+0xba>
 8006682:	2200      	movs	r2, #0
 8006684:	2300      	movs	r3, #0
 8006686:	4630      	mov	r0, r6
 8006688:	4639      	mov	r1, r7
 800668a:	f7fa fa1d 	bl	8000ac8 <__aeabi_dcmpeq>
 800668e:	b918      	cbnz	r0, 8006698 <__cvt+0xba>
 8006690:	f1c4 0401 	rsb	r4, r4, #1
 8006694:	f8ca 4000 	str.w	r4, [sl]
 8006698:	f8da 3000 	ldr.w	r3, [sl]
 800669c:	4499      	add	r9, r3
 800669e:	e7d3      	b.n	8006648 <__cvt+0x6a>
 80066a0:	1c59      	adds	r1, r3, #1
 80066a2:	9103      	str	r1, [sp, #12]
 80066a4:	701a      	strb	r2, [r3, #0]
 80066a6:	e7d9      	b.n	800665c <__cvt+0x7e>

080066a8 <__exponent>:
 80066a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066aa:	2900      	cmp	r1, #0
 80066ac:	bfba      	itte	lt
 80066ae:	4249      	neglt	r1, r1
 80066b0:	232d      	movlt	r3, #45	@ 0x2d
 80066b2:	232b      	movge	r3, #43	@ 0x2b
 80066b4:	2909      	cmp	r1, #9
 80066b6:	7002      	strb	r2, [r0, #0]
 80066b8:	7043      	strb	r3, [r0, #1]
 80066ba:	dd29      	ble.n	8006710 <__exponent+0x68>
 80066bc:	f10d 0307 	add.w	r3, sp, #7
 80066c0:	461d      	mov	r5, r3
 80066c2:	270a      	movs	r7, #10
 80066c4:	461a      	mov	r2, r3
 80066c6:	fbb1 f6f7 	udiv	r6, r1, r7
 80066ca:	fb07 1416 	mls	r4, r7, r6, r1
 80066ce:	3430      	adds	r4, #48	@ 0x30
 80066d0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80066d4:	460c      	mov	r4, r1
 80066d6:	2c63      	cmp	r4, #99	@ 0x63
 80066d8:	f103 33ff 	add.w	r3, r3, #4294967295
 80066dc:	4631      	mov	r1, r6
 80066de:	dcf1      	bgt.n	80066c4 <__exponent+0x1c>
 80066e0:	3130      	adds	r1, #48	@ 0x30
 80066e2:	1e94      	subs	r4, r2, #2
 80066e4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80066e8:	1c41      	adds	r1, r0, #1
 80066ea:	4623      	mov	r3, r4
 80066ec:	42ab      	cmp	r3, r5
 80066ee:	d30a      	bcc.n	8006706 <__exponent+0x5e>
 80066f0:	f10d 0309 	add.w	r3, sp, #9
 80066f4:	1a9b      	subs	r3, r3, r2
 80066f6:	42ac      	cmp	r4, r5
 80066f8:	bf88      	it	hi
 80066fa:	2300      	movhi	r3, #0
 80066fc:	3302      	adds	r3, #2
 80066fe:	4403      	add	r3, r0
 8006700:	1a18      	subs	r0, r3, r0
 8006702:	b003      	add	sp, #12
 8006704:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006706:	f813 6b01 	ldrb.w	r6, [r3], #1
 800670a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800670e:	e7ed      	b.n	80066ec <__exponent+0x44>
 8006710:	2330      	movs	r3, #48	@ 0x30
 8006712:	3130      	adds	r1, #48	@ 0x30
 8006714:	7083      	strb	r3, [r0, #2]
 8006716:	70c1      	strb	r1, [r0, #3]
 8006718:	1d03      	adds	r3, r0, #4
 800671a:	e7f1      	b.n	8006700 <__exponent+0x58>

0800671c <_printf_float>:
 800671c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006720:	b08d      	sub	sp, #52	@ 0x34
 8006722:	460c      	mov	r4, r1
 8006724:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006728:	4616      	mov	r6, r2
 800672a:	461f      	mov	r7, r3
 800672c:	4605      	mov	r5, r0
 800672e:	f000 fdbf 	bl	80072b0 <_localeconv_r>
 8006732:	6803      	ldr	r3, [r0, #0]
 8006734:	9304      	str	r3, [sp, #16]
 8006736:	4618      	mov	r0, r3
 8006738:	f7f9 fd9a 	bl	8000270 <strlen>
 800673c:	2300      	movs	r3, #0
 800673e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006740:	f8d8 3000 	ldr.w	r3, [r8]
 8006744:	9005      	str	r0, [sp, #20]
 8006746:	3307      	adds	r3, #7
 8006748:	f023 0307 	bic.w	r3, r3, #7
 800674c:	f103 0208 	add.w	r2, r3, #8
 8006750:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006754:	f8d4 b000 	ldr.w	fp, [r4]
 8006758:	f8c8 2000 	str.w	r2, [r8]
 800675c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006760:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006764:	9307      	str	r3, [sp, #28]
 8006766:	f8cd 8018 	str.w	r8, [sp, #24]
 800676a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800676e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006772:	4b9c      	ldr	r3, [pc, #624]	@ (80069e4 <_printf_float+0x2c8>)
 8006774:	f04f 32ff 	mov.w	r2, #4294967295
 8006778:	f7fa f9d8 	bl	8000b2c <__aeabi_dcmpun>
 800677c:	bb70      	cbnz	r0, 80067dc <_printf_float+0xc0>
 800677e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006782:	4b98      	ldr	r3, [pc, #608]	@ (80069e4 <_printf_float+0x2c8>)
 8006784:	f04f 32ff 	mov.w	r2, #4294967295
 8006788:	f7fa f9b2 	bl	8000af0 <__aeabi_dcmple>
 800678c:	bb30      	cbnz	r0, 80067dc <_printf_float+0xc0>
 800678e:	2200      	movs	r2, #0
 8006790:	2300      	movs	r3, #0
 8006792:	4640      	mov	r0, r8
 8006794:	4649      	mov	r1, r9
 8006796:	f7fa f9a1 	bl	8000adc <__aeabi_dcmplt>
 800679a:	b110      	cbz	r0, 80067a2 <_printf_float+0x86>
 800679c:	232d      	movs	r3, #45	@ 0x2d
 800679e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067a2:	4a91      	ldr	r2, [pc, #580]	@ (80069e8 <_printf_float+0x2cc>)
 80067a4:	4b91      	ldr	r3, [pc, #580]	@ (80069ec <_printf_float+0x2d0>)
 80067a6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80067aa:	bf94      	ite	ls
 80067ac:	4690      	movls	r8, r2
 80067ae:	4698      	movhi	r8, r3
 80067b0:	2303      	movs	r3, #3
 80067b2:	6123      	str	r3, [r4, #16]
 80067b4:	f02b 0304 	bic.w	r3, fp, #4
 80067b8:	6023      	str	r3, [r4, #0]
 80067ba:	f04f 0900 	mov.w	r9, #0
 80067be:	9700      	str	r7, [sp, #0]
 80067c0:	4633      	mov	r3, r6
 80067c2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80067c4:	4621      	mov	r1, r4
 80067c6:	4628      	mov	r0, r5
 80067c8:	f000 f9d2 	bl	8006b70 <_printf_common>
 80067cc:	3001      	adds	r0, #1
 80067ce:	f040 808d 	bne.w	80068ec <_printf_float+0x1d0>
 80067d2:	f04f 30ff 	mov.w	r0, #4294967295
 80067d6:	b00d      	add	sp, #52	@ 0x34
 80067d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067dc:	4642      	mov	r2, r8
 80067de:	464b      	mov	r3, r9
 80067e0:	4640      	mov	r0, r8
 80067e2:	4649      	mov	r1, r9
 80067e4:	f7fa f9a2 	bl	8000b2c <__aeabi_dcmpun>
 80067e8:	b140      	cbz	r0, 80067fc <_printf_float+0xe0>
 80067ea:	464b      	mov	r3, r9
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	bfbc      	itt	lt
 80067f0:	232d      	movlt	r3, #45	@ 0x2d
 80067f2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80067f6:	4a7e      	ldr	r2, [pc, #504]	@ (80069f0 <_printf_float+0x2d4>)
 80067f8:	4b7e      	ldr	r3, [pc, #504]	@ (80069f4 <_printf_float+0x2d8>)
 80067fa:	e7d4      	b.n	80067a6 <_printf_float+0x8a>
 80067fc:	6863      	ldr	r3, [r4, #4]
 80067fe:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006802:	9206      	str	r2, [sp, #24]
 8006804:	1c5a      	adds	r2, r3, #1
 8006806:	d13b      	bne.n	8006880 <_printf_float+0x164>
 8006808:	2306      	movs	r3, #6
 800680a:	6063      	str	r3, [r4, #4]
 800680c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006810:	2300      	movs	r3, #0
 8006812:	6022      	str	r2, [r4, #0]
 8006814:	9303      	str	r3, [sp, #12]
 8006816:	ab0a      	add	r3, sp, #40	@ 0x28
 8006818:	e9cd a301 	strd	sl, r3, [sp, #4]
 800681c:	ab09      	add	r3, sp, #36	@ 0x24
 800681e:	9300      	str	r3, [sp, #0]
 8006820:	6861      	ldr	r1, [r4, #4]
 8006822:	ec49 8b10 	vmov	d0, r8, r9
 8006826:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800682a:	4628      	mov	r0, r5
 800682c:	f7ff fed7 	bl	80065de <__cvt>
 8006830:	9b06      	ldr	r3, [sp, #24]
 8006832:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006834:	2b47      	cmp	r3, #71	@ 0x47
 8006836:	4680      	mov	r8, r0
 8006838:	d129      	bne.n	800688e <_printf_float+0x172>
 800683a:	1cc8      	adds	r0, r1, #3
 800683c:	db02      	blt.n	8006844 <_printf_float+0x128>
 800683e:	6863      	ldr	r3, [r4, #4]
 8006840:	4299      	cmp	r1, r3
 8006842:	dd41      	ble.n	80068c8 <_printf_float+0x1ac>
 8006844:	f1aa 0a02 	sub.w	sl, sl, #2
 8006848:	fa5f fa8a 	uxtb.w	sl, sl
 800684c:	3901      	subs	r1, #1
 800684e:	4652      	mov	r2, sl
 8006850:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006854:	9109      	str	r1, [sp, #36]	@ 0x24
 8006856:	f7ff ff27 	bl	80066a8 <__exponent>
 800685a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800685c:	1813      	adds	r3, r2, r0
 800685e:	2a01      	cmp	r2, #1
 8006860:	4681      	mov	r9, r0
 8006862:	6123      	str	r3, [r4, #16]
 8006864:	dc02      	bgt.n	800686c <_printf_float+0x150>
 8006866:	6822      	ldr	r2, [r4, #0]
 8006868:	07d2      	lsls	r2, r2, #31
 800686a:	d501      	bpl.n	8006870 <_printf_float+0x154>
 800686c:	3301      	adds	r3, #1
 800686e:	6123      	str	r3, [r4, #16]
 8006870:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006874:	2b00      	cmp	r3, #0
 8006876:	d0a2      	beq.n	80067be <_printf_float+0xa2>
 8006878:	232d      	movs	r3, #45	@ 0x2d
 800687a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800687e:	e79e      	b.n	80067be <_printf_float+0xa2>
 8006880:	9a06      	ldr	r2, [sp, #24]
 8006882:	2a47      	cmp	r2, #71	@ 0x47
 8006884:	d1c2      	bne.n	800680c <_printf_float+0xf0>
 8006886:	2b00      	cmp	r3, #0
 8006888:	d1c0      	bne.n	800680c <_printf_float+0xf0>
 800688a:	2301      	movs	r3, #1
 800688c:	e7bd      	b.n	800680a <_printf_float+0xee>
 800688e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006892:	d9db      	bls.n	800684c <_printf_float+0x130>
 8006894:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006898:	d118      	bne.n	80068cc <_printf_float+0x1b0>
 800689a:	2900      	cmp	r1, #0
 800689c:	6863      	ldr	r3, [r4, #4]
 800689e:	dd0b      	ble.n	80068b8 <_printf_float+0x19c>
 80068a0:	6121      	str	r1, [r4, #16]
 80068a2:	b913      	cbnz	r3, 80068aa <_printf_float+0x18e>
 80068a4:	6822      	ldr	r2, [r4, #0]
 80068a6:	07d0      	lsls	r0, r2, #31
 80068a8:	d502      	bpl.n	80068b0 <_printf_float+0x194>
 80068aa:	3301      	adds	r3, #1
 80068ac:	440b      	add	r3, r1
 80068ae:	6123      	str	r3, [r4, #16]
 80068b0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80068b2:	f04f 0900 	mov.w	r9, #0
 80068b6:	e7db      	b.n	8006870 <_printf_float+0x154>
 80068b8:	b913      	cbnz	r3, 80068c0 <_printf_float+0x1a4>
 80068ba:	6822      	ldr	r2, [r4, #0]
 80068bc:	07d2      	lsls	r2, r2, #31
 80068be:	d501      	bpl.n	80068c4 <_printf_float+0x1a8>
 80068c0:	3302      	adds	r3, #2
 80068c2:	e7f4      	b.n	80068ae <_printf_float+0x192>
 80068c4:	2301      	movs	r3, #1
 80068c6:	e7f2      	b.n	80068ae <_printf_float+0x192>
 80068c8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80068cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068ce:	4299      	cmp	r1, r3
 80068d0:	db05      	blt.n	80068de <_printf_float+0x1c2>
 80068d2:	6823      	ldr	r3, [r4, #0]
 80068d4:	6121      	str	r1, [r4, #16]
 80068d6:	07d8      	lsls	r0, r3, #31
 80068d8:	d5ea      	bpl.n	80068b0 <_printf_float+0x194>
 80068da:	1c4b      	adds	r3, r1, #1
 80068dc:	e7e7      	b.n	80068ae <_printf_float+0x192>
 80068de:	2900      	cmp	r1, #0
 80068e0:	bfd4      	ite	le
 80068e2:	f1c1 0202 	rsble	r2, r1, #2
 80068e6:	2201      	movgt	r2, #1
 80068e8:	4413      	add	r3, r2
 80068ea:	e7e0      	b.n	80068ae <_printf_float+0x192>
 80068ec:	6823      	ldr	r3, [r4, #0]
 80068ee:	055a      	lsls	r2, r3, #21
 80068f0:	d407      	bmi.n	8006902 <_printf_float+0x1e6>
 80068f2:	6923      	ldr	r3, [r4, #16]
 80068f4:	4642      	mov	r2, r8
 80068f6:	4631      	mov	r1, r6
 80068f8:	4628      	mov	r0, r5
 80068fa:	47b8      	blx	r7
 80068fc:	3001      	adds	r0, #1
 80068fe:	d12b      	bne.n	8006958 <_printf_float+0x23c>
 8006900:	e767      	b.n	80067d2 <_printf_float+0xb6>
 8006902:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006906:	f240 80dd 	bls.w	8006ac4 <_printf_float+0x3a8>
 800690a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800690e:	2200      	movs	r2, #0
 8006910:	2300      	movs	r3, #0
 8006912:	f7fa f8d9 	bl	8000ac8 <__aeabi_dcmpeq>
 8006916:	2800      	cmp	r0, #0
 8006918:	d033      	beq.n	8006982 <_printf_float+0x266>
 800691a:	4a37      	ldr	r2, [pc, #220]	@ (80069f8 <_printf_float+0x2dc>)
 800691c:	2301      	movs	r3, #1
 800691e:	4631      	mov	r1, r6
 8006920:	4628      	mov	r0, r5
 8006922:	47b8      	blx	r7
 8006924:	3001      	adds	r0, #1
 8006926:	f43f af54 	beq.w	80067d2 <_printf_float+0xb6>
 800692a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800692e:	4543      	cmp	r3, r8
 8006930:	db02      	blt.n	8006938 <_printf_float+0x21c>
 8006932:	6823      	ldr	r3, [r4, #0]
 8006934:	07d8      	lsls	r0, r3, #31
 8006936:	d50f      	bpl.n	8006958 <_printf_float+0x23c>
 8006938:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800693c:	4631      	mov	r1, r6
 800693e:	4628      	mov	r0, r5
 8006940:	47b8      	blx	r7
 8006942:	3001      	adds	r0, #1
 8006944:	f43f af45 	beq.w	80067d2 <_printf_float+0xb6>
 8006948:	f04f 0900 	mov.w	r9, #0
 800694c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006950:	f104 0a1a 	add.w	sl, r4, #26
 8006954:	45c8      	cmp	r8, r9
 8006956:	dc09      	bgt.n	800696c <_printf_float+0x250>
 8006958:	6823      	ldr	r3, [r4, #0]
 800695a:	079b      	lsls	r3, r3, #30
 800695c:	f100 8103 	bmi.w	8006b66 <_printf_float+0x44a>
 8006960:	68e0      	ldr	r0, [r4, #12]
 8006962:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006964:	4298      	cmp	r0, r3
 8006966:	bfb8      	it	lt
 8006968:	4618      	movlt	r0, r3
 800696a:	e734      	b.n	80067d6 <_printf_float+0xba>
 800696c:	2301      	movs	r3, #1
 800696e:	4652      	mov	r2, sl
 8006970:	4631      	mov	r1, r6
 8006972:	4628      	mov	r0, r5
 8006974:	47b8      	blx	r7
 8006976:	3001      	adds	r0, #1
 8006978:	f43f af2b 	beq.w	80067d2 <_printf_float+0xb6>
 800697c:	f109 0901 	add.w	r9, r9, #1
 8006980:	e7e8      	b.n	8006954 <_printf_float+0x238>
 8006982:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006984:	2b00      	cmp	r3, #0
 8006986:	dc39      	bgt.n	80069fc <_printf_float+0x2e0>
 8006988:	4a1b      	ldr	r2, [pc, #108]	@ (80069f8 <_printf_float+0x2dc>)
 800698a:	2301      	movs	r3, #1
 800698c:	4631      	mov	r1, r6
 800698e:	4628      	mov	r0, r5
 8006990:	47b8      	blx	r7
 8006992:	3001      	adds	r0, #1
 8006994:	f43f af1d 	beq.w	80067d2 <_printf_float+0xb6>
 8006998:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800699c:	ea59 0303 	orrs.w	r3, r9, r3
 80069a0:	d102      	bne.n	80069a8 <_printf_float+0x28c>
 80069a2:	6823      	ldr	r3, [r4, #0]
 80069a4:	07d9      	lsls	r1, r3, #31
 80069a6:	d5d7      	bpl.n	8006958 <_printf_float+0x23c>
 80069a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069ac:	4631      	mov	r1, r6
 80069ae:	4628      	mov	r0, r5
 80069b0:	47b8      	blx	r7
 80069b2:	3001      	adds	r0, #1
 80069b4:	f43f af0d 	beq.w	80067d2 <_printf_float+0xb6>
 80069b8:	f04f 0a00 	mov.w	sl, #0
 80069bc:	f104 0b1a 	add.w	fp, r4, #26
 80069c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069c2:	425b      	negs	r3, r3
 80069c4:	4553      	cmp	r3, sl
 80069c6:	dc01      	bgt.n	80069cc <_printf_float+0x2b0>
 80069c8:	464b      	mov	r3, r9
 80069ca:	e793      	b.n	80068f4 <_printf_float+0x1d8>
 80069cc:	2301      	movs	r3, #1
 80069ce:	465a      	mov	r2, fp
 80069d0:	4631      	mov	r1, r6
 80069d2:	4628      	mov	r0, r5
 80069d4:	47b8      	blx	r7
 80069d6:	3001      	adds	r0, #1
 80069d8:	f43f aefb 	beq.w	80067d2 <_printf_float+0xb6>
 80069dc:	f10a 0a01 	add.w	sl, sl, #1
 80069e0:	e7ee      	b.n	80069c0 <_printf_float+0x2a4>
 80069e2:	bf00      	nop
 80069e4:	7fefffff 	.word	0x7fefffff
 80069e8:	080097bc 	.word	0x080097bc
 80069ec:	080097c0 	.word	0x080097c0
 80069f0:	080097c4 	.word	0x080097c4
 80069f4:	080097c8 	.word	0x080097c8
 80069f8:	080097cc 	.word	0x080097cc
 80069fc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80069fe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006a02:	4553      	cmp	r3, sl
 8006a04:	bfa8      	it	ge
 8006a06:	4653      	movge	r3, sl
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	4699      	mov	r9, r3
 8006a0c:	dc36      	bgt.n	8006a7c <_printf_float+0x360>
 8006a0e:	f04f 0b00 	mov.w	fp, #0
 8006a12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a16:	f104 021a 	add.w	r2, r4, #26
 8006a1a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a1c:	9306      	str	r3, [sp, #24]
 8006a1e:	eba3 0309 	sub.w	r3, r3, r9
 8006a22:	455b      	cmp	r3, fp
 8006a24:	dc31      	bgt.n	8006a8a <_printf_float+0x36e>
 8006a26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a28:	459a      	cmp	sl, r3
 8006a2a:	dc3a      	bgt.n	8006aa2 <_printf_float+0x386>
 8006a2c:	6823      	ldr	r3, [r4, #0]
 8006a2e:	07da      	lsls	r2, r3, #31
 8006a30:	d437      	bmi.n	8006aa2 <_printf_float+0x386>
 8006a32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a34:	ebaa 0903 	sub.w	r9, sl, r3
 8006a38:	9b06      	ldr	r3, [sp, #24]
 8006a3a:	ebaa 0303 	sub.w	r3, sl, r3
 8006a3e:	4599      	cmp	r9, r3
 8006a40:	bfa8      	it	ge
 8006a42:	4699      	movge	r9, r3
 8006a44:	f1b9 0f00 	cmp.w	r9, #0
 8006a48:	dc33      	bgt.n	8006ab2 <_printf_float+0x396>
 8006a4a:	f04f 0800 	mov.w	r8, #0
 8006a4e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a52:	f104 0b1a 	add.w	fp, r4, #26
 8006a56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a58:	ebaa 0303 	sub.w	r3, sl, r3
 8006a5c:	eba3 0309 	sub.w	r3, r3, r9
 8006a60:	4543      	cmp	r3, r8
 8006a62:	f77f af79 	ble.w	8006958 <_printf_float+0x23c>
 8006a66:	2301      	movs	r3, #1
 8006a68:	465a      	mov	r2, fp
 8006a6a:	4631      	mov	r1, r6
 8006a6c:	4628      	mov	r0, r5
 8006a6e:	47b8      	blx	r7
 8006a70:	3001      	adds	r0, #1
 8006a72:	f43f aeae 	beq.w	80067d2 <_printf_float+0xb6>
 8006a76:	f108 0801 	add.w	r8, r8, #1
 8006a7a:	e7ec      	b.n	8006a56 <_printf_float+0x33a>
 8006a7c:	4642      	mov	r2, r8
 8006a7e:	4631      	mov	r1, r6
 8006a80:	4628      	mov	r0, r5
 8006a82:	47b8      	blx	r7
 8006a84:	3001      	adds	r0, #1
 8006a86:	d1c2      	bne.n	8006a0e <_printf_float+0x2f2>
 8006a88:	e6a3      	b.n	80067d2 <_printf_float+0xb6>
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	4631      	mov	r1, r6
 8006a8e:	4628      	mov	r0, r5
 8006a90:	9206      	str	r2, [sp, #24]
 8006a92:	47b8      	blx	r7
 8006a94:	3001      	adds	r0, #1
 8006a96:	f43f ae9c 	beq.w	80067d2 <_printf_float+0xb6>
 8006a9a:	9a06      	ldr	r2, [sp, #24]
 8006a9c:	f10b 0b01 	add.w	fp, fp, #1
 8006aa0:	e7bb      	b.n	8006a1a <_printf_float+0x2fe>
 8006aa2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006aa6:	4631      	mov	r1, r6
 8006aa8:	4628      	mov	r0, r5
 8006aaa:	47b8      	blx	r7
 8006aac:	3001      	adds	r0, #1
 8006aae:	d1c0      	bne.n	8006a32 <_printf_float+0x316>
 8006ab0:	e68f      	b.n	80067d2 <_printf_float+0xb6>
 8006ab2:	9a06      	ldr	r2, [sp, #24]
 8006ab4:	464b      	mov	r3, r9
 8006ab6:	4442      	add	r2, r8
 8006ab8:	4631      	mov	r1, r6
 8006aba:	4628      	mov	r0, r5
 8006abc:	47b8      	blx	r7
 8006abe:	3001      	adds	r0, #1
 8006ac0:	d1c3      	bne.n	8006a4a <_printf_float+0x32e>
 8006ac2:	e686      	b.n	80067d2 <_printf_float+0xb6>
 8006ac4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006ac8:	f1ba 0f01 	cmp.w	sl, #1
 8006acc:	dc01      	bgt.n	8006ad2 <_printf_float+0x3b6>
 8006ace:	07db      	lsls	r3, r3, #31
 8006ad0:	d536      	bpl.n	8006b40 <_printf_float+0x424>
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	4642      	mov	r2, r8
 8006ad6:	4631      	mov	r1, r6
 8006ad8:	4628      	mov	r0, r5
 8006ada:	47b8      	blx	r7
 8006adc:	3001      	adds	r0, #1
 8006ade:	f43f ae78 	beq.w	80067d2 <_printf_float+0xb6>
 8006ae2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ae6:	4631      	mov	r1, r6
 8006ae8:	4628      	mov	r0, r5
 8006aea:	47b8      	blx	r7
 8006aec:	3001      	adds	r0, #1
 8006aee:	f43f ae70 	beq.w	80067d2 <_printf_float+0xb6>
 8006af2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006af6:	2200      	movs	r2, #0
 8006af8:	2300      	movs	r3, #0
 8006afa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006afe:	f7f9 ffe3 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b02:	b9c0      	cbnz	r0, 8006b36 <_printf_float+0x41a>
 8006b04:	4653      	mov	r3, sl
 8006b06:	f108 0201 	add.w	r2, r8, #1
 8006b0a:	4631      	mov	r1, r6
 8006b0c:	4628      	mov	r0, r5
 8006b0e:	47b8      	blx	r7
 8006b10:	3001      	adds	r0, #1
 8006b12:	d10c      	bne.n	8006b2e <_printf_float+0x412>
 8006b14:	e65d      	b.n	80067d2 <_printf_float+0xb6>
 8006b16:	2301      	movs	r3, #1
 8006b18:	465a      	mov	r2, fp
 8006b1a:	4631      	mov	r1, r6
 8006b1c:	4628      	mov	r0, r5
 8006b1e:	47b8      	blx	r7
 8006b20:	3001      	adds	r0, #1
 8006b22:	f43f ae56 	beq.w	80067d2 <_printf_float+0xb6>
 8006b26:	f108 0801 	add.w	r8, r8, #1
 8006b2a:	45d0      	cmp	r8, sl
 8006b2c:	dbf3      	blt.n	8006b16 <_printf_float+0x3fa>
 8006b2e:	464b      	mov	r3, r9
 8006b30:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006b34:	e6df      	b.n	80068f6 <_printf_float+0x1da>
 8006b36:	f04f 0800 	mov.w	r8, #0
 8006b3a:	f104 0b1a 	add.w	fp, r4, #26
 8006b3e:	e7f4      	b.n	8006b2a <_printf_float+0x40e>
 8006b40:	2301      	movs	r3, #1
 8006b42:	4642      	mov	r2, r8
 8006b44:	e7e1      	b.n	8006b0a <_printf_float+0x3ee>
 8006b46:	2301      	movs	r3, #1
 8006b48:	464a      	mov	r2, r9
 8006b4a:	4631      	mov	r1, r6
 8006b4c:	4628      	mov	r0, r5
 8006b4e:	47b8      	blx	r7
 8006b50:	3001      	adds	r0, #1
 8006b52:	f43f ae3e 	beq.w	80067d2 <_printf_float+0xb6>
 8006b56:	f108 0801 	add.w	r8, r8, #1
 8006b5a:	68e3      	ldr	r3, [r4, #12]
 8006b5c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006b5e:	1a5b      	subs	r3, r3, r1
 8006b60:	4543      	cmp	r3, r8
 8006b62:	dcf0      	bgt.n	8006b46 <_printf_float+0x42a>
 8006b64:	e6fc      	b.n	8006960 <_printf_float+0x244>
 8006b66:	f04f 0800 	mov.w	r8, #0
 8006b6a:	f104 0919 	add.w	r9, r4, #25
 8006b6e:	e7f4      	b.n	8006b5a <_printf_float+0x43e>

08006b70 <_printf_common>:
 8006b70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b74:	4616      	mov	r6, r2
 8006b76:	4698      	mov	r8, r3
 8006b78:	688a      	ldr	r2, [r1, #8]
 8006b7a:	690b      	ldr	r3, [r1, #16]
 8006b7c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006b80:	4293      	cmp	r3, r2
 8006b82:	bfb8      	it	lt
 8006b84:	4613      	movlt	r3, r2
 8006b86:	6033      	str	r3, [r6, #0]
 8006b88:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006b8c:	4607      	mov	r7, r0
 8006b8e:	460c      	mov	r4, r1
 8006b90:	b10a      	cbz	r2, 8006b96 <_printf_common+0x26>
 8006b92:	3301      	adds	r3, #1
 8006b94:	6033      	str	r3, [r6, #0]
 8006b96:	6823      	ldr	r3, [r4, #0]
 8006b98:	0699      	lsls	r1, r3, #26
 8006b9a:	bf42      	ittt	mi
 8006b9c:	6833      	ldrmi	r3, [r6, #0]
 8006b9e:	3302      	addmi	r3, #2
 8006ba0:	6033      	strmi	r3, [r6, #0]
 8006ba2:	6825      	ldr	r5, [r4, #0]
 8006ba4:	f015 0506 	ands.w	r5, r5, #6
 8006ba8:	d106      	bne.n	8006bb8 <_printf_common+0x48>
 8006baa:	f104 0a19 	add.w	sl, r4, #25
 8006bae:	68e3      	ldr	r3, [r4, #12]
 8006bb0:	6832      	ldr	r2, [r6, #0]
 8006bb2:	1a9b      	subs	r3, r3, r2
 8006bb4:	42ab      	cmp	r3, r5
 8006bb6:	dc26      	bgt.n	8006c06 <_printf_common+0x96>
 8006bb8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006bbc:	6822      	ldr	r2, [r4, #0]
 8006bbe:	3b00      	subs	r3, #0
 8006bc0:	bf18      	it	ne
 8006bc2:	2301      	movne	r3, #1
 8006bc4:	0692      	lsls	r2, r2, #26
 8006bc6:	d42b      	bmi.n	8006c20 <_printf_common+0xb0>
 8006bc8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006bcc:	4641      	mov	r1, r8
 8006bce:	4638      	mov	r0, r7
 8006bd0:	47c8      	blx	r9
 8006bd2:	3001      	adds	r0, #1
 8006bd4:	d01e      	beq.n	8006c14 <_printf_common+0xa4>
 8006bd6:	6823      	ldr	r3, [r4, #0]
 8006bd8:	6922      	ldr	r2, [r4, #16]
 8006bda:	f003 0306 	and.w	r3, r3, #6
 8006bde:	2b04      	cmp	r3, #4
 8006be0:	bf02      	ittt	eq
 8006be2:	68e5      	ldreq	r5, [r4, #12]
 8006be4:	6833      	ldreq	r3, [r6, #0]
 8006be6:	1aed      	subeq	r5, r5, r3
 8006be8:	68a3      	ldr	r3, [r4, #8]
 8006bea:	bf0c      	ite	eq
 8006bec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006bf0:	2500      	movne	r5, #0
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	bfc4      	itt	gt
 8006bf6:	1a9b      	subgt	r3, r3, r2
 8006bf8:	18ed      	addgt	r5, r5, r3
 8006bfa:	2600      	movs	r6, #0
 8006bfc:	341a      	adds	r4, #26
 8006bfe:	42b5      	cmp	r5, r6
 8006c00:	d11a      	bne.n	8006c38 <_printf_common+0xc8>
 8006c02:	2000      	movs	r0, #0
 8006c04:	e008      	b.n	8006c18 <_printf_common+0xa8>
 8006c06:	2301      	movs	r3, #1
 8006c08:	4652      	mov	r2, sl
 8006c0a:	4641      	mov	r1, r8
 8006c0c:	4638      	mov	r0, r7
 8006c0e:	47c8      	blx	r9
 8006c10:	3001      	adds	r0, #1
 8006c12:	d103      	bne.n	8006c1c <_printf_common+0xac>
 8006c14:	f04f 30ff 	mov.w	r0, #4294967295
 8006c18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c1c:	3501      	adds	r5, #1
 8006c1e:	e7c6      	b.n	8006bae <_printf_common+0x3e>
 8006c20:	18e1      	adds	r1, r4, r3
 8006c22:	1c5a      	adds	r2, r3, #1
 8006c24:	2030      	movs	r0, #48	@ 0x30
 8006c26:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006c2a:	4422      	add	r2, r4
 8006c2c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006c30:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006c34:	3302      	adds	r3, #2
 8006c36:	e7c7      	b.n	8006bc8 <_printf_common+0x58>
 8006c38:	2301      	movs	r3, #1
 8006c3a:	4622      	mov	r2, r4
 8006c3c:	4641      	mov	r1, r8
 8006c3e:	4638      	mov	r0, r7
 8006c40:	47c8      	blx	r9
 8006c42:	3001      	adds	r0, #1
 8006c44:	d0e6      	beq.n	8006c14 <_printf_common+0xa4>
 8006c46:	3601      	adds	r6, #1
 8006c48:	e7d9      	b.n	8006bfe <_printf_common+0x8e>
	...

08006c4c <_printf_i>:
 8006c4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c50:	7e0f      	ldrb	r7, [r1, #24]
 8006c52:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006c54:	2f78      	cmp	r7, #120	@ 0x78
 8006c56:	4691      	mov	r9, r2
 8006c58:	4680      	mov	r8, r0
 8006c5a:	460c      	mov	r4, r1
 8006c5c:	469a      	mov	sl, r3
 8006c5e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006c62:	d807      	bhi.n	8006c74 <_printf_i+0x28>
 8006c64:	2f62      	cmp	r7, #98	@ 0x62
 8006c66:	d80a      	bhi.n	8006c7e <_printf_i+0x32>
 8006c68:	2f00      	cmp	r7, #0
 8006c6a:	f000 80d2 	beq.w	8006e12 <_printf_i+0x1c6>
 8006c6e:	2f58      	cmp	r7, #88	@ 0x58
 8006c70:	f000 80b9 	beq.w	8006de6 <_printf_i+0x19a>
 8006c74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c78:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006c7c:	e03a      	b.n	8006cf4 <_printf_i+0xa8>
 8006c7e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006c82:	2b15      	cmp	r3, #21
 8006c84:	d8f6      	bhi.n	8006c74 <_printf_i+0x28>
 8006c86:	a101      	add	r1, pc, #4	@ (adr r1, 8006c8c <_printf_i+0x40>)
 8006c88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c8c:	08006ce5 	.word	0x08006ce5
 8006c90:	08006cf9 	.word	0x08006cf9
 8006c94:	08006c75 	.word	0x08006c75
 8006c98:	08006c75 	.word	0x08006c75
 8006c9c:	08006c75 	.word	0x08006c75
 8006ca0:	08006c75 	.word	0x08006c75
 8006ca4:	08006cf9 	.word	0x08006cf9
 8006ca8:	08006c75 	.word	0x08006c75
 8006cac:	08006c75 	.word	0x08006c75
 8006cb0:	08006c75 	.word	0x08006c75
 8006cb4:	08006c75 	.word	0x08006c75
 8006cb8:	08006df9 	.word	0x08006df9
 8006cbc:	08006d23 	.word	0x08006d23
 8006cc0:	08006db3 	.word	0x08006db3
 8006cc4:	08006c75 	.word	0x08006c75
 8006cc8:	08006c75 	.word	0x08006c75
 8006ccc:	08006e1b 	.word	0x08006e1b
 8006cd0:	08006c75 	.word	0x08006c75
 8006cd4:	08006d23 	.word	0x08006d23
 8006cd8:	08006c75 	.word	0x08006c75
 8006cdc:	08006c75 	.word	0x08006c75
 8006ce0:	08006dbb 	.word	0x08006dbb
 8006ce4:	6833      	ldr	r3, [r6, #0]
 8006ce6:	1d1a      	adds	r2, r3, #4
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	6032      	str	r2, [r6, #0]
 8006cec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006cf0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	e09d      	b.n	8006e34 <_printf_i+0x1e8>
 8006cf8:	6833      	ldr	r3, [r6, #0]
 8006cfa:	6820      	ldr	r0, [r4, #0]
 8006cfc:	1d19      	adds	r1, r3, #4
 8006cfe:	6031      	str	r1, [r6, #0]
 8006d00:	0606      	lsls	r6, r0, #24
 8006d02:	d501      	bpl.n	8006d08 <_printf_i+0xbc>
 8006d04:	681d      	ldr	r5, [r3, #0]
 8006d06:	e003      	b.n	8006d10 <_printf_i+0xc4>
 8006d08:	0645      	lsls	r5, r0, #25
 8006d0a:	d5fb      	bpl.n	8006d04 <_printf_i+0xb8>
 8006d0c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006d10:	2d00      	cmp	r5, #0
 8006d12:	da03      	bge.n	8006d1c <_printf_i+0xd0>
 8006d14:	232d      	movs	r3, #45	@ 0x2d
 8006d16:	426d      	negs	r5, r5
 8006d18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d1c:	4859      	ldr	r0, [pc, #356]	@ (8006e84 <_printf_i+0x238>)
 8006d1e:	230a      	movs	r3, #10
 8006d20:	e011      	b.n	8006d46 <_printf_i+0xfa>
 8006d22:	6821      	ldr	r1, [r4, #0]
 8006d24:	6833      	ldr	r3, [r6, #0]
 8006d26:	0608      	lsls	r0, r1, #24
 8006d28:	f853 5b04 	ldr.w	r5, [r3], #4
 8006d2c:	d402      	bmi.n	8006d34 <_printf_i+0xe8>
 8006d2e:	0649      	lsls	r1, r1, #25
 8006d30:	bf48      	it	mi
 8006d32:	b2ad      	uxthmi	r5, r5
 8006d34:	2f6f      	cmp	r7, #111	@ 0x6f
 8006d36:	4853      	ldr	r0, [pc, #332]	@ (8006e84 <_printf_i+0x238>)
 8006d38:	6033      	str	r3, [r6, #0]
 8006d3a:	bf14      	ite	ne
 8006d3c:	230a      	movne	r3, #10
 8006d3e:	2308      	moveq	r3, #8
 8006d40:	2100      	movs	r1, #0
 8006d42:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006d46:	6866      	ldr	r6, [r4, #4]
 8006d48:	60a6      	str	r6, [r4, #8]
 8006d4a:	2e00      	cmp	r6, #0
 8006d4c:	bfa2      	ittt	ge
 8006d4e:	6821      	ldrge	r1, [r4, #0]
 8006d50:	f021 0104 	bicge.w	r1, r1, #4
 8006d54:	6021      	strge	r1, [r4, #0]
 8006d56:	b90d      	cbnz	r5, 8006d5c <_printf_i+0x110>
 8006d58:	2e00      	cmp	r6, #0
 8006d5a:	d04b      	beq.n	8006df4 <_printf_i+0x1a8>
 8006d5c:	4616      	mov	r6, r2
 8006d5e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d62:	fb03 5711 	mls	r7, r3, r1, r5
 8006d66:	5dc7      	ldrb	r7, [r0, r7]
 8006d68:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d6c:	462f      	mov	r7, r5
 8006d6e:	42bb      	cmp	r3, r7
 8006d70:	460d      	mov	r5, r1
 8006d72:	d9f4      	bls.n	8006d5e <_printf_i+0x112>
 8006d74:	2b08      	cmp	r3, #8
 8006d76:	d10b      	bne.n	8006d90 <_printf_i+0x144>
 8006d78:	6823      	ldr	r3, [r4, #0]
 8006d7a:	07df      	lsls	r7, r3, #31
 8006d7c:	d508      	bpl.n	8006d90 <_printf_i+0x144>
 8006d7e:	6923      	ldr	r3, [r4, #16]
 8006d80:	6861      	ldr	r1, [r4, #4]
 8006d82:	4299      	cmp	r1, r3
 8006d84:	bfde      	ittt	le
 8006d86:	2330      	movle	r3, #48	@ 0x30
 8006d88:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006d8c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006d90:	1b92      	subs	r2, r2, r6
 8006d92:	6122      	str	r2, [r4, #16]
 8006d94:	f8cd a000 	str.w	sl, [sp]
 8006d98:	464b      	mov	r3, r9
 8006d9a:	aa03      	add	r2, sp, #12
 8006d9c:	4621      	mov	r1, r4
 8006d9e:	4640      	mov	r0, r8
 8006da0:	f7ff fee6 	bl	8006b70 <_printf_common>
 8006da4:	3001      	adds	r0, #1
 8006da6:	d14a      	bne.n	8006e3e <_printf_i+0x1f2>
 8006da8:	f04f 30ff 	mov.w	r0, #4294967295
 8006dac:	b004      	add	sp, #16
 8006dae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006db2:	6823      	ldr	r3, [r4, #0]
 8006db4:	f043 0320 	orr.w	r3, r3, #32
 8006db8:	6023      	str	r3, [r4, #0]
 8006dba:	4833      	ldr	r0, [pc, #204]	@ (8006e88 <_printf_i+0x23c>)
 8006dbc:	2778      	movs	r7, #120	@ 0x78
 8006dbe:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006dc2:	6823      	ldr	r3, [r4, #0]
 8006dc4:	6831      	ldr	r1, [r6, #0]
 8006dc6:	061f      	lsls	r7, r3, #24
 8006dc8:	f851 5b04 	ldr.w	r5, [r1], #4
 8006dcc:	d402      	bmi.n	8006dd4 <_printf_i+0x188>
 8006dce:	065f      	lsls	r7, r3, #25
 8006dd0:	bf48      	it	mi
 8006dd2:	b2ad      	uxthmi	r5, r5
 8006dd4:	6031      	str	r1, [r6, #0]
 8006dd6:	07d9      	lsls	r1, r3, #31
 8006dd8:	bf44      	itt	mi
 8006dda:	f043 0320 	orrmi.w	r3, r3, #32
 8006dde:	6023      	strmi	r3, [r4, #0]
 8006de0:	b11d      	cbz	r5, 8006dea <_printf_i+0x19e>
 8006de2:	2310      	movs	r3, #16
 8006de4:	e7ac      	b.n	8006d40 <_printf_i+0xf4>
 8006de6:	4827      	ldr	r0, [pc, #156]	@ (8006e84 <_printf_i+0x238>)
 8006de8:	e7e9      	b.n	8006dbe <_printf_i+0x172>
 8006dea:	6823      	ldr	r3, [r4, #0]
 8006dec:	f023 0320 	bic.w	r3, r3, #32
 8006df0:	6023      	str	r3, [r4, #0]
 8006df2:	e7f6      	b.n	8006de2 <_printf_i+0x196>
 8006df4:	4616      	mov	r6, r2
 8006df6:	e7bd      	b.n	8006d74 <_printf_i+0x128>
 8006df8:	6833      	ldr	r3, [r6, #0]
 8006dfa:	6825      	ldr	r5, [r4, #0]
 8006dfc:	6961      	ldr	r1, [r4, #20]
 8006dfe:	1d18      	adds	r0, r3, #4
 8006e00:	6030      	str	r0, [r6, #0]
 8006e02:	062e      	lsls	r6, r5, #24
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	d501      	bpl.n	8006e0c <_printf_i+0x1c0>
 8006e08:	6019      	str	r1, [r3, #0]
 8006e0a:	e002      	b.n	8006e12 <_printf_i+0x1c6>
 8006e0c:	0668      	lsls	r0, r5, #25
 8006e0e:	d5fb      	bpl.n	8006e08 <_printf_i+0x1bc>
 8006e10:	8019      	strh	r1, [r3, #0]
 8006e12:	2300      	movs	r3, #0
 8006e14:	6123      	str	r3, [r4, #16]
 8006e16:	4616      	mov	r6, r2
 8006e18:	e7bc      	b.n	8006d94 <_printf_i+0x148>
 8006e1a:	6833      	ldr	r3, [r6, #0]
 8006e1c:	1d1a      	adds	r2, r3, #4
 8006e1e:	6032      	str	r2, [r6, #0]
 8006e20:	681e      	ldr	r6, [r3, #0]
 8006e22:	6862      	ldr	r2, [r4, #4]
 8006e24:	2100      	movs	r1, #0
 8006e26:	4630      	mov	r0, r6
 8006e28:	f7f9 f9d2 	bl	80001d0 <memchr>
 8006e2c:	b108      	cbz	r0, 8006e32 <_printf_i+0x1e6>
 8006e2e:	1b80      	subs	r0, r0, r6
 8006e30:	6060      	str	r0, [r4, #4]
 8006e32:	6863      	ldr	r3, [r4, #4]
 8006e34:	6123      	str	r3, [r4, #16]
 8006e36:	2300      	movs	r3, #0
 8006e38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e3c:	e7aa      	b.n	8006d94 <_printf_i+0x148>
 8006e3e:	6923      	ldr	r3, [r4, #16]
 8006e40:	4632      	mov	r2, r6
 8006e42:	4649      	mov	r1, r9
 8006e44:	4640      	mov	r0, r8
 8006e46:	47d0      	blx	sl
 8006e48:	3001      	adds	r0, #1
 8006e4a:	d0ad      	beq.n	8006da8 <_printf_i+0x15c>
 8006e4c:	6823      	ldr	r3, [r4, #0]
 8006e4e:	079b      	lsls	r3, r3, #30
 8006e50:	d413      	bmi.n	8006e7a <_printf_i+0x22e>
 8006e52:	68e0      	ldr	r0, [r4, #12]
 8006e54:	9b03      	ldr	r3, [sp, #12]
 8006e56:	4298      	cmp	r0, r3
 8006e58:	bfb8      	it	lt
 8006e5a:	4618      	movlt	r0, r3
 8006e5c:	e7a6      	b.n	8006dac <_printf_i+0x160>
 8006e5e:	2301      	movs	r3, #1
 8006e60:	4632      	mov	r2, r6
 8006e62:	4649      	mov	r1, r9
 8006e64:	4640      	mov	r0, r8
 8006e66:	47d0      	blx	sl
 8006e68:	3001      	adds	r0, #1
 8006e6a:	d09d      	beq.n	8006da8 <_printf_i+0x15c>
 8006e6c:	3501      	adds	r5, #1
 8006e6e:	68e3      	ldr	r3, [r4, #12]
 8006e70:	9903      	ldr	r1, [sp, #12]
 8006e72:	1a5b      	subs	r3, r3, r1
 8006e74:	42ab      	cmp	r3, r5
 8006e76:	dcf2      	bgt.n	8006e5e <_printf_i+0x212>
 8006e78:	e7eb      	b.n	8006e52 <_printf_i+0x206>
 8006e7a:	2500      	movs	r5, #0
 8006e7c:	f104 0619 	add.w	r6, r4, #25
 8006e80:	e7f5      	b.n	8006e6e <_printf_i+0x222>
 8006e82:	bf00      	nop
 8006e84:	080097ce 	.word	0x080097ce
 8006e88:	080097df 	.word	0x080097df

08006e8c <std>:
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	b510      	push	{r4, lr}
 8006e90:	4604      	mov	r4, r0
 8006e92:	e9c0 3300 	strd	r3, r3, [r0]
 8006e96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006e9a:	6083      	str	r3, [r0, #8]
 8006e9c:	8181      	strh	r1, [r0, #12]
 8006e9e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006ea0:	81c2      	strh	r2, [r0, #14]
 8006ea2:	6183      	str	r3, [r0, #24]
 8006ea4:	4619      	mov	r1, r3
 8006ea6:	2208      	movs	r2, #8
 8006ea8:	305c      	adds	r0, #92	@ 0x5c
 8006eaa:	f000 f9f9 	bl	80072a0 <memset>
 8006eae:	4b0d      	ldr	r3, [pc, #52]	@ (8006ee4 <std+0x58>)
 8006eb0:	6263      	str	r3, [r4, #36]	@ 0x24
 8006eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8006ee8 <std+0x5c>)
 8006eb4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8006eec <std+0x60>)
 8006eb8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006eba:	4b0d      	ldr	r3, [pc, #52]	@ (8006ef0 <std+0x64>)
 8006ebc:	6323      	str	r3, [r4, #48]	@ 0x30
 8006ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8006ef4 <std+0x68>)
 8006ec0:	6224      	str	r4, [r4, #32]
 8006ec2:	429c      	cmp	r4, r3
 8006ec4:	d006      	beq.n	8006ed4 <std+0x48>
 8006ec6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006eca:	4294      	cmp	r4, r2
 8006ecc:	d002      	beq.n	8006ed4 <std+0x48>
 8006ece:	33d0      	adds	r3, #208	@ 0xd0
 8006ed0:	429c      	cmp	r4, r3
 8006ed2:	d105      	bne.n	8006ee0 <std+0x54>
 8006ed4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006ed8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006edc:	f000 ba5c 	b.w	8007398 <__retarget_lock_init_recursive>
 8006ee0:	bd10      	pop	{r4, pc}
 8006ee2:	bf00      	nop
 8006ee4:	080070f1 	.word	0x080070f1
 8006ee8:	08007113 	.word	0x08007113
 8006eec:	0800714b 	.word	0x0800714b
 8006ef0:	0800716f 	.word	0x0800716f
 8006ef4:	200003a4 	.word	0x200003a4

08006ef8 <stdio_exit_handler>:
 8006ef8:	4a02      	ldr	r2, [pc, #8]	@ (8006f04 <stdio_exit_handler+0xc>)
 8006efa:	4903      	ldr	r1, [pc, #12]	@ (8006f08 <stdio_exit_handler+0x10>)
 8006efc:	4803      	ldr	r0, [pc, #12]	@ (8006f0c <stdio_exit_handler+0x14>)
 8006efe:	f000 b869 	b.w	8006fd4 <_fwalk_sglue>
 8006f02:	bf00      	nop
 8006f04:	2000000c 	.word	0x2000000c
 8006f08:	08008cc9 	.word	0x08008cc9
 8006f0c:	2000001c 	.word	0x2000001c

08006f10 <cleanup_stdio>:
 8006f10:	6841      	ldr	r1, [r0, #4]
 8006f12:	4b0c      	ldr	r3, [pc, #48]	@ (8006f44 <cleanup_stdio+0x34>)
 8006f14:	4299      	cmp	r1, r3
 8006f16:	b510      	push	{r4, lr}
 8006f18:	4604      	mov	r4, r0
 8006f1a:	d001      	beq.n	8006f20 <cleanup_stdio+0x10>
 8006f1c:	f001 fed4 	bl	8008cc8 <_fflush_r>
 8006f20:	68a1      	ldr	r1, [r4, #8]
 8006f22:	4b09      	ldr	r3, [pc, #36]	@ (8006f48 <cleanup_stdio+0x38>)
 8006f24:	4299      	cmp	r1, r3
 8006f26:	d002      	beq.n	8006f2e <cleanup_stdio+0x1e>
 8006f28:	4620      	mov	r0, r4
 8006f2a:	f001 fecd 	bl	8008cc8 <_fflush_r>
 8006f2e:	68e1      	ldr	r1, [r4, #12]
 8006f30:	4b06      	ldr	r3, [pc, #24]	@ (8006f4c <cleanup_stdio+0x3c>)
 8006f32:	4299      	cmp	r1, r3
 8006f34:	d004      	beq.n	8006f40 <cleanup_stdio+0x30>
 8006f36:	4620      	mov	r0, r4
 8006f38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f3c:	f001 bec4 	b.w	8008cc8 <_fflush_r>
 8006f40:	bd10      	pop	{r4, pc}
 8006f42:	bf00      	nop
 8006f44:	200003a4 	.word	0x200003a4
 8006f48:	2000040c 	.word	0x2000040c
 8006f4c:	20000474 	.word	0x20000474

08006f50 <global_stdio_init.part.0>:
 8006f50:	b510      	push	{r4, lr}
 8006f52:	4b0b      	ldr	r3, [pc, #44]	@ (8006f80 <global_stdio_init.part.0+0x30>)
 8006f54:	4c0b      	ldr	r4, [pc, #44]	@ (8006f84 <global_stdio_init.part.0+0x34>)
 8006f56:	4a0c      	ldr	r2, [pc, #48]	@ (8006f88 <global_stdio_init.part.0+0x38>)
 8006f58:	601a      	str	r2, [r3, #0]
 8006f5a:	4620      	mov	r0, r4
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	2104      	movs	r1, #4
 8006f60:	f7ff ff94 	bl	8006e8c <std>
 8006f64:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006f68:	2201      	movs	r2, #1
 8006f6a:	2109      	movs	r1, #9
 8006f6c:	f7ff ff8e 	bl	8006e8c <std>
 8006f70:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006f74:	2202      	movs	r2, #2
 8006f76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f7a:	2112      	movs	r1, #18
 8006f7c:	f7ff bf86 	b.w	8006e8c <std>
 8006f80:	200004dc 	.word	0x200004dc
 8006f84:	200003a4 	.word	0x200003a4
 8006f88:	08006ef9 	.word	0x08006ef9

08006f8c <__sfp_lock_acquire>:
 8006f8c:	4801      	ldr	r0, [pc, #4]	@ (8006f94 <__sfp_lock_acquire+0x8>)
 8006f8e:	f000 ba04 	b.w	800739a <__retarget_lock_acquire_recursive>
 8006f92:	bf00      	nop
 8006f94:	200004e5 	.word	0x200004e5

08006f98 <__sfp_lock_release>:
 8006f98:	4801      	ldr	r0, [pc, #4]	@ (8006fa0 <__sfp_lock_release+0x8>)
 8006f9a:	f000 b9ff 	b.w	800739c <__retarget_lock_release_recursive>
 8006f9e:	bf00      	nop
 8006fa0:	200004e5 	.word	0x200004e5

08006fa4 <__sinit>:
 8006fa4:	b510      	push	{r4, lr}
 8006fa6:	4604      	mov	r4, r0
 8006fa8:	f7ff fff0 	bl	8006f8c <__sfp_lock_acquire>
 8006fac:	6a23      	ldr	r3, [r4, #32]
 8006fae:	b11b      	cbz	r3, 8006fb8 <__sinit+0x14>
 8006fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fb4:	f7ff bff0 	b.w	8006f98 <__sfp_lock_release>
 8006fb8:	4b04      	ldr	r3, [pc, #16]	@ (8006fcc <__sinit+0x28>)
 8006fba:	6223      	str	r3, [r4, #32]
 8006fbc:	4b04      	ldr	r3, [pc, #16]	@ (8006fd0 <__sinit+0x2c>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d1f5      	bne.n	8006fb0 <__sinit+0xc>
 8006fc4:	f7ff ffc4 	bl	8006f50 <global_stdio_init.part.0>
 8006fc8:	e7f2      	b.n	8006fb0 <__sinit+0xc>
 8006fca:	bf00      	nop
 8006fcc:	08006f11 	.word	0x08006f11
 8006fd0:	200004dc 	.word	0x200004dc

08006fd4 <_fwalk_sglue>:
 8006fd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fd8:	4607      	mov	r7, r0
 8006fda:	4688      	mov	r8, r1
 8006fdc:	4614      	mov	r4, r2
 8006fde:	2600      	movs	r6, #0
 8006fe0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006fe4:	f1b9 0901 	subs.w	r9, r9, #1
 8006fe8:	d505      	bpl.n	8006ff6 <_fwalk_sglue+0x22>
 8006fea:	6824      	ldr	r4, [r4, #0]
 8006fec:	2c00      	cmp	r4, #0
 8006fee:	d1f7      	bne.n	8006fe0 <_fwalk_sglue+0xc>
 8006ff0:	4630      	mov	r0, r6
 8006ff2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ff6:	89ab      	ldrh	r3, [r5, #12]
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d907      	bls.n	800700c <_fwalk_sglue+0x38>
 8006ffc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007000:	3301      	adds	r3, #1
 8007002:	d003      	beq.n	800700c <_fwalk_sglue+0x38>
 8007004:	4629      	mov	r1, r5
 8007006:	4638      	mov	r0, r7
 8007008:	47c0      	blx	r8
 800700a:	4306      	orrs	r6, r0
 800700c:	3568      	adds	r5, #104	@ 0x68
 800700e:	e7e9      	b.n	8006fe4 <_fwalk_sglue+0x10>

08007010 <iprintf>:
 8007010:	b40f      	push	{r0, r1, r2, r3}
 8007012:	b507      	push	{r0, r1, r2, lr}
 8007014:	4906      	ldr	r1, [pc, #24]	@ (8007030 <iprintf+0x20>)
 8007016:	ab04      	add	r3, sp, #16
 8007018:	6808      	ldr	r0, [r1, #0]
 800701a:	f853 2b04 	ldr.w	r2, [r3], #4
 800701e:	6881      	ldr	r1, [r0, #8]
 8007020:	9301      	str	r3, [sp, #4]
 8007022:	f001 fcb5 	bl	8008990 <_vfiprintf_r>
 8007026:	b003      	add	sp, #12
 8007028:	f85d eb04 	ldr.w	lr, [sp], #4
 800702c:	b004      	add	sp, #16
 800702e:	4770      	bx	lr
 8007030:	20000018 	.word	0x20000018

08007034 <_puts_r>:
 8007034:	6a03      	ldr	r3, [r0, #32]
 8007036:	b570      	push	{r4, r5, r6, lr}
 8007038:	6884      	ldr	r4, [r0, #8]
 800703a:	4605      	mov	r5, r0
 800703c:	460e      	mov	r6, r1
 800703e:	b90b      	cbnz	r3, 8007044 <_puts_r+0x10>
 8007040:	f7ff ffb0 	bl	8006fa4 <__sinit>
 8007044:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007046:	07db      	lsls	r3, r3, #31
 8007048:	d405      	bmi.n	8007056 <_puts_r+0x22>
 800704a:	89a3      	ldrh	r3, [r4, #12]
 800704c:	0598      	lsls	r0, r3, #22
 800704e:	d402      	bmi.n	8007056 <_puts_r+0x22>
 8007050:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007052:	f000 f9a2 	bl	800739a <__retarget_lock_acquire_recursive>
 8007056:	89a3      	ldrh	r3, [r4, #12]
 8007058:	0719      	lsls	r1, r3, #28
 800705a:	d502      	bpl.n	8007062 <_puts_r+0x2e>
 800705c:	6923      	ldr	r3, [r4, #16]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d135      	bne.n	80070ce <_puts_r+0x9a>
 8007062:	4621      	mov	r1, r4
 8007064:	4628      	mov	r0, r5
 8007066:	f000 f8c5 	bl	80071f4 <__swsetup_r>
 800706a:	b380      	cbz	r0, 80070ce <_puts_r+0x9a>
 800706c:	f04f 35ff 	mov.w	r5, #4294967295
 8007070:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007072:	07da      	lsls	r2, r3, #31
 8007074:	d405      	bmi.n	8007082 <_puts_r+0x4e>
 8007076:	89a3      	ldrh	r3, [r4, #12]
 8007078:	059b      	lsls	r3, r3, #22
 800707a:	d402      	bmi.n	8007082 <_puts_r+0x4e>
 800707c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800707e:	f000 f98d 	bl	800739c <__retarget_lock_release_recursive>
 8007082:	4628      	mov	r0, r5
 8007084:	bd70      	pop	{r4, r5, r6, pc}
 8007086:	2b00      	cmp	r3, #0
 8007088:	da04      	bge.n	8007094 <_puts_r+0x60>
 800708a:	69a2      	ldr	r2, [r4, #24]
 800708c:	429a      	cmp	r2, r3
 800708e:	dc17      	bgt.n	80070c0 <_puts_r+0x8c>
 8007090:	290a      	cmp	r1, #10
 8007092:	d015      	beq.n	80070c0 <_puts_r+0x8c>
 8007094:	6823      	ldr	r3, [r4, #0]
 8007096:	1c5a      	adds	r2, r3, #1
 8007098:	6022      	str	r2, [r4, #0]
 800709a:	7019      	strb	r1, [r3, #0]
 800709c:	68a3      	ldr	r3, [r4, #8]
 800709e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80070a2:	3b01      	subs	r3, #1
 80070a4:	60a3      	str	r3, [r4, #8]
 80070a6:	2900      	cmp	r1, #0
 80070a8:	d1ed      	bne.n	8007086 <_puts_r+0x52>
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	da11      	bge.n	80070d2 <_puts_r+0x9e>
 80070ae:	4622      	mov	r2, r4
 80070b0:	210a      	movs	r1, #10
 80070b2:	4628      	mov	r0, r5
 80070b4:	f000 f85f 	bl	8007176 <__swbuf_r>
 80070b8:	3001      	adds	r0, #1
 80070ba:	d0d7      	beq.n	800706c <_puts_r+0x38>
 80070bc:	250a      	movs	r5, #10
 80070be:	e7d7      	b.n	8007070 <_puts_r+0x3c>
 80070c0:	4622      	mov	r2, r4
 80070c2:	4628      	mov	r0, r5
 80070c4:	f000 f857 	bl	8007176 <__swbuf_r>
 80070c8:	3001      	adds	r0, #1
 80070ca:	d1e7      	bne.n	800709c <_puts_r+0x68>
 80070cc:	e7ce      	b.n	800706c <_puts_r+0x38>
 80070ce:	3e01      	subs	r6, #1
 80070d0:	e7e4      	b.n	800709c <_puts_r+0x68>
 80070d2:	6823      	ldr	r3, [r4, #0]
 80070d4:	1c5a      	adds	r2, r3, #1
 80070d6:	6022      	str	r2, [r4, #0]
 80070d8:	220a      	movs	r2, #10
 80070da:	701a      	strb	r2, [r3, #0]
 80070dc:	e7ee      	b.n	80070bc <_puts_r+0x88>
	...

080070e0 <puts>:
 80070e0:	4b02      	ldr	r3, [pc, #8]	@ (80070ec <puts+0xc>)
 80070e2:	4601      	mov	r1, r0
 80070e4:	6818      	ldr	r0, [r3, #0]
 80070e6:	f7ff bfa5 	b.w	8007034 <_puts_r>
 80070ea:	bf00      	nop
 80070ec:	20000018 	.word	0x20000018

080070f0 <__sread>:
 80070f0:	b510      	push	{r4, lr}
 80070f2:	460c      	mov	r4, r1
 80070f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070f8:	f000 f900 	bl	80072fc <_read_r>
 80070fc:	2800      	cmp	r0, #0
 80070fe:	bfab      	itete	ge
 8007100:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007102:	89a3      	ldrhlt	r3, [r4, #12]
 8007104:	181b      	addge	r3, r3, r0
 8007106:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800710a:	bfac      	ite	ge
 800710c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800710e:	81a3      	strhlt	r3, [r4, #12]
 8007110:	bd10      	pop	{r4, pc}

08007112 <__swrite>:
 8007112:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007116:	461f      	mov	r7, r3
 8007118:	898b      	ldrh	r3, [r1, #12]
 800711a:	05db      	lsls	r3, r3, #23
 800711c:	4605      	mov	r5, r0
 800711e:	460c      	mov	r4, r1
 8007120:	4616      	mov	r6, r2
 8007122:	d505      	bpl.n	8007130 <__swrite+0x1e>
 8007124:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007128:	2302      	movs	r3, #2
 800712a:	2200      	movs	r2, #0
 800712c:	f000 f8d4 	bl	80072d8 <_lseek_r>
 8007130:	89a3      	ldrh	r3, [r4, #12]
 8007132:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007136:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800713a:	81a3      	strh	r3, [r4, #12]
 800713c:	4632      	mov	r2, r6
 800713e:	463b      	mov	r3, r7
 8007140:	4628      	mov	r0, r5
 8007142:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007146:	f000 b8eb 	b.w	8007320 <_write_r>

0800714a <__sseek>:
 800714a:	b510      	push	{r4, lr}
 800714c:	460c      	mov	r4, r1
 800714e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007152:	f000 f8c1 	bl	80072d8 <_lseek_r>
 8007156:	1c43      	adds	r3, r0, #1
 8007158:	89a3      	ldrh	r3, [r4, #12]
 800715a:	bf15      	itete	ne
 800715c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800715e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007162:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007166:	81a3      	strheq	r3, [r4, #12]
 8007168:	bf18      	it	ne
 800716a:	81a3      	strhne	r3, [r4, #12]
 800716c:	bd10      	pop	{r4, pc}

0800716e <__sclose>:
 800716e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007172:	f000 b8a1 	b.w	80072b8 <_close_r>

08007176 <__swbuf_r>:
 8007176:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007178:	460e      	mov	r6, r1
 800717a:	4614      	mov	r4, r2
 800717c:	4605      	mov	r5, r0
 800717e:	b118      	cbz	r0, 8007188 <__swbuf_r+0x12>
 8007180:	6a03      	ldr	r3, [r0, #32]
 8007182:	b90b      	cbnz	r3, 8007188 <__swbuf_r+0x12>
 8007184:	f7ff ff0e 	bl	8006fa4 <__sinit>
 8007188:	69a3      	ldr	r3, [r4, #24]
 800718a:	60a3      	str	r3, [r4, #8]
 800718c:	89a3      	ldrh	r3, [r4, #12]
 800718e:	071a      	lsls	r2, r3, #28
 8007190:	d501      	bpl.n	8007196 <__swbuf_r+0x20>
 8007192:	6923      	ldr	r3, [r4, #16]
 8007194:	b943      	cbnz	r3, 80071a8 <__swbuf_r+0x32>
 8007196:	4621      	mov	r1, r4
 8007198:	4628      	mov	r0, r5
 800719a:	f000 f82b 	bl	80071f4 <__swsetup_r>
 800719e:	b118      	cbz	r0, 80071a8 <__swbuf_r+0x32>
 80071a0:	f04f 37ff 	mov.w	r7, #4294967295
 80071a4:	4638      	mov	r0, r7
 80071a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80071a8:	6823      	ldr	r3, [r4, #0]
 80071aa:	6922      	ldr	r2, [r4, #16]
 80071ac:	1a98      	subs	r0, r3, r2
 80071ae:	6963      	ldr	r3, [r4, #20]
 80071b0:	b2f6      	uxtb	r6, r6
 80071b2:	4283      	cmp	r3, r0
 80071b4:	4637      	mov	r7, r6
 80071b6:	dc05      	bgt.n	80071c4 <__swbuf_r+0x4e>
 80071b8:	4621      	mov	r1, r4
 80071ba:	4628      	mov	r0, r5
 80071bc:	f001 fd84 	bl	8008cc8 <_fflush_r>
 80071c0:	2800      	cmp	r0, #0
 80071c2:	d1ed      	bne.n	80071a0 <__swbuf_r+0x2a>
 80071c4:	68a3      	ldr	r3, [r4, #8]
 80071c6:	3b01      	subs	r3, #1
 80071c8:	60a3      	str	r3, [r4, #8]
 80071ca:	6823      	ldr	r3, [r4, #0]
 80071cc:	1c5a      	adds	r2, r3, #1
 80071ce:	6022      	str	r2, [r4, #0]
 80071d0:	701e      	strb	r6, [r3, #0]
 80071d2:	6962      	ldr	r2, [r4, #20]
 80071d4:	1c43      	adds	r3, r0, #1
 80071d6:	429a      	cmp	r2, r3
 80071d8:	d004      	beq.n	80071e4 <__swbuf_r+0x6e>
 80071da:	89a3      	ldrh	r3, [r4, #12]
 80071dc:	07db      	lsls	r3, r3, #31
 80071de:	d5e1      	bpl.n	80071a4 <__swbuf_r+0x2e>
 80071e0:	2e0a      	cmp	r6, #10
 80071e2:	d1df      	bne.n	80071a4 <__swbuf_r+0x2e>
 80071e4:	4621      	mov	r1, r4
 80071e6:	4628      	mov	r0, r5
 80071e8:	f001 fd6e 	bl	8008cc8 <_fflush_r>
 80071ec:	2800      	cmp	r0, #0
 80071ee:	d0d9      	beq.n	80071a4 <__swbuf_r+0x2e>
 80071f0:	e7d6      	b.n	80071a0 <__swbuf_r+0x2a>
	...

080071f4 <__swsetup_r>:
 80071f4:	b538      	push	{r3, r4, r5, lr}
 80071f6:	4b29      	ldr	r3, [pc, #164]	@ (800729c <__swsetup_r+0xa8>)
 80071f8:	4605      	mov	r5, r0
 80071fa:	6818      	ldr	r0, [r3, #0]
 80071fc:	460c      	mov	r4, r1
 80071fe:	b118      	cbz	r0, 8007208 <__swsetup_r+0x14>
 8007200:	6a03      	ldr	r3, [r0, #32]
 8007202:	b90b      	cbnz	r3, 8007208 <__swsetup_r+0x14>
 8007204:	f7ff fece 	bl	8006fa4 <__sinit>
 8007208:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800720c:	0719      	lsls	r1, r3, #28
 800720e:	d422      	bmi.n	8007256 <__swsetup_r+0x62>
 8007210:	06da      	lsls	r2, r3, #27
 8007212:	d407      	bmi.n	8007224 <__swsetup_r+0x30>
 8007214:	2209      	movs	r2, #9
 8007216:	602a      	str	r2, [r5, #0]
 8007218:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800721c:	81a3      	strh	r3, [r4, #12]
 800721e:	f04f 30ff 	mov.w	r0, #4294967295
 8007222:	e033      	b.n	800728c <__swsetup_r+0x98>
 8007224:	0758      	lsls	r0, r3, #29
 8007226:	d512      	bpl.n	800724e <__swsetup_r+0x5a>
 8007228:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800722a:	b141      	cbz	r1, 800723e <__swsetup_r+0x4a>
 800722c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007230:	4299      	cmp	r1, r3
 8007232:	d002      	beq.n	800723a <__swsetup_r+0x46>
 8007234:	4628      	mov	r0, r5
 8007236:	f000 feff 	bl	8008038 <_free_r>
 800723a:	2300      	movs	r3, #0
 800723c:	6363      	str	r3, [r4, #52]	@ 0x34
 800723e:	89a3      	ldrh	r3, [r4, #12]
 8007240:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007244:	81a3      	strh	r3, [r4, #12]
 8007246:	2300      	movs	r3, #0
 8007248:	6063      	str	r3, [r4, #4]
 800724a:	6923      	ldr	r3, [r4, #16]
 800724c:	6023      	str	r3, [r4, #0]
 800724e:	89a3      	ldrh	r3, [r4, #12]
 8007250:	f043 0308 	orr.w	r3, r3, #8
 8007254:	81a3      	strh	r3, [r4, #12]
 8007256:	6923      	ldr	r3, [r4, #16]
 8007258:	b94b      	cbnz	r3, 800726e <__swsetup_r+0x7a>
 800725a:	89a3      	ldrh	r3, [r4, #12]
 800725c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007260:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007264:	d003      	beq.n	800726e <__swsetup_r+0x7a>
 8007266:	4621      	mov	r1, r4
 8007268:	4628      	mov	r0, r5
 800726a:	f001 fd7b 	bl	8008d64 <__smakebuf_r>
 800726e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007272:	f013 0201 	ands.w	r2, r3, #1
 8007276:	d00a      	beq.n	800728e <__swsetup_r+0x9a>
 8007278:	2200      	movs	r2, #0
 800727a:	60a2      	str	r2, [r4, #8]
 800727c:	6962      	ldr	r2, [r4, #20]
 800727e:	4252      	negs	r2, r2
 8007280:	61a2      	str	r2, [r4, #24]
 8007282:	6922      	ldr	r2, [r4, #16]
 8007284:	b942      	cbnz	r2, 8007298 <__swsetup_r+0xa4>
 8007286:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800728a:	d1c5      	bne.n	8007218 <__swsetup_r+0x24>
 800728c:	bd38      	pop	{r3, r4, r5, pc}
 800728e:	0799      	lsls	r1, r3, #30
 8007290:	bf58      	it	pl
 8007292:	6962      	ldrpl	r2, [r4, #20]
 8007294:	60a2      	str	r2, [r4, #8]
 8007296:	e7f4      	b.n	8007282 <__swsetup_r+0x8e>
 8007298:	2000      	movs	r0, #0
 800729a:	e7f7      	b.n	800728c <__swsetup_r+0x98>
 800729c:	20000018 	.word	0x20000018

080072a0 <memset>:
 80072a0:	4402      	add	r2, r0
 80072a2:	4603      	mov	r3, r0
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d100      	bne.n	80072aa <memset+0xa>
 80072a8:	4770      	bx	lr
 80072aa:	f803 1b01 	strb.w	r1, [r3], #1
 80072ae:	e7f9      	b.n	80072a4 <memset+0x4>

080072b0 <_localeconv_r>:
 80072b0:	4800      	ldr	r0, [pc, #0]	@ (80072b4 <_localeconv_r+0x4>)
 80072b2:	4770      	bx	lr
 80072b4:	20000158 	.word	0x20000158

080072b8 <_close_r>:
 80072b8:	b538      	push	{r3, r4, r5, lr}
 80072ba:	4d06      	ldr	r5, [pc, #24]	@ (80072d4 <_close_r+0x1c>)
 80072bc:	2300      	movs	r3, #0
 80072be:	4604      	mov	r4, r0
 80072c0:	4608      	mov	r0, r1
 80072c2:	602b      	str	r3, [r5, #0]
 80072c4:	f7fa fd87 	bl	8001dd6 <_close>
 80072c8:	1c43      	adds	r3, r0, #1
 80072ca:	d102      	bne.n	80072d2 <_close_r+0x1a>
 80072cc:	682b      	ldr	r3, [r5, #0]
 80072ce:	b103      	cbz	r3, 80072d2 <_close_r+0x1a>
 80072d0:	6023      	str	r3, [r4, #0]
 80072d2:	bd38      	pop	{r3, r4, r5, pc}
 80072d4:	200004e0 	.word	0x200004e0

080072d8 <_lseek_r>:
 80072d8:	b538      	push	{r3, r4, r5, lr}
 80072da:	4d07      	ldr	r5, [pc, #28]	@ (80072f8 <_lseek_r+0x20>)
 80072dc:	4604      	mov	r4, r0
 80072de:	4608      	mov	r0, r1
 80072e0:	4611      	mov	r1, r2
 80072e2:	2200      	movs	r2, #0
 80072e4:	602a      	str	r2, [r5, #0]
 80072e6:	461a      	mov	r2, r3
 80072e8:	f7fa fd9c 	bl	8001e24 <_lseek>
 80072ec:	1c43      	adds	r3, r0, #1
 80072ee:	d102      	bne.n	80072f6 <_lseek_r+0x1e>
 80072f0:	682b      	ldr	r3, [r5, #0]
 80072f2:	b103      	cbz	r3, 80072f6 <_lseek_r+0x1e>
 80072f4:	6023      	str	r3, [r4, #0]
 80072f6:	bd38      	pop	{r3, r4, r5, pc}
 80072f8:	200004e0 	.word	0x200004e0

080072fc <_read_r>:
 80072fc:	b538      	push	{r3, r4, r5, lr}
 80072fe:	4d07      	ldr	r5, [pc, #28]	@ (800731c <_read_r+0x20>)
 8007300:	4604      	mov	r4, r0
 8007302:	4608      	mov	r0, r1
 8007304:	4611      	mov	r1, r2
 8007306:	2200      	movs	r2, #0
 8007308:	602a      	str	r2, [r5, #0]
 800730a:	461a      	mov	r2, r3
 800730c:	f7fa fd46 	bl	8001d9c <_read>
 8007310:	1c43      	adds	r3, r0, #1
 8007312:	d102      	bne.n	800731a <_read_r+0x1e>
 8007314:	682b      	ldr	r3, [r5, #0]
 8007316:	b103      	cbz	r3, 800731a <_read_r+0x1e>
 8007318:	6023      	str	r3, [r4, #0]
 800731a:	bd38      	pop	{r3, r4, r5, pc}
 800731c:	200004e0 	.word	0x200004e0

08007320 <_write_r>:
 8007320:	b538      	push	{r3, r4, r5, lr}
 8007322:	4d07      	ldr	r5, [pc, #28]	@ (8007340 <_write_r+0x20>)
 8007324:	4604      	mov	r4, r0
 8007326:	4608      	mov	r0, r1
 8007328:	4611      	mov	r1, r2
 800732a:	2200      	movs	r2, #0
 800732c:	602a      	str	r2, [r5, #0]
 800732e:	461a      	mov	r2, r3
 8007330:	f7f9 fed4 	bl	80010dc <_write>
 8007334:	1c43      	adds	r3, r0, #1
 8007336:	d102      	bne.n	800733e <_write_r+0x1e>
 8007338:	682b      	ldr	r3, [r5, #0]
 800733a:	b103      	cbz	r3, 800733e <_write_r+0x1e>
 800733c:	6023      	str	r3, [r4, #0]
 800733e:	bd38      	pop	{r3, r4, r5, pc}
 8007340:	200004e0 	.word	0x200004e0

08007344 <__errno>:
 8007344:	4b01      	ldr	r3, [pc, #4]	@ (800734c <__errno+0x8>)
 8007346:	6818      	ldr	r0, [r3, #0]
 8007348:	4770      	bx	lr
 800734a:	bf00      	nop
 800734c:	20000018 	.word	0x20000018

08007350 <__libc_init_array>:
 8007350:	b570      	push	{r4, r5, r6, lr}
 8007352:	4d0d      	ldr	r5, [pc, #52]	@ (8007388 <__libc_init_array+0x38>)
 8007354:	4c0d      	ldr	r4, [pc, #52]	@ (800738c <__libc_init_array+0x3c>)
 8007356:	1b64      	subs	r4, r4, r5
 8007358:	10a4      	asrs	r4, r4, #2
 800735a:	2600      	movs	r6, #0
 800735c:	42a6      	cmp	r6, r4
 800735e:	d109      	bne.n	8007374 <__libc_init_array+0x24>
 8007360:	4d0b      	ldr	r5, [pc, #44]	@ (8007390 <__libc_init_array+0x40>)
 8007362:	4c0c      	ldr	r4, [pc, #48]	@ (8007394 <__libc_init_array+0x44>)
 8007364:	f001 fe2a 	bl	8008fbc <_init>
 8007368:	1b64      	subs	r4, r4, r5
 800736a:	10a4      	asrs	r4, r4, #2
 800736c:	2600      	movs	r6, #0
 800736e:	42a6      	cmp	r6, r4
 8007370:	d105      	bne.n	800737e <__libc_init_array+0x2e>
 8007372:	bd70      	pop	{r4, r5, r6, pc}
 8007374:	f855 3b04 	ldr.w	r3, [r5], #4
 8007378:	4798      	blx	r3
 800737a:	3601      	adds	r6, #1
 800737c:	e7ee      	b.n	800735c <__libc_init_array+0xc>
 800737e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007382:	4798      	blx	r3
 8007384:	3601      	adds	r6, #1
 8007386:	e7f2      	b.n	800736e <__libc_init_array+0x1e>
 8007388:	08009b38 	.word	0x08009b38
 800738c:	08009b38 	.word	0x08009b38
 8007390:	08009b38 	.word	0x08009b38
 8007394:	08009b3c 	.word	0x08009b3c

08007398 <__retarget_lock_init_recursive>:
 8007398:	4770      	bx	lr

0800739a <__retarget_lock_acquire_recursive>:
 800739a:	4770      	bx	lr

0800739c <__retarget_lock_release_recursive>:
 800739c:	4770      	bx	lr

0800739e <quorem>:
 800739e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073a2:	6903      	ldr	r3, [r0, #16]
 80073a4:	690c      	ldr	r4, [r1, #16]
 80073a6:	42a3      	cmp	r3, r4
 80073a8:	4607      	mov	r7, r0
 80073aa:	db7e      	blt.n	80074aa <quorem+0x10c>
 80073ac:	3c01      	subs	r4, #1
 80073ae:	f101 0814 	add.w	r8, r1, #20
 80073b2:	00a3      	lsls	r3, r4, #2
 80073b4:	f100 0514 	add.w	r5, r0, #20
 80073b8:	9300      	str	r3, [sp, #0]
 80073ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80073be:	9301      	str	r3, [sp, #4]
 80073c0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80073c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80073c8:	3301      	adds	r3, #1
 80073ca:	429a      	cmp	r2, r3
 80073cc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80073d0:	fbb2 f6f3 	udiv	r6, r2, r3
 80073d4:	d32e      	bcc.n	8007434 <quorem+0x96>
 80073d6:	f04f 0a00 	mov.w	sl, #0
 80073da:	46c4      	mov	ip, r8
 80073dc:	46ae      	mov	lr, r5
 80073de:	46d3      	mov	fp, sl
 80073e0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80073e4:	b298      	uxth	r0, r3
 80073e6:	fb06 a000 	mla	r0, r6, r0, sl
 80073ea:	0c02      	lsrs	r2, r0, #16
 80073ec:	0c1b      	lsrs	r3, r3, #16
 80073ee:	fb06 2303 	mla	r3, r6, r3, r2
 80073f2:	f8de 2000 	ldr.w	r2, [lr]
 80073f6:	b280      	uxth	r0, r0
 80073f8:	b292      	uxth	r2, r2
 80073fa:	1a12      	subs	r2, r2, r0
 80073fc:	445a      	add	r2, fp
 80073fe:	f8de 0000 	ldr.w	r0, [lr]
 8007402:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007406:	b29b      	uxth	r3, r3
 8007408:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800740c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007410:	b292      	uxth	r2, r2
 8007412:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007416:	45e1      	cmp	r9, ip
 8007418:	f84e 2b04 	str.w	r2, [lr], #4
 800741c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007420:	d2de      	bcs.n	80073e0 <quorem+0x42>
 8007422:	9b00      	ldr	r3, [sp, #0]
 8007424:	58eb      	ldr	r3, [r5, r3]
 8007426:	b92b      	cbnz	r3, 8007434 <quorem+0x96>
 8007428:	9b01      	ldr	r3, [sp, #4]
 800742a:	3b04      	subs	r3, #4
 800742c:	429d      	cmp	r5, r3
 800742e:	461a      	mov	r2, r3
 8007430:	d32f      	bcc.n	8007492 <quorem+0xf4>
 8007432:	613c      	str	r4, [r7, #16]
 8007434:	4638      	mov	r0, r7
 8007436:	f001 f979 	bl	800872c <__mcmp>
 800743a:	2800      	cmp	r0, #0
 800743c:	db25      	blt.n	800748a <quorem+0xec>
 800743e:	4629      	mov	r1, r5
 8007440:	2000      	movs	r0, #0
 8007442:	f858 2b04 	ldr.w	r2, [r8], #4
 8007446:	f8d1 c000 	ldr.w	ip, [r1]
 800744a:	fa1f fe82 	uxth.w	lr, r2
 800744e:	fa1f f38c 	uxth.w	r3, ip
 8007452:	eba3 030e 	sub.w	r3, r3, lr
 8007456:	4403      	add	r3, r0
 8007458:	0c12      	lsrs	r2, r2, #16
 800745a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800745e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007462:	b29b      	uxth	r3, r3
 8007464:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007468:	45c1      	cmp	r9, r8
 800746a:	f841 3b04 	str.w	r3, [r1], #4
 800746e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007472:	d2e6      	bcs.n	8007442 <quorem+0xa4>
 8007474:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007478:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800747c:	b922      	cbnz	r2, 8007488 <quorem+0xea>
 800747e:	3b04      	subs	r3, #4
 8007480:	429d      	cmp	r5, r3
 8007482:	461a      	mov	r2, r3
 8007484:	d30b      	bcc.n	800749e <quorem+0x100>
 8007486:	613c      	str	r4, [r7, #16]
 8007488:	3601      	adds	r6, #1
 800748a:	4630      	mov	r0, r6
 800748c:	b003      	add	sp, #12
 800748e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007492:	6812      	ldr	r2, [r2, #0]
 8007494:	3b04      	subs	r3, #4
 8007496:	2a00      	cmp	r2, #0
 8007498:	d1cb      	bne.n	8007432 <quorem+0x94>
 800749a:	3c01      	subs	r4, #1
 800749c:	e7c6      	b.n	800742c <quorem+0x8e>
 800749e:	6812      	ldr	r2, [r2, #0]
 80074a0:	3b04      	subs	r3, #4
 80074a2:	2a00      	cmp	r2, #0
 80074a4:	d1ef      	bne.n	8007486 <quorem+0xe8>
 80074a6:	3c01      	subs	r4, #1
 80074a8:	e7ea      	b.n	8007480 <quorem+0xe2>
 80074aa:	2000      	movs	r0, #0
 80074ac:	e7ee      	b.n	800748c <quorem+0xee>
	...

080074b0 <_dtoa_r>:
 80074b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074b4:	69c7      	ldr	r7, [r0, #28]
 80074b6:	b099      	sub	sp, #100	@ 0x64
 80074b8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80074bc:	ec55 4b10 	vmov	r4, r5, d0
 80074c0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80074c2:	9109      	str	r1, [sp, #36]	@ 0x24
 80074c4:	4683      	mov	fp, r0
 80074c6:	920e      	str	r2, [sp, #56]	@ 0x38
 80074c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80074ca:	b97f      	cbnz	r7, 80074ec <_dtoa_r+0x3c>
 80074cc:	2010      	movs	r0, #16
 80074ce:	f000 fdfd 	bl	80080cc <malloc>
 80074d2:	4602      	mov	r2, r0
 80074d4:	f8cb 001c 	str.w	r0, [fp, #28]
 80074d8:	b920      	cbnz	r0, 80074e4 <_dtoa_r+0x34>
 80074da:	4ba7      	ldr	r3, [pc, #668]	@ (8007778 <_dtoa_r+0x2c8>)
 80074dc:	21ef      	movs	r1, #239	@ 0xef
 80074de:	48a7      	ldr	r0, [pc, #668]	@ (800777c <_dtoa_r+0x2cc>)
 80074e0:	f001 fcbc 	bl	8008e5c <__assert_func>
 80074e4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80074e8:	6007      	str	r7, [r0, #0]
 80074ea:	60c7      	str	r7, [r0, #12]
 80074ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 80074f0:	6819      	ldr	r1, [r3, #0]
 80074f2:	b159      	cbz	r1, 800750c <_dtoa_r+0x5c>
 80074f4:	685a      	ldr	r2, [r3, #4]
 80074f6:	604a      	str	r2, [r1, #4]
 80074f8:	2301      	movs	r3, #1
 80074fa:	4093      	lsls	r3, r2
 80074fc:	608b      	str	r3, [r1, #8]
 80074fe:	4658      	mov	r0, fp
 8007500:	f000 feda 	bl	80082b8 <_Bfree>
 8007504:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007508:	2200      	movs	r2, #0
 800750a:	601a      	str	r2, [r3, #0]
 800750c:	1e2b      	subs	r3, r5, #0
 800750e:	bfb9      	ittee	lt
 8007510:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007514:	9303      	strlt	r3, [sp, #12]
 8007516:	2300      	movge	r3, #0
 8007518:	6033      	strge	r3, [r6, #0]
 800751a:	9f03      	ldr	r7, [sp, #12]
 800751c:	4b98      	ldr	r3, [pc, #608]	@ (8007780 <_dtoa_r+0x2d0>)
 800751e:	bfbc      	itt	lt
 8007520:	2201      	movlt	r2, #1
 8007522:	6032      	strlt	r2, [r6, #0]
 8007524:	43bb      	bics	r3, r7
 8007526:	d112      	bne.n	800754e <_dtoa_r+0x9e>
 8007528:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800752a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800752e:	6013      	str	r3, [r2, #0]
 8007530:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007534:	4323      	orrs	r3, r4
 8007536:	f000 854d 	beq.w	8007fd4 <_dtoa_r+0xb24>
 800753a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800753c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007794 <_dtoa_r+0x2e4>
 8007540:	2b00      	cmp	r3, #0
 8007542:	f000 854f 	beq.w	8007fe4 <_dtoa_r+0xb34>
 8007546:	f10a 0303 	add.w	r3, sl, #3
 800754a:	f000 bd49 	b.w	8007fe0 <_dtoa_r+0xb30>
 800754e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007552:	2200      	movs	r2, #0
 8007554:	ec51 0b17 	vmov	r0, r1, d7
 8007558:	2300      	movs	r3, #0
 800755a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800755e:	f7f9 fab3 	bl	8000ac8 <__aeabi_dcmpeq>
 8007562:	4680      	mov	r8, r0
 8007564:	b158      	cbz	r0, 800757e <_dtoa_r+0xce>
 8007566:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007568:	2301      	movs	r3, #1
 800756a:	6013      	str	r3, [r2, #0]
 800756c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800756e:	b113      	cbz	r3, 8007576 <_dtoa_r+0xc6>
 8007570:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007572:	4b84      	ldr	r3, [pc, #528]	@ (8007784 <_dtoa_r+0x2d4>)
 8007574:	6013      	str	r3, [r2, #0]
 8007576:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007798 <_dtoa_r+0x2e8>
 800757a:	f000 bd33 	b.w	8007fe4 <_dtoa_r+0xb34>
 800757e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007582:	aa16      	add	r2, sp, #88	@ 0x58
 8007584:	a917      	add	r1, sp, #92	@ 0x5c
 8007586:	4658      	mov	r0, fp
 8007588:	f001 f980 	bl	800888c <__d2b>
 800758c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007590:	4681      	mov	r9, r0
 8007592:	2e00      	cmp	r6, #0
 8007594:	d077      	beq.n	8007686 <_dtoa_r+0x1d6>
 8007596:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007598:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800759c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80075a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80075a4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80075a8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80075ac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80075b0:	4619      	mov	r1, r3
 80075b2:	2200      	movs	r2, #0
 80075b4:	4b74      	ldr	r3, [pc, #464]	@ (8007788 <_dtoa_r+0x2d8>)
 80075b6:	f7f8 fe67 	bl	8000288 <__aeabi_dsub>
 80075ba:	a369      	add	r3, pc, #420	@ (adr r3, 8007760 <_dtoa_r+0x2b0>)
 80075bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075c0:	f7f9 f81a 	bl	80005f8 <__aeabi_dmul>
 80075c4:	a368      	add	r3, pc, #416	@ (adr r3, 8007768 <_dtoa_r+0x2b8>)
 80075c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ca:	f7f8 fe5f 	bl	800028c <__adddf3>
 80075ce:	4604      	mov	r4, r0
 80075d0:	4630      	mov	r0, r6
 80075d2:	460d      	mov	r5, r1
 80075d4:	f7f8 ffa6 	bl	8000524 <__aeabi_i2d>
 80075d8:	a365      	add	r3, pc, #404	@ (adr r3, 8007770 <_dtoa_r+0x2c0>)
 80075da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075de:	f7f9 f80b 	bl	80005f8 <__aeabi_dmul>
 80075e2:	4602      	mov	r2, r0
 80075e4:	460b      	mov	r3, r1
 80075e6:	4620      	mov	r0, r4
 80075e8:	4629      	mov	r1, r5
 80075ea:	f7f8 fe4f 	bl	800028c <__adddf3>
 80075ee:	4604      	mov	r4, r0
 80075f0:	460d      	mov	r5, r1
 80075f2:	f7f9 fab1 	bl	8000b58 <__aeabi_d2iz>
 80075f6:	2200      	movs	r2, #0
 80075f8:	4607      	mov	r7, r0
 80075fa:	2300      	movs	r3, #0
 80075fc:	4620      	mov	r0, r4
 80075fe:	4629      	mov	r1, r5
 8007600:	f7f9 fa6c 	bl	8000adc <__aeabi_dcmplt>
 8007604:	b140      	cbz	r0, 8007618 <_dtoa_r+0x168>
 8007606:	4638      	mov	r0, r7
 8007608:	f7f8 ff8c 	bl	8000524 <__aeabi_i2d>
 800760c:	4622      	mov	r2, r4
 800760e:	462b      	mov	r3, r5
 8007610:	f7f9 fa5a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007614:	b900      	cbnz	r0, 8007618 <_dtoa_r+0x168>
 8007616:	3f01      	subs	r7, #1
 8007618:	2f16      	cmp	r7, #22
 800761a:	d851      	bhi.n	80076c0 <_dtoa_r+0x210>
 800761c:	4b5b      	ldr	r3, [pc, #364]	@ (800778c <_dtoa_r+0x2dc>)
 800761e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007626:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800762a:	f7f9 fa57 	bl	8000adc <__aeabi_dcmplt>
 800762e:	2800      	cmp	r0, #0
 8007630:	d048      	beq.n	80076c4 <_dtoa_r+0x214>
 8007632:	3f01      	subs	r7, #1
 8007634:	2300      	movs	r3, #0
 8007636:	9312      	str	r3, [sp, #72]	@ 0x48
 8007638:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800763a:	1b9b      	subs	r3, r3, r6
 800763c:	1e5a      	subs	r2, r3, #1
 800763e:	bf44      	itt	mi
 8007640:	f1c3 0801 	rsbmi	r8, r3, #1
 8007644:	2300      	movmi	r3, #0
 8007646:	9208      	str	r2, [sp, #32]
 8007648:	bf54      	ite	pl
 800764a:	f04f 0800 	movpl.w	r8, #0
 800764e:	9308      	strmi	r3, [sp, #32]
 8007650:	2f00      	cmp	r7, #0
 8007652:	db39      	blt.n	80076c8 <_dtoa_r+0x218>
 8007654:	9b08      	ldr	r3, [sp, #32]
 8007656:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007658:	443b      	add	r3, r7
 800765a:	9308      	str	r3, [sp, #32]
 800765c:	2300      	movs	r3, #0
 800765e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007660:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007662:	2b09      	cmp	r3, #9
 8007664:	d864      	bhi.n	8007730 <_dtoa_r+0x280>
 8007666:	2b05      	cmp	r3, #5
 8007668:	bfc4      	itt	gt
 800766a:	3b04      	subgt	r3, #4
 800766c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800766e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007670:	f1a3 0302 	sub.w	r3, r3, #2
 8007674:	bfcc      	ite	gt
 8007676:	2400      	movgt	r4, #0
 8007678:	2401      	movle	r4, #1
 800767a:	2b03      	cmp	r3, #3
 800767c:	d863      	bhi.n	8007746 <_dtoa_r+0x296>
 800767e:	e8df f003 	tbb	[pc, r3]
 8007682:	372a      	.short	0x372a
 8007684:	5535      	.short	0x5535
 8007686:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800768a:	441e      	add	r6, r3
 800768c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007690:	2b20      	cmp	r3, #32
 8007692:	bfc1      	itttt	gt
 8007694:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007698:	409f      	lslgt	r7, r3
 800769a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800769e:	fa24 f303 	lsrgt.w	r3, r4, r3
 80076a2:	bfd6      	itet	le
 80076a4:	f1c3 0320 	rsble	r3, r3, #32
 80076a8:	ea47 0003 	orrgt.w	r0, r7, r3
 80076ac:	fa04 f003 	lslle.w	r0, r4, r3
 80076b0:	f7f8 ff28 	bl	8000504 <__aeabi_ui2d>
 80076b4:	2201      	movs	r2, #1
 80076b6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80076ba:	3e01      	subs	r6, #1
 80076bc:	9214      	str	r2, [sp, #80]	@ 0x50
 80076be:	e777      	b.n	80075b0 <_dtoa_r+0x100>
 80076c0:	2301      	movs	r3, #1
 80076c2:	e7b8      	b.n	8007636 <_dtoa_r+0x186>
 80076c4:	9012      	str	r0, [sp, #72]	@ 0x48
 80076c6:	e7b7      	b.n	8007638 <_dtoa_r+0x188>
 80076c8:	427b      	negs	r3, r7
 80076ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80076cc:	2300      	movs	r3, #0
 80076ce:	eba8 0807 	sub.w	r8, r8, r7
 80076d2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80076d4:	e7c4      	b.n	8007660 <_dtoa_r+0x1b0>
 80076d6:	2300      	movs	r3, #0
 80076d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80076da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80076dc:	2b00      	cmp	r3, #0
 80076de:	dc35      	bgt.n	800774c <_dtoa_r+0x29c>
 80076e0:	2301      	movs	r3, #1
 80076e2:	9300      	str	r3, [sp, #0]
 80076e4:	9307      	str	r3, [sp, #28]
 80076e6:	461a      	mov	r2, r3
 80076e8:	920e      	str	r2, [sp, #56]	@ 0x38
 80076ea:	e00b      	b.n	8007704 <_dtoa_r+0x254>
 80076ec:	2301      	movs	r3, #1
 80076ee:	e7f3      	b.n	80076d8 <_dtoa_r+0x228>
 80076f0:	2300      	movs	r3, #0
 80076f2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80076f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80076f6:	18fb      	adds	r3, r7, r3
 80076f8:	9300      	str	r3, [sp, #0]
 80076fa:	3301      	adds	r3, #1
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	9307      	str	r3, [sp, #28]
 8007700:	bfb8      	it	lt
 8007702:	2301      	movlt	r3, #1
 8007704:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007708:	2100      	movs	r1, #0
 800770a:	2204      	movs	r2, #4
 800770c:	f102 0514 	add.w	r5, r2, #20
 8007710:	429d      	cmp	r5, r3
 8007712:	d91f      	bls.n	8007754 <_dtoa_r+0x2a4>
 8007714:	6041      	str	r1, [r0, #4]
 8007716:	4658      	mov	r0, fp
 8007718:	f000 fd8e 	bl	8008238 <_Balloc>
 800771c:	4682      	mov	sl, r0
 800771e:	2800      	cmp	r0, #0
 8007720:	d13c      	bne.n	800779c <_dtoa_r+0x2ec>
 8007722:	4b1b      	ldr	r3, [pc, #108]	@ (8007790 <_dtoa_r+0x2e0>)
 8007724:	4602      	mov	r2, r0
 8007726:	f240 11af 	movw	r1, #431	@ 0x1af
 800772a:	e6d8      	b.n	80074de <_dtoa_r+0x2e>
 800772c:	2301      	movs	r3, #1
 800772e:	e7e0      	b.n	80076f2 <_dtoa_r+0x242>
 8007730:	2401      	movs	r4, #1
 8007732:	2300      	movs	r3, #0
 8007734:	9309      	str	r3, [sp, #36]	@ 0x24
 8007736:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007738:	f04f 33ff 	mov.w	r3, #4294967295
 800773c:	9300      	str	r3, [sp, #0]
 800773e:	9307      	str	r3, [sp, #28]
 8007740:	2200      	movs	r2, #0
 8007742:	2312      	movs	r3, #18
 8007744:	e7d0      	b.n	80076e8 <_dtoa_r+0x238>
 8007746:	2301      	movs	r3, #1
 8007748:	930b      	str	r3, [sp, #44]	@ 0x2c
 800774a:	e7f5      	b.n	8007738 <_dtoa_r+0x288>
 800774c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800774e:	9300      	str	r3, [sp, #0]
 8007750:	9307      	str	r3, [sp, #28]
 8007752:	e7d7      	b.n	8007704 <_dtoa_r+0x254>
 8007754:	3101      	adds	r1, #1
 8007756:	0052      	lsls	r2, r2, #1
 8007758:	e7d8      	b.n	800770c <_dtoa_r+0x25c>
 800775a:	bf00      	nop
 800775c:	f3af 8000 	nop.w
 8007760:	636f4361 	.word	0x636f4361
 8007764:	3fd287a7 	.word	0x3fd287a7
 8007768:	8b60c8b3 	.word	0x8b60c8b3
 800776c:	3fc68a28 	.word	0x3fc68a28
 8007770:	509f79fb 	.word	0x509f79fb
 8007774:	3fd34413 	.word	0x3fd34413
 8007778:	080097fd 	.word	0x080097fd
 800777c:	08009814 	.word	0x08009814
 8007780:	7ff00000 	.word	0x7ff00000
 8007784:	080097cd 	.word	0x080097cd
 8007788:	3ff80000 	.word	0x3ff80000
 800778c:	08009910 	.word	0x08009910
 8007790:	0800986c 	.word	0x0800986c
 8007794:	080097f9 	.word	0x080097f9
 8007798:	080097cc 	.word	0x080097cc
 800779c:	f8db 301c 	ldr.w	r3, [fp, #28]
 80077a0:	6018      	str	r0, [r3, #0]
 80077a2:	9b07      	ldr	r3, [sp, #28]
 80077a4:	2b0e      	cmp	r3, #14
 80077a6:	f200 80a4 	bhi.w	80078f2 <_dtoa_r+0x442>
 80077aa:	2c00      	cmp	r4, #0
 80077ac:	f000 80a1 	beq.w	80078f2 <_dtoa_r+0x442>
 80077b0:	2f00      	cmp	r7, #0
 80077b2:	dd33      	ble.n	800781c <_dtoa_r+0x36c>
 80077b4:	4bad      	ldr	r3, [pc, #692]	@ (8007a6c <_dtoa_r+0x5bc>)
 80077b6:	f007 020f 	and.w	r2, r7, #15
 80077ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80077be:	ed93 7b00 	vldr	d7, [r3]
 80077c2:	05f8      	lsls	r0, r7, #23
 80077c4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80077c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80077cc:	d516      	bpl.n	80077fc <_dtoa_r+0x34c>
 80077ce:	4ba8      	ldr	r3, [pc, #672]	@ (8007a70 <_dtoa_r+0x5c0>)
 80077d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80077d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80077d8:	f7f9 f838 	bl	800084c <__aeabi_ddiv>
 80077dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077e0:	f004 040f 	and.w	r4, r4, #15
 80077e4:	2603      	movs	r6, #3
 80077e6:	4da2      	ldr	r5, [pc, #648]	@ (8007a70 <_dtoa_r+0x5c0>)
 80077e8:	b954      	cbnz	r4, 8007800 <_dtoa_r+0x350>
 80077ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80077f2:	f7f9 f82b 	bl	800084c <__aeabi_ddiv>
 80077f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077fa:	e028      	b.n	800784e <_dtoa_r+0x39e>
 80077fc:	2602      	movs	r6, #2
 80077fe:	e7f2      	b.n	80077e6 <_dtoa_r+0x336>
 8007800:	07e1      	lsls	r1, r4, #31
 8007802:	d508      	bpl.n	8007816 <_dtoa_r+0x366>
 8007804:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007808:	e9d5 2300 	ldrd	r2, r3, [r5]
 800780c:	f7f8 fef4 	bl	80005f8 <__aeabi_dmul>
 8007810:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007814:	3601      	adds	r6, #1
 8007816:	1064      	asrs	r4, r4, #1
 8007818:	3508      	adds	r5, #8
 800781a:	e7e5      	b.n	80077e8 <_dtoa_r+0x338>
 800781c:	f000 80d2 	beq.w	80079c4 <_dtoa_r+0x514>
 8007820:	427c      	negs	r4, r7
 8007822:	4b92      	ldr	r3, [pc, #584]	@ (8007a6c <_dtoa_r+0x5bc>)
 8007824:	4d92      	ldr	r5, [pc, #584]	@ (8007a70 <_dtoa_r+0x5c0>)
 8007826:	f004 020f 	and.w	r2, r4, #15
 800782a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800782e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007832:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007836:	f7f8 fedf 	bl	80005f8 <__aeabi_dmul>
 800783a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800783e:	1124      	asrs	r4, r4, #4
 8007840:	2300      	movs	r3, #0
 8007842:	2602      	movs	r6, #2
 8007844:	2c00      	cmp	r4, #0
 8007846:	f040 80b2 	bne.w	80079ae <_dtoa_r+0x4fe>
 800784a:	2b00      	cmp	r3, #0
 800784c:	d1d3      	bne.n	80077f6 <_dtoa_r+0x346>
 800784e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007850:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007854:	2b00      	cmp	r3, #0
 8007856:	f000 80b7 	beq.w	80079c8 <_dtoa_r+0x518>
 800785a:	4b86      	ldr	r3, [pc, #536]	@ (8007a74 <_dtoa_r+0x5c4>)
 800785c:	2200      	movs	r2, #0
 800785e:	4620      	mov	r0, r4
 8007860:	4629      	mov	r1, r5
 8007862:	f7f9 f93b 	bl	8000adc <__aeabi_dcmplt>
 8007866:	2800      	cmp	r0, #0
 8007868:	f000 80ae 	beq.w	80079c8 <_dtoa_r+0x518>
 800786c:	9b07      	ldr	r3, [sp, #28]
 800786e:	2b00      	cmp	r3, #0
 8007870:	f000 80aa 	beq.w	80079c8 <_dtoa_r+0x518>
 8007874:	9b00      	ldr	r3, [sp, #0]
 8007876:	2b00      	cmp	r3, #0
 8007878:	dd37      	ble.n	80078ea <_dtoa_r+0x43a>
 800787a:	1e7b      	subs	r3, r7, #1
 800787c:	9304      	str	r3, [sp, #16]
 800787e:	4620      	mov	r0, r4
 8007880:	4b7d      	ldr	r3, [pc, #500]	@ (8007a78 <_dtoa_r+0x5c8>)
 8007882:	2200      	movs	r2, #0
 8007884:	4629      	mov	r1, r5
 8007886:	f7f8 feb7 	bl	80005f8 <__aeabi_dmul>
 800788a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800788e:	9c00      	ldr	r4, [sp, #0]
 8007890:	3601      	adds	r6, #1
 8007892:	4630      	mov	r0, r6
 8007894:	f7f8 fe46 	bl	8000524 <__aeabi_i2d>
 8007898:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800789c:	f7f8 feac 	bl	80005f8 <__aeabi_dmul>
 80078a0:	4b76      	ldr	r3, [pc, #472]	@ (8007a7c <_dtoa_r+0x5cc>)
 80078a2:	2200      	movs	r2, #0
 80078a4:	f7f8 fcf2 	bl	800028c <__adddf3>
 80078a8:	4605      	mov	r5, r0
 80078aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80078ae:	2c00      	cmp	r4, #0
 80078b0:	f040 808d 	bne.w	80079ce <_dtoa_r+0x51e>
 80078b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078b8:	4b71      	ldr	r3, [pc, #452]	@ (8007a80 <_dtoa_r+0x5d0>)
 80078ba:	2200      	movs	r2, #0
 80078bc:	f7f8 fce4 	bl	8000288 <__aeabi_dsub>
 80078c0:	4602      	mov	r2, r0
 80078c2:	460b      	mov	r3, r1
 80078c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80078c8:	462a      	mov	r2, r5
 80078ca:	4633      	mov	r3, r6
 80078cc:	f7f9 f924 	bl	8000b18 <__aeabi_dcmpgt>
 80078d0:	2800      	cmp	r0, #0
 80078d2:	f040 828b 	bne.w	8007dec <_dtoa_r+0x93c>
 80078d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078da:	462a      	mov	r2, r5
 80078dc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80078e0:	f7f9 f8fc 	bl	8000adc <__aeabi_dcmplt>
 80078e4:	2800      	cmp	r0, #0
 80078e6:	f040 8128 	bne.w	8007b3a <_dtoa_r+0x68a>
 80078ea:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80078ee:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80078f2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	f2c0 815a 	blt.w	8007bae <_dtoa_r+0x6fe>
 80078fa:	2f0e      	cmp	r7, #14
 80078fc:	f300 8157 	bgt.w	8007bae <_dtoa_r+0x6fe>
 8007900:	4b5a      	ldr	r3, [pc, #360]	@ (8007a6c <_dtoa_r+0x5bc>)
 8007902:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007906:	ed93 7b00 	vldr	d7, [r3]
 800790a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800790c:	2b00      	cmp	r3, #0
 800790e:	ed8d 7b00 	vstr	d7, [sp]
 8007912:	da03      	bge.n	800791c <_dtoa_r+0x46c>
 8007914:	9b07      	ldr	r3, [sp, #28]
 8007916:	2b00      	cmp	r3, #0
 8007918:	f340 8101 	ble.w	8007b1e <_dtoa_r+0x66e>
 800791c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007920:	4656      	mov	r6, sl
 8007922:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007926:	4620      	mov	r0, r4
 8007928:	4629      	mov	r1, r5
 800792a:	f7f8 ff8f 	bl	800084c <__aeabi_ddiv>
 800792e:	f7f9 f913 	bl	8000b58 <__aeabi_d2iz>
 8007932:	4680      	mov	r8, r0
 8007934:	f7f8 fdf6 	bl	8000524 <__aeabi_i2d>
 8007938:	e9dd 2300 	ldrd	r2, r3, [sp]
 800793c:	f7f8 fe5c 	bl	80005f8 <__aeabi_dmul>
 8007940:	4602      	mov	r2, r0
 8007942:	460b      	mov	r3, r1
 8007944:	4620      	mov	r0, r4
 8007946:	4629      	mov	r1, r5
 8007948:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800794c:	f7f8 fc9c 	bl	8000288 <__aeabi_dsub>
 8007950:	f806 4b01 	strb.w	r4, [r6], #1
 8007954:	9d07      	ldr	r5, [sp, #28]
 8007956:	eba6 040a 	sub.w	r4, r6, sl
 800795a:	42a5      	cmp	r5, r4
 800795c:	4602      	mov	r2, r0
 800795e:	460b      	mov	r3, r1
 8007960:	f040 8117 	bne.w	8007b92 <_dtoa_r+0x6e2>
 8007964:	f7f8 fc92 	bl	800028c <__adddf3>
 8007968:	e9dd 2300 	ldrd	r2, r3, [sp]
 800796c:	4604      	mov	r4, r0
 800796e:	460d      	mov	r5, r1
 8007970:	f7f9 f8d2 	bl	8000b18 <__aeabi_dcmpgt>
 8007974:	2800      	cmp	r0, #0
 8007976:	f040 80f9 	bne.w	8007b6c <_dtoa_r+0x6bc>
 800797a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800797e:	4620      	mov	r0, r4
 8007980:	4629      	mov	r1, r5
 8007982:	f7f9 f8a1 	bl	8000ac8 <__aeabi_dcmpeq>
 8007986:	b118      	cbz	r0, 8007990 <_dtoa_r+0x4e0>
 8007988:	f018 0f01 	tst.w	r8, #1
 800798c:	f040 80ee 	bne.w	8007b6c <_dtoa_r+0x6bc>
 8007990:	4649      	mov	r1, r9
 8007992:	4658      	mov	r0, fp
 8007994:	f000 fc90 	bl	80082b8 <_Bfree>
 8007998:	2300      	movs	r3, #0
 800799a:	7033      	strb	r3, [r6, #0]
 800799c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800799e:	3701      	adds	r7, #1
 80079a0:	601f      	str	r7, [r3, #0]
 80079a2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	f000 831d 	beq.w	8007fe4 <_dtoa_r+0xb34>
 80079aa:	601e      	str	r6, [r3, #0]
 80079ac:	e31a      	b.n	8007fe4 <_dtoa_r+0xb34>
 80079ae:	07e2      	lsls	r2, r4, #31
 80079b0:	d505      	bpl.n	80079be <_dtoa_r+0x50e>
 80079b2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80079b6:	f7f8 fe1f 	bl	80005f8 <__aeabi_dmul>
 80079ba:	3601      	adds	r6, #1
 80079bc:	2301      	movs	r3, #1
 80079be:	1064      	asrs	r4, r4, #1
 80079c0:	3508      	adds	r5, #8
 80079c2:	e73f      	b.n	8007844 <_dtoa_r+0x394>
 80079c4:	2602      	movs	r6, #2
 80079c6:	e742      	b.n	800784e <_dtoa_r+0x39e>
 80079c8:	9c07      	ldr	r4, [sp, #28]
 80079ca:	9704      	str	r7, [sp, #16]
 80079cc:	e761      	b.n	8007892 <_dtoa_r+0x3e2>
 80079ce:	4b27      	ldr	r3, [pc, #156]	@ (8007a6c <_dtoa_r+0x5bc>)
 80079d0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80079d2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80079d6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80079da:	4454      	add	r4, sl
 80079dc:	2900      	cmp	r1, #0
 80079de:	d053      	beq.n	8007a88 <_dtoa_r+0x5d8>
 80079e0:	4928      	ldr	r1, [pc, #160]	@ (8007a84 <_dtoa_r+0x5d4>)
 80079e2:	2000      	movs	r0, #0
 80079e4:	f7f8 ff32 	bl	800084c <__aeabi_ddiv>
 80079e8:	4633      	mov	r3, r6
 80079ea:	462a      	mov	r2, r5
 80079ec:	f7f8 fc4c 	bl	8000288 <__aeabi_dsub>
 80079f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80079f4:	4656      	mov	r6, sl
 80079f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079fa:	f7f9 f8ad 	bl	8000b58 <__aeabi_d2iz>
 80079fe:	4605      	mov	r5, r0
 8007a00:	f7f8 fd90 	bl	8000524 <__aeabi_i2d>
 8007a04:	4602      	mov	r2, r0
 8007a06:	460b      	mov	r3, r1
 8007a08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a0c:	f7f8 fc3c 	bl	8000288 <__aeabi_dsub>
 8007a10:	3530      	adds	r5, #48	@ 0x30
 8007a12:	4602      	mov	r2, r0
 8007a14:	460b      	mov	r3, r1
 8007a16:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007a1a:	f806 5b01 	strb.w	r5, [r6], #1
 8007a1e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007a22:	f7f9 f85b 	bl	8000adc <__aeabi_dcmplt>
 8007a26:	2800      	cmp	r0, #0
 8007a28:	d171      	bne.n	8007b0e <_dtoa_r+0x65e>
 8007a2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a2e:	4911      	ldr	r1, [pc, #68]	@ (8007a74 <_dtoa_r+0x5c4>)
 8007a30:	2000      	movs	r0, #0
 8007a32:	f7f8 fc29 	bl	8000288 <__aeabi_dsub>
 8007a36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007a3a:	f7f9 f84f 	bl	8000adc <__aeabi_dcmplt>
 8007a3e:	2800      	cmp	r0, #0
 8007a40:	f040 8095 	bne.w	8007b6e <_dtoa_r+0x6be>
 8007a44:	42a6      	cmp	r6, r4
 8007a46:	f43f af50 	beq.w	80078ea <_dtoa_r+0x43a>
 8007a4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007a4e:	4b0a      	ldr	r3, [pc, #40]	@ (8007a78 <_dtoa_r+0x5c8>)
 8007a50:	2200      	movs	r2, #0
 8007a52:	f7f8 fdd1 	bl	80005f8 <__aeabi_dmul>
 8007a56:	4b08      	ldr	r3, [pc, #32]	@ (8007a78 <_dtoa_r+0x5c8>)
 8007a58:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a62:	f7f8 fdc9 	bl	80005f8 <__aeabi_dmul>
 8007a66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a6a:	e7c4      	b.n	80079f6 <_dtoa_r+0x546>
 8007a6c:	08009910 	.word	0x08009910
 8007a70:	080098e8 	.word	0x080098e8
 8007a74:	3ff00000 	.word	0x3ff00000
 8007a78:	40240000 	.word	0x40240000
 8007a7c:	401c0000 	.word	0x401c0000
 8007a80:	40140000 	.word	0x40140000
 8007a84:	3fe00000 	.word	0x3fe00000
 8007a88:	4631      	mov	r1, r6
 8007a8a:	4628      	mov	r0, r5
 8007a8c:	f7f8 fdb4 	bl	80005f8 <__aeabi_dmul>
 8007a90:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007a94:	9415      	str	r4, [sp, #84]	@ 0x54
 8007a96:	4656      	mov	r6, sl
 8007a98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a9c:	f7f9 f85c 	bl	8000b58 <__aeabi_d2iz>
 8007aa0:	4605      	mov	r5, r0
 8007aa2:	f7f8 fd3f 	bl	8000524 <__aeabi_i2d>
 8007aa6:	4602      	mov	r2, r0
 8007aa8:	460b      	mov	r3, r1
 8007aaa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007aae:	f7f8 fbeb 	bl	8000288 <__aeabi_dsub>
 8007ab2:	3530      	adds	r5, #48	@ 0x30
 8007ab4:	f806 5b01 	strb.w	r5, [r6], #1
 8007ab8:	4602      	mov	r2, r0
 8007aba:	460b      	mov	r3, r1
 8007abc:	42a6      	cmp	r6, r4
 8007abe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007ac2:	f04f 0200 	mov.w	r2, #0
 8007ac6:	d124      	bne.n	8007b12 <_dtoa_r+0x662>
 8007ac8:	4bac      	ldr	r3, [pc, #688]	@ (8007d7c <_dtoa_r+0x8cc>)
 8007aca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007ace:	f7f8 fbdd 	bl	800028c <__adddf3>
 8007ad2:	4602      	mov	r2, r0
 8007ad4:	460b      	mov	r3, r1
 8007ad6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ada:	f7f9 f81d 	bl	8000b18 <__aeabi_dcmpgt>
 8007ade:	2800      	cmp	r0, #0
 8007ae0:	d145      	bne.n	8007b6e <_dtoa_r+0x6be>
 8007ae2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007ae6:	49a5      	ldr	r1, [pc, #660]	@ (8007d7c <_dtoa_r+0x8cc>)
 8007ae8:	2000      	movs	r0, #0
 8007aea:	f7f8 fbcd 	bl	8000288 <__aeabi_dsub>
 8007aee:	4602      	mov	r2, r0
 8007af0:	460b      	mov	r3, r1
 8007af2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007af6:	f7f8 fff1 	bl	8000adc <__aeabi_dcmplt>
 8007afa:	2800      	cmp	r0, #0
 8007afc:	f43f aef5 	beq.w	80078ea <_dtoa_r+0x43a>
 8007b00:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007b02:	1e73      	subs	r3, r6, #1
 8007b04:	9315      	str	r3, [sp, #84]	@ 0x54
 8007b06:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007b0a:	2b30      	cmp	r3, #48	@ 0x30
 8007b0c:	d0f8      	beq.n	8007b00 <_dtoa_r+0x650>
 8007b0e:	9f04      	ldr	r7, [sp, #16]
 8007b10:	e73e      	b.n	8007990 <_dtoa_r+0x4e0>
 8007b12:	4b9b      	ldr	r3, [pc, #620]	@ (8007d80 <_dtoa_r+0x8d0>)
 8007b14:	f7f8 fd70 	bl	80005f8 <__aeabi_dmul>
 8007b18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b1c:	e7bc      	b.n	8007a98 <_dtoa_r+0x5e8>
 8007b1e:	d10c      	bne.n	8007b3a <_dtoa_r+0x68a>
 8007b20:	4b98      	ldr	r3, [pc, #608]	@ (8007d84 <_dtoa_r+0x8d4>)
 8007b22:	2200      	movs	r2, #0
 8007b24:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b28:	f7f8 fd66 	bl	80005f8 <__aeabi_dmul>
 8007b2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b30:	f7f8 ffe8 	bl	8000b04 <__aeabi_dcmpge>
 8007b34:	2800      	cmp	r0, #0
 8007b36:	f000 8157 	beq.w	8007de8 <_dtoa_r+0x938>
 8007b3a:	2400      	movs	r4, #0
 8007b3c:	4625      	mov	r5, r4
 8007b3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b40:	43db      	mvns	r3, r3
 8007b42:	9304      	str	r3, [sp, #16]
 8007b44:	4656      	mov	r6, sl
 8007b46:	2700      	movs	r7, #0
 8007b48:	4621      	mov	r1, r4
 8007b4a:	4658      	mov	r0, fp
 8007b4c:	f000 fbb4 	bl	80082b8 <_Bfree>
 8007b50:	2d00      	cmp	r5, #0
 8007b52:	d0dc      	beq.n	8007b0e <_dtoa_r+0x65e>
 8007b54:	b12f      	cbz	r7, 8007b62 <_dtoa_r+0x6b2>
 8007b56:	42af      	cmp	r7, r5
 8007b58:	d003      	beq.n	8007b62 <_dtoa_r+0x6b2>
 8007b5a:	4639      	mov	r1, r7
 8007b5c:	4658      	mov	r0, fp
 8007b5e:	f000 fbab 	bl	80082b8 <_Bfree>
 8007b62:	4629      	mov	r1, r5
 8007b64:	4658      	mov	r0, fp
 8007b66:	f000 fba7 	bl	80082b8 <_Bfree>
 8007b6a:	e7d0      	b.n	8007b0e <_dtoa_r+0x65e>
 8007b6c:	9704      	str	r7, [sp, #16]
 8007b6e:	4633      	mov	r3, r6
 8007b70:	461e      	mov	r6, r3
 8007b72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b76:	2a39      	cmp	r2, #57	@ 0x39
 8007b78:	d107      	bne.n	8007b8a <_dtoa_r+0x6da>
 8007b7a:	459a      	cmp	sl, r3
 8007b7c:	d1f8      	bne.n	8007b70 <_dtoa_r+0x6c0>
 8007b7e:	9a04      	ldr	r2, [sp, #16]
 8007b80:	3201      	adds	r2, #1
 8007b82:	9204      	str	r2, [sp, #16]
 8007b84:	2230      	movs	r2, #48	@ 0x30
 8007b86:	f88a 2000 	strb.w	r2, [sl]
 8007b8a:	781a      	ldrb	r2, [r3, #0]
 8007b8c:	3201      	adds	r2, #1
 8007b8e:	701a      	strb	r2, [r3, #0]
 8007b90:	e7bd      	b.n	8007b0e <_dtoa_r+0x65e>
 8007b92:	4b7b      	ldr	r3, [pc, #492]	@ (8007d80 <_dtoa_r+0x8d0>)
 8007b94:	2200      	movs	r2, #0
 8007b96:	f7f8 fd2f 	bl	80005f8 <__aeabi_dmul>
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	4604      	mov	r4, r0
 8007ba0:	460d      	mov	r5, r1
 8007ba2:	f7f8 ff91 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ba6:	2800      	cmp	r0, #0
 8007ba8:	f43f aebb 	beq.w	8007922 <_dtoa_r+0x472>
 8007bac:	e6f0      	b.n	8007990 <_dtoa_r+0x4e0>
 8007bae:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007bb0:	2a00      	cmp	r2, #0
 8007bb2:	f000 80db 	beq.w	8007d6c <_dtoa_r+0x8bc>
 8007bb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007bb8:	2a01      	cmp	r2, #1
 8007bba:	f300 80bf 	bgt.w	8007d3c <_dtoa_r+0x88c>
 8007bbe:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007bc0:	2a00      	cmp	r2, #0
 8007bc2:	f000 80b7 	beq.w	8007d34 <_dtoa_r+0x884>
 8007bc6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007bca:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007bcc:	4646      	mov	r6, r8
 8007bce:	9a08      	ldr	r2, [sp, #32]
 8007bd0:	2101      	movs	r1, #1
 8007bd2:	441a      	add	r2, r3
 8007bd4:	4658      	mov	r0, fp
 8007bd6:	4498      	add	r8, r3
 8007bd8:	9208      	str	r2, [sp, #32]
 8007bda:	f000 fc21 	bl	8008420 <__i2b>
 8007bde:	4605      	mov	r5, r0
 8007be0:	b15e      	cbz	r6, 8007bfa <_dtoa_r+0x74a>
 8007be2:	9b08      	ldr	r3, [sp, #32]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	dd08      	ble.n	8007bfa <_dtoa_r+0x74a>
 8007be8:	42b3      	cmp	r3, r6
 8007bea:	9a08      	ldr	r2, [sp, #32]
 8007bec:	bfa8      	it	ge
 8007bee:	4633      	movge	r3, r6
 8007bf0:	eba8 0803 	sub.w	r8, r8, r3
 8007bf4:	1af6      	subs	r6, r6, r3
 8007bf6:	1ad3      	subs	r3, r2, r3
 8007bf8:	9308      	str	r3, [sp, #32]
 8007bfa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007bfc:	b1f3      	cbz	r3, 8007c3c <_dtoa_r+0x78c>
 8007bfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	f000 80b7 	beq.w	8007d74 <_dtoa_r+0x8c4>
 8007c06:	b18c      	cbz	r4, 8007c2c <_dtoa_r+0x77c>
 8007c08:	4629      	mov	r1, r5
 8007c0a:	4622      	mov	r2, r4
 8007c0c:	4658      	mov	r0, fp
 8007c0e:	f000 fcc7 	bl	80085a0 <__pow5mult>
 8007c12:	464a      	mov	r2, r9
 8007c14:	4601      	mov	r1, r0
 8007c16:	4605      	mov	r5, r0
 8007c18:	4658      	mov	r0, fp
 8007c1a:	f000 fc17 	bl	800844c <__multiply>
 8007c1e:	4649      	mov	r1, r9
 8007c20:	9004      	str	r0, [sp, #16]
 8007c22:	4658      	mov	r0, fp
 8007c24:	f000 fb48 	bl	80082b8 <_Bfree>
 8007c28:	9b04      	ldr	r3, [sp, #16]
 8007c2a:	4699      	mov	r9, r3
 8007c2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c2e:	1b1a      	subs	r2, r3, r4
 8007c30:	d004      	beq.n	8007c3c <_dtoa_r+0x78c>
 8007c32:	4649      	mov	r1, r9
 8007c34:	4658      	mov	r0, fp
 8007c36:	f000 fcb3 	bl	80085a0 <__pow5mult>
 8007c3a:	4681      	mov	r9, r0
 8007c3c:	2101      	movs	r1, #1
 8007c3e:	4658      	mov	r0, fp
 8007c40:	f000 fbee 	bl	8008420 <__i2b>
 8007c44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c46:	4604      	mov	r4, r0
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	f000 81cf 	beq.w	8007fec <_dtoa_r+0xb3c>
 8007c4e:	461a      	mov	r2, r3
 8007c50:	4601      	mov	r1, r0
 8007c52:	4658      	mov	r0, fp
 8007c54:	f000 fca4 	bl	80085a0 <__pow5mult>
 8007c58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c5a:	2b01      	cmp	r3, #1
 8007c5c:	4604      	mov	r4, r0
 8007c5e:	f300 8095 	bgt.w	8007d8c <_dtoa_r+0x8dc>
 8007c62:	9b02      	ldr	r3, [sp, #8]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	f040 8087 	bne.w	8007d78 <_dtoa_r+0x8c8>
 8007c6a:	9b03      	ldr	r3, [sp, #12]
 8007c6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	f040 8089 	bne.w	8007d88 <_dtoa_r+0x8d8>
 8007c76:	9b03      	ldr	r3, [sp, #12]
 8007c78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c7c:	0d1b      	lsrs	r3, r3, #20
 8007c7e:	051b      	lsls	r3, r3, #20
 8007c80:	b12b      	cbz	r3, 8007c8e <_dtoa_r+0x7de>
 8007c82:	9b08      	ldr	r3, [sp, #32]
 8007c84:	3301      	adds	r3, #1
 8007c86:	9308      	str	r3, [sp, #32]
 8007c88:	f108 0801 	add.w	r8, r8, #1
 8007c8c:	2301      	movs	r3, #1
 8007c8e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	f000 81b0 	beq.w	8007ff8 <_dtoa_r+0xb48>
 8007c98:	6923      	ldr	r3, [r4, #16]
 8007c9a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007c9e:	6918      	ldr	r0, [r3, #16]
 8007ca0:	f000 fb72 	bl	8008388 <__hi0bits>
 8007ca4:	f1c0 0020 	rsb	r0, r0, #32
 8007ca8:	9b08      	ldr	r3, [sp, #32]
 8007caa:	4418      	add	r0, r3
 8007cac:	f010 001f 	ands.w	r0, r0, #31
 8007cb0:	d077      	beq.n	8007da2 <_dtoa_r+0x8f2>
 8007cb2:	f1c0 0320 	rsb	r3, r0, #32
 8007cb6:	2b04      	cmp	r3, #4
 8007cb8:	dd6b      	ble.n	8007d92 <_dtoa_r+0x8e2>
 8007cba:	9b08      	ldr	r3, [sp, #32]
 8007cbc:	f1c0 001c 	rsb	r0, r0, #28
 8007cc0:	4403      	add	r3, r0
 8007cc2:	4480      	add	r8, r0
 8007cc4:	4406      	add	r6, r0
 8007cc6:	9308      	str	r3, [sp, #32]
 8007cc8:	f1b8 0f00 	cmp.w	r8, #0
 8007ccc:	dd05      	ble.n	8007cda <_dtoa_r+0x82a>
 8007cce:	4649      	mov	r1, r9
 8007cd0:	4642      	mov	r2, r8
 8007cd2:	4658      	mov	r0, fp
 8007cd4:	f000 fcbe 	bl	8008654 <__lshift>
 8007cd8:	4681      	mov	r9, r0
 8007cda:	9b08      	ldr	r3, [sp, #32]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	dd05      	ble.n	8007cec <_dtoa_r+0x83c>
 8007ce0:	4621      	mov	r1, r4
 8007ce2:	461a      	mov	r2, r3
 8007ce4:	4658      	mov	r0, fp
 8007ce6:	f000 fcb5 	bl	8008654 <__lshift>
 8007cea:	4604      	mov	r4, r0
 8007cec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d059      	beq.n	8007da6 <_dtoa_r+0x8f6>
 8007cf2:	4621      	mov	r1, r4
 8007cf4:	4648      	mov	r0, r9
 8007cf6:	f000 fd19 	bl	800872c <__mcmp>
 8007cfa:	2800      	cmp	r0, #0
 8007cfc:	da53      	bge.n	8007da6 <_dtoa_r+0x8f6>
 8007cfe:	1e7b      	subs	r3, r7, #1
 8007d00:	9304      	str	r3, [sp, #16]
 8007d02:	4649      	mov	r1, r9
 8007d04:	2300      	movs	r3, #0
 8007d06:	220a      	movs	r2, #10
 8007d08:	4658      	mov	r0, fp
 8007d0a:	f000 faf7 	bl	80082fc <__multadd>
 8007d0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d10:	4681      	mov	r9, r0
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	f000 8172 	beq.w	8007ffc <_dtoa_r+0xb4c>
 8007d18:	2300      	movs	r3, #0
 8007d1a:	4629      	mov	r1, r5
 8007d1c:	220a      	movs	r2, #10
 8007d1e:	4658      	mov	r0, fp
 8007d20:	f000 faec 	bl	80082fc <__multadd>
 8007d24:	9b00      	ldr	r3, [sp, #0]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	4605      	mov	r5, r0
 8007d2a:	dc67      	bgt.n	8007dfc <_dtoa_r+0x94c>
 8007d2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d2e:	2b02      	cmp	r3, #2
 8007d30:	dc41      	bgt.n	8007db6 <_dtoa_r+0x906>
 8007d32:	e063      	b.n	8007dfc <_dtoa_r+0x94c>
 8007d34:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007d36:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007d3a:	e746      	b.n	8007bca <_dtoa_r+0x71a>
 8007d3c:	9b07      	ldr	r3, [sp, #28]
 8007d3e:	1e5c      	subs	r4, r3, #1
 8007d40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d42:	42a3      	cmp	r3, r4
 8007d44:	bfbf      	itttt	lt
 8007d46:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007d48:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007d4a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007d4c:	1ae3      	sublt	r3, r4, r3
 8007d4e:	bfb4      	ite	lt
 8007d50:	18d2      	addlt	r2, r2, r3
 8007d52:	1b1c      	subge	r4, r3, r4
 8007d54:	9b07      	ldr	r3, [sp, #28]
 8007d56:	bfbc      	itt	lt
 8007d58:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007d5a:	2400      	movlt	r4, #0
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	bfb5      	itete	lt
 8007d60:	eba8 0603 	sublt.w	r6, r8, r3
 8007d64:	9b07      	ldrge	r3, [sp, #28]
 8007d66:	2300      	movlt	r3, #0
 8007d68:	4646      	movge	r6, r8
 8007d6a:	e730      	b.n	8007bce <_dtoa_r+0x71e>
 8007d6c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007d6e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007d70:	4646      	mov	r6, r8
 8007d72:	e735      	b.n	8007be0 <_dtoa_r+0x730>
 8007d74:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007d76:	e75c      	b.n	8007c32 <_dtoa_r+0x782>
 8007d78:	2300      	movs	r3, #0
 8007d7a:	e788      	b.n	8007c8e <_dtoa_r+0x7de>
 8007d7c:	3fe00000 	.word	0x3fe00000
 8007d80:	40240000 	.word	0x40240000
 8007d84:	40140000 	.word	0x40140000
 8007d88:	9b02      	ldr	r3, [sp, #8]
 8007d8a:	e780      	b.n	8007c8e <_dtoa_r+0x7de>
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d90:	e782      	b.n	8007c98 <_dtoa_r+0x7e8>
 8007d92:	d099      	beq.n	8007cc8 <_dtoa_r+0x818>
 8007d94:	9a08      	ldr	r2, [sp, #32]
 8007d96:	331c      	adds	r3, #28
 8007d98:	441a      	add	r2, r3
 8007d9a:	4498      	add	r8, r3
 8007d9c:	441e      	add	r6, r3
 8007d9e:	9208      	str	r2, [sp, #32]
 8007da0:	e792      	b.n	8007cc8 <_dtoa_r+0x818>
 8007da2:	4603      	mov	r3, r0
 8007da4:	e7f6      	b.n	8007d94 <_dtoa_r+0x8e4>
 8007da6:	9b07      	ldr	r3, [sp, #28]
 8007da8:	9704      	str	r7, [sp, #16]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	dc20      	bgt.n	8007df0 <_dtoa_r+0x940>
 8007dae:	9300      	str	r3, [sp, #0]
 8007db0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007db2:	2b02      	cmp	r3, #2
 8007db4:	dd1e      	ble.n	8007df4 <_dtoa_r+0x944>
 8007db6:	9b00      	ldr	r3, [sp, #0]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	f47f aec0 	bne.w	8007b3e <_dtoa_r+0x68e>
 8007dbe:	4621      	mov	r1, r4
 8007dc0:	2205      	movs	r2, #5
 8007dc2:	4658      	mov	r0, fp
 8007dc4:	f000 fa9a 	bl	80082fc <__multadd>
 8007dc8:	4601      	mov	r1, r0
 8007dca:	4604      	mov	r4, r0
 8007dcc:	4648      	mov	r0, r9
 8007dce:	f000 fcad 	bl	800872c <__mcmp>
 8007dd2:	2800      	cmp	r0, #0
 8007dd4:	f77f aeb3 	ble.w	8007b3e <_dtoa_r+0x68e>
 8007dd8:	4656      	mov	r6, sl
 8007dda:	2331      	movs	r3, #49	@ 0x31
 8007ddc:	f806 3b01 	strb.w	r3, [r6], #1
 8007de0:	9b04      	ldr	r3, [sp, #16]
 8007de2:	3301      	adds	r3, #1
 8007de4:	9304      	str	r3, [sp, #16]
 8007de6:	e6ae      	b.n	8007b46 <_dtoa_r+0x696>
 8007de8:	9c07      	ldr	r4, [sp, #28]
 8007dea:	9704      	str	r7, [sp, #16]
 8007dec:	4625      	mov	r5, r4
 8007dee:	e7f3      	b.n	8007dd8 <_dtoa_r+0x928>
 8007df0:	9b07      	ldr	r3, [sp, #28]
 8007df2:	9300      	str	r3, [sp, #0]
 8007df4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	f000 8104 	beq.w	8008004 <_dtoa_r+0xb54>
 8007dfc:	2e00      	cmp	r6, #0
 8007dfe:	dd05      	ble.n	8007e0c <_dtoa_r+0x95c>
 8007e00:	4629      	mov	r1, r5
 8007e02:	4632      	mov	r2, r6
 8007e04:	4658      	mov	r0, fp
 8007e06:	f000 fc25 	bl	8008654 <__lshift>
 8007e0a:	4605      	mov	r5, r0
 8007e0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d05a      	beq.n	8007ec8 <_dtoa_r+0xa18>
 8007e12:	6869      	ldr	r1, [r5, #4]
 8007e14:	4658      	mov	r0, fp
 8007e16:	f000 fa0f 	bl	8008238 <_Balloc>
 8007e1a:	4606      	mov	r6, r0
 8007e1c:	b928      	cbnz	r0, 8007e2a <_dtoa_r+0x97a>
 8007e1e:	4b84      	ldr	r3, [pc, #528]	@ (8008030 <_dtoa_r+0xb80>)
 8007e20:	4602      	mov	r2, r0
 8007e22:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007e26:	f7ff bb5a 	b.w	80074de <_dtoa_r+0x2e>
 8007e2a:	692a      	ldr	r2, [r5, #16]
 8007e2c:	3202      	adds	r2, #2
 8007e2e:	0092      	lsls	r2, r2, #2
 8007e30:	f105 010c 	add.w	r1, r5, #12
 8007e34:	300c      	adds	r0, #12
 8007e36:	f001 f803 	bl	8008e40 <memcpy>
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	4631      	mov	r1, r6
 8007e3e:	4658      	mov	r0, fp
 8007e40:	f000 fc08 	bl	8008654 <__lshift>
 8007e44:	f10a 0301 	add.w	r3, sl, #1
 8007e48:	9307      	str	r3, [sp, #28]
 8007e4a:	9b00      	ldr	r3, [sp, #0]
 8007e4c:	4453      	add	r3, sl
 8007e4e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007e50:	9b02      	ldr	r3, [sp, #8]
 8007e52:	f003 0301 	and.w	r3, r3, #1
 8007e56:	462f      	mov	r7, r5
 8007e58:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e5a:	4605      	mov	r5, r0
 8007e5c:	9b07      	ldr	r3, [sp, #28]
 8007e5e:	4621      	mov	r1, r4
 8007e60:	3b01      	subs	r3, #1
 8007e62:	4648      	mov	r0, r9
 8007e64:	9300      	str	r3, [sp, #0]
 8007e66:	f7ff fa9a 	bl	800739e <quorem>
 8007e6a:	4639      	mov	r1, r7
 8007e6c:	9002      	str	r0, [sp, #8]
 8007e6e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007e72:	4648      	mov	r0, r9
 8007e74:	f000 fc5a 	bl	800872c <__mcmp>
 8007e78:	462a      	mov	r2, r5
 8007e7a:	9008      	str	r0, [sp, #32]
 8007e7c:	4621      	mov	r1, r4
 8007e7e:	4658      	mov	r0, fp
 8007e80:	f000 fc70 	bl	8008764 <__mdiff>
 8007e84:	68c2      	ldr	r2, [r0, #12]
 8007e86:	4606      	mov	r6, r0
 8007e88:	bb02      	cbnz	r2, 8007ecc <_dtoa_r+0xa1c>
 8007e8a:	4601      	mov	r1, r0
 8007e8c:	4648      	mov	r0, r9
 8007e8e:	f000 fc4d 	bl	800872c <__mcmp>
 8007e92:	4602      	mov	r2, r0
 8007e94:	4631      	mov	r1, r6
 8007e96:	4658      	mov	r0, fp
 8007e98:	920e      	str	r2, [sp, #56]	@ 0x38
 8007e9a:	f000 fa0d 	bl	80082b8 <_Bfree>
 8007e9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ea0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007ea2:	9e07      	ldr	r6, [sp, #28]
 8007ea4:	ea43 0102 	orr.w	r1, r3, r2
 8007ea8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007eaa:	4319      	orrs	r1, r3
 8007eac:	d110      	bne.n	8007ed0 <_dtoa_r+0xa20>
 8007eae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007eb2:	d029      	beq.n	8007f08 <_dtoa_r+0xa58>
 8007eb4:	9b08      	ldr	r3, [sp, #32]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	dd02      	ble.n	8007ec0 <_dtoa_r+0xa10>
 8007eba:	9b02      	ldr	r3, [sp, #8]
 8007ebc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007ec0:	9b00      	ldr	r3, [sp, #0]
 8007ec2:	f883 8000 	strb.w	r8, [r3]
 8007ec6:	e63f      	b.n	8007b48 <_dtoa_r+0x698>
 8007ec8:	4628      	mov	r0, r5
 8007eca:	e7bb      	b.n	8007e44 <_dtoa_r+0x994>
 8007ecc:	2201      	movs	r2, #1
 8007ece:	e7e1      	b.n	8007e94 <_dtoa_r+0x9e4>
 8007ed0:	9b08      	ldr	r3, [sp, #32]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	db04      	blt.n	8007ee0 <_dtoa_r+0xa30>
 8007ed6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007ed8:	430b      	orrs	r3, r1
 8007eda:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007edc:	430b      	orrs	r3, r1
 8007ede:	d120      	bne.n	8007f22 <_dtoa_r+0xa72>
 8007ee0:	2a00      	cmp	r2, #0
 8007ee2:	dded      	ble.n	8007ec0 <_dtoa_r+0xa10>
 8007ee4:	4649      	mov	r1, r9
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	4658      	mov	r0, fp
 8007eea:	f000 fbb3 	bl	8008654 <__lshift>
 8007eee:	4621      	mov	r1, r4
 8007ef0:	4681      	mov	r9, r0
 8007ef2:	f000 fc1b 	bl	800872c <__mcmp>
 8007ef6:	2800      	cmp	r0, #0
 8007ef8:	dc03      	bgt.n	8007f02 <_dtoa_r+0xa52>
 8007efa:	d1e1      	bne.n	8007ec0 <_dtoa_r+0xa10>
 8007efc:	f018 0f01 	tst.w	r8, #1
 8007f00:	d0de      	beq.n	8007ec0 <_dtoa_r+0xa10>
 8007f02:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007f06:	d1d8      	bne.n	8007eba <_dtoa_r+0xa0a>
 8007f08:	9a00      	ldr	r2, [sp, #0]
 8007f0a:	2339      	movs	r3, #57	@ 0x39
 8007f0c:	7013      	strb	r3, [r2, #0]
 8007f0e:	4633      	mov	r3, r6
 8007f10:	461e      	mov	r6, r3
 8007f12:	3b01      	subs	r3, #1
 8007f14:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007f18:	2a39      	cmp	r2, #57	@ 0x39
 8007f1a:	d052      	beq.n	8007fc2 <_dtoa_r+0xb12>
 8007f1c:	3201      	adds	r2, #1
 8007f1e:	701a      	strb	r2, [r3, #0]
 8007f20:	e612      	b.n	8007b48 <_dtoa_r+0x698>
 8007f22:	2a00      	cmp	r2, #0
 8007f24:	dd07      	ble.n	8007f36 <_dtoa_r+0xa86>
 8007f26:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007f2a:	d0ed      	beq.n	8007f08 <_dtoa_r+0xa58>
 8007f2c:	9a00      	ldr	r2, [sp, #0]
 8007f2e:	f108 0301 	add.w	r3, r8, #1
 8007f32:	7013      	strb	r3, [r2, #0]
 8007f34:	e608      	b.n	8007b48 <_dtoa_r+0x698>
 8007f36:	9b07      	ldr	r3, [sp, #28]
 8007f38:	9a07      	ldr	r2, [sp, #28]
 8007f3a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007f3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d028      	beq.n	8007f96 <_dtoa_r+0xae6>
 8007f44:	4649      	mov	r1, r9
 8007f46:	2300      	movs	r3, #0
 8007f48:	220a      	movs	r2, #10
 8007f4a:	4658      	mov	r0, fp
 8007f4c:	f000 f9d6 	bl	80082fc <__multadd>
 8007f50:	42af      	cmp	r7, r5
 8007f52:	4681      	mov	r9, r0
 8007f54:	f04f 0300 	mov.w	r3, #0
 8007f58:	f04f 020a 	mov.w	r2, #10
 8007f5c:	4639      	mov	r1, r7
 8007f5e:	4658      	mov	r0, fp
 8007f60:	d107      	bne.n	8007f72 <_dtoa_r+0xac2>
 8007f62:	f000 f9cb 	bl	80082fc <__multadd>
 8007f66:	4607      	mov	r7, r0
 8007f68:	4605      	mov	r5, r0
 8007f6a:	9b07      	ldr	r3, [sp, #28]
 8007f6c:	3301      	adds	r3, #1
 8007f6e:	9307      	str	r3, [sp, #28]
 8007f70:	e774      	b.n	8007e5c <_dtoa_r+0x9ac>
 8007f72:	f000 f9c3 	bl	80082fc <__multadd>
 8007f76:	4629      	mov	r1, r5
 8007f78:	4607      	mov	r7, r0
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	220a      	movs	r2, #10
 8007f7e:	4658      	mov	r0, fp
 8007f80:	f000 f9bc 	bl	80082fc <__multadd>
 8007f84:	4605      	mov	r5, r0
 8007f86:	e7f0      	b.n	8007f6a <_dtoa_r+0xaba>
 8007f88:	9b00      	ldr	r3, [sp, #0]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	bfcc      	ite	gt
 8007f8e:	461e      	movgt	r6, r3
 8007f90:	2601      	movle	r6, #1
 8007f92:	4456      	add	r6, sl
 8007f94:	2700      	movs	r7, #0
 8007f96:	4649      	mov	r1, r9
 8007f98:	2201      	movs	r2, #1
 8007f9a:	4658      	mov	r0, fp
 8007f9c:	f000 fb5a 	bl	8008654 <__lshift>
 8007fa0:	4621      	mov	r1, r4
 8007fa2:	4681      	mov	r9, r0
 8007fa4:	f000 fbc2 	bl	800872c <__mcmp>
 8007fa8:	2800      	cmp	r0, #0
 8007faa:	dcb0      	bgt.n	8007f0e <_dtoa_r+0xa5e>
 8007fac:	d102      	bne.n	8007fb4 <_dtoa_r+0xb04>
 8007fae:	f018 0f01 	tst.w	r8, #1
 8007fb2:	d1ac      	bne.n	8007f0e <_dtoa_r+0xa5e>
 8007fb4:	4633      	mov	r3, r6
 8007fb6:	461e      	mov	r6, r3
 8007fb8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007fbc:	2a30      	cmp	r2, #48	@ 0x30
 8007fbe:	d0fa      	beq.n	8007fb6 <_dtoa_r+0xb06>
 8007fc0:	e5c2      	b.n	8007b48 <_dtoa_r+0x698>
 8007fc2:	459a      	cmp	sl, r3
 8007fc4:	d1a4      	bne.n	8007f10 <_dtoa_r+0xa60>
 8007fc6:	9b04      	ldr	r3, [sp, #16]
 8007fc8:	3301      	adds	r3, #1
 8007fca:	9304      	str	r3, [sp, #16]
 8007fcc:	2331      	movs	r3, #49	@ 0x31
 8007fce:	f88a 3000 	strb.w	r3, [sl]
 8007fd2:	e5b9      	b.n	8007b48 <_dtoa_r+0x698>
 8007fd4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007fd6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008034 <_dtoa_r+0xb84>
 8007fda:	b11b      	cbz	r3, 8007fe4 <_dtoa_r+0xb34>
 8007fdc:	f10a 0308 	add.w	r3, sl, #8
 8007fe0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007fe2:	6013      	str	r3, [r2, #0]
 8007fe4:	4650      	mov	r0, sl
 8007fe6:	b019      	add	sp, #100	@ 0x64
 8007fe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fee:	2b01      	cmp	r3, #1
 8007ff0:	f77f ae37 	ble.w	8007c62 <_dtoa_r+0x7b2>
 8007ff4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ff6:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ff8:	2001      	movs	r0, #1
 8007ffa:	e655      	b.n	8007ca8 <_dtoa_r+0x7f8>
 8007ffc:	9b00      	ldr	r3, [sp, #0]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	f77f aed6 	ble.w	8007db0 <_dtoa_r+0x900>
 8008004:	4656      	mov	r6, sl
 8008006:	4621      	mov	r1, r4
 8008008:	4648      	mov	r0, r9
 800800a:	f7ff f9c8 	bl	800739e <quorem>
 800800e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008012:	f806 8b01 	strb.w	r8, [r6], #1
 8008016:	9b00      	ldr	r3, [sp, #0]
 8008018:	eba6 020a 	sub.w	r2, r6, sl
 800801c:	4293      	cmp	r3, r2
 800801e:	ddb3      	ble.n	8007f88 <_dtoa_r+0xad8>
 8008020:	4649      	mov	r1, r9
 8008022:	2300      	movs	r3, #0
 8008024:	220a      	movs	r2, #10
 8008026:	4658      	mov	r0, fp
 8008028:	f000 f968 	bl	80082fc <__multadd>
 800802c:	4681      	mov	r9, r0
 800802e:	e7ea      	b.n	8008006 <_dtoa_r+0xb56>
 8008030:	0800986c 	.word	0x0800986c
 8008034:	080097f0 	.word	0x080097f0

08008038 <_free_r>:
 8008038:	b538      	push	{r3, r4, r5, lr}
 800803a:	4605      	mov	r5, r0
 800803c:	2900      	cmp	r1, #0
 800803e:	d041      	beq.n	80080c4 <_free_r+0x8c>
 8008040:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008044:	1f0c      	subs	r4, r1, #4
 8008046:	2b00      	cmp	r3, #0
 8008048:	bfb8      	it	lt
 800804a:	18e4      	addlt	r4, r4, r3
 800804c:	f000 f8e8 	bl	8008220 <__malloc_lock>
 8008050:	4a1d      	ldr	r2, [pc, #116]	@ (80080c8 <_free_r+0x90>)
 8008052:	6813      	ldr	r3, [r2, #0]
 8008054:	b933      	cbnz	r3, 8008064 <_free_r+0x2c>
 8008056:	6063      	str	r3, [r4, #4]
 8008058:	6014      	str	r4, [r2, #0]
 800805a:	4628      	mov	r0, r5
 800805c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008060:	f000 b8e4 	b.w	800822c <__malloc_unlock>
 8008064:	42a3      	cmp	r3, r4
 8008066:	d908      	bls.n	800807a <_free_r+0x42>
 8008068:	6820      	ldr	r0, [r4, #0]
 800806a:	1821      	adds	r1, r4, r0
 800806c:	428b      	cmp	r3, r1
 800806e:	bf01      	itttt	eq
 8008070:	6819      	ldreq	r1, [r3, #0]
 8008072:	685b      	ldreq	r3, [r3, #4]
 8008074:	1809      	addeq	r1, r1, r0
 8008076:	6021      	streq	r1, [r4, #0]
 8008078:	e7ed      	b.n	8008056 <_free_r+0x1e>
 800807a:	461a      	mov	r2, r3
 800807c:	685b      	ldr	r3, [r3, #4]
 800807e:	b10b      	cbz	r3, 8008084 <_free_r+0x4c>
 8008080:	42a3      	cmp	r3, r4
 8008082:	d9fa      	bls.n	800807a <_free_r+0x42>
 8008084:	6811      	ldr	r1, [r2, #0]
 8008086:	1850      	adds	r0, r2, r1
 8008088:	42a0      	cmp	r0, r4
 800808a:	d10b      	bne.n	80080a4 <_free_r+0x6c>
 800808c:	6820      	ldr	r0, [r4, #0]
 800808e:	4401      	add	r1, r0
 8008090:	1850      	adds	r0, r2, r1
 8008092:	4283      	cmp	r3, r0
 8008094:	6011      	str	r1, [r2, #0]
 8008096:	d1e0      	bne.n	800805a <_free_r+0x22>
 8008098:	6818      	ldr	r0, [r3, #0]
 800809a:	685b      	ldr	r3, [r3, #4]
 800809c:	6053      	str	r3, [r2, #4]
 800809e:	4408      	add	r0, r1
 80080a0:	6010      	str	r0, [r2, #0]
 80080a2:	e7da      	b.n	800805a <_free_r+0x22>
 80080a4:	d902      	bls.n	80080ac <_free_r+0x74>
 80080a6:	230c      	movs	r3, #12
 80080a8:	602b      	str	r3, [r5, #0]
 80080aa:	e7d6      	b.n	800805a <_free_r+0x22>
 80080ac:	6820      	ldr	r0, [r4, #0]
 80080ae:	1821      	adds	r1, r4, r0
 80080b0:	428b      	cmp	r3, r1
 80080b2:	bf04      	itt	eq
 80080b4:	6819      	ldreq	r1, [r3, #0]
 80080b6:	685b      	ldreq	r3, [r3, #4]
 80080b8:	6063      	str	r3, [r4, #4]
 80080ba:	bf04      	itt	eq
 80080bc:	1809      	addeq	r1, r1, r0
 80080be:	6021      	streq	r1, [r4, #0]
 80080c0:	6054      	str	r4, [r2, #4]
 80080c2:	e7ca      	b.n	800805a <_free_r+0x22>
 80080c4:	bd38      	pop	{r3, r4, r5, pc}
 80080c6:	bf00      	nop
 80080c8:	200004ec 	.word	0x200004ec

080080cc <malloc>:
 80080cc:	4b02      	ldr	r3, [pc, #8]	@ (80080d8 <malloc+0xc>)
 80080ce:	4601      	mov	r1, r0
 80080d0:	6818      	ldr	r0, [r3, #0]
 80080d2:	f000 b825 	b.w	8008120 <_malloc_r>
 80080d6:	bf00      	nop
 80080d8:	20000018 	.word	0x20000018

080080dc <sbrk_aligned>:
 80080dc:	b570      	push	{r4, r5, r6, lr}
 80080de:	4e0f      	ldr	r6, [pc, #60]	@ (800811c <sbrk_aligned+0x40>)
 80080e0:	460c      	mov	r4, r1
 80080e2:	6831      	ldr	r1, [r6, #0]
 80080e4:	4605      	mov	r5, r0
 80080e6:	b911      	cbnz	r1, 80080ee <sbrk_aligned+0x12>
 80080e8:	f000 fe9a 	bl	8008e20 <_sbrk_r>
 80080ec:	6030      	str	r0, [r6, #0]
 80080ee:	4621      	mov	r1, r4
 80080f0:	4628      	mov	r0, r5
 80080f2:	f000 fe95 	bl	8008e20 <_sbrk_r>
 80080f6:	1c43      	adds	r3, r0, #1
 80080f8:	d103      	bne.n	8008102 <sbrk_aligned+0x26>
 80080fa:	f04f 34ff 	mov.w	r4, #4294967295
 80080fe:	4620      	mov	r0, r4
 8008100:	bd70      	pop	{r4, r5, r6, pc}
 8008102:	1cc4      	adds	r4, r0, #3
 8008104:	f024 0403 	bic.w	r4, r4, #3
 8008108:	42a0      	cmp	r0, r4
 800810a:	d0f8      	beq.n	80080fe <sbrk_aligned+0x22>
 800810c:	1a21      	subs	r1, r4, r0
 800810e:	4628      	mov	r0, r5
 8008110:	f000 fe86 	bl	8008e20 <_sbrk_r>
 8008114:	3001      	adds	r0, #1
 8008116:	d1f2      	bne.n	80080fe <sbrk_aligned+0x22>
 8008118:	e7ef      	b.n	80080fa <sbrk_aligned+0x1e>
 800811a:	bf00      	nop
 800811c:	200004e8 	.word	0x200004e8

08008120 <_malloc_r>:
 8008120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008124:	1ccd      	adds	r5, r1, #3
 8008126:	f025 0503 	bic.w	r5, r5, #3
 800812a:	3508      	adds	r5, #8
 800812c:	2d0c      	cmp	r5, #12
 800812e:	bf38      	it	cc
 8008130:	250c      	movcc	r5, #12
 8008132:	2d00      	cmp	r5, #0
 8008134:	4606      	mov	r6, r0
 8008136:	db01      	blt.n	800813c <_malloc_r+0x1c>
 8008138:	42a9      	cmp	r1, r5
 800813a:	d904      	bls.n	8008146 <_malloc_r+0x26>
 800813c:	230c      	movs	r3, #12
 800813e:	6033      	str	r3, [r6, #0]
 8008140:	2000      	movs	r0, #0
 8008142:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008146:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800821c <_malloc_r+0xfc>
 800814a:	f000 f869 	bl	8008220 <__malloc_lock>
 800814e:	f8d8 3000 	ldr.w	r3, [r8]
 8008152:	461c      	mov	r4, r3
 8008154:	bb44      	cbnz	r4, 80081a8 <_malloc_r+0x88>
 8008156:	4629      	mov	r1, r5
 8008158:	4630      	mov	r0, r6
 800815a:	f7ff ffbf 	bl	80080dc <sbrk_aligned>
 800815e:	1c43      	adds	r3, r0, #1
 8008160:	4604      	mov	r4, r0
 8008162:	d158      	bne.n	8008216 <_malloc_r+0xf6>
 8008164:	f8d8 4000 	ldr.w	r4, [r8]
 8008168:	4627      	mov	r7, r4
 800816a:	2f00      	cmp	r7, #0
 800816c:	d143      	bne.n	80081f6 <_malloc_r+0xd6>
 800816e:	2c00      	cmp	r4, #0
 8008170:	d04b      	beq.n	800820a <_malloc_r+0xea>
 8008172:	6823      	ldr	r3, [r4, #0]
 8008174:	4639      	mov	r1, r7
 8008176:	4630      	mov	r0, r6
 8008178:	eb04 0903 	add.w	r9, r4, r3
 800817c:	f000 fe50 	bl	8008e20 <_sbrk_r>
 8008180:	4581      	cmp	r9, r0
 8008182:	d142      	bne.n	800820a <_malloc_r+0xea>
 8008184:	6821      	ldr	r1, [r4, #0]
 8008186:	1a6d      	subs	r5, r5, r1
 8008188:	4629      	mov	r1, r5
 800818a:	4630      	mov	r0, r6
 800818c:	f7ff ffa6 	bl	80080dc <sbrk_aligned>
 8008190:	3001      	adds	r0, #1
 8008192:	d03a      	beq.n	800820a <_malloc_r+0xea>
 8008194:	6823      	ldr	r3, [r4, #0]
 8008196:	442b      	add	r3, r5
 8008198:	6023      	str	r3, [r4, #0]
 800819a:	f8d8 3000 	ldr.w	r3, [r8]
 800819e:	685a      	ldr	r2, [r3, #4]
 80081a0:	bb62      	cbnz	r2, 80081fc <_malloc_r+0xdc>
 80081a2:	f8c8 7000 	str.w	r7, [r8]
 80081a6:	e00f      	b.n	80081c8 <_malloc_r+0xa8>
 80081a8:	6822      	ldr	r2, [r4, #0]
 80081aa:	1b52      	subs	r2, r2, r5
 80081ac:	d420      	bmi.n	80081f0 <_malloc_r+0xd0>
 80081ae:	2a0b      	cmp	r2, #11
 80081b0:	d917      	bls.n	80081e2 <_malloc_r+0xc2>
 80081b2:	1961      	adds	r1, r4, r5
 80081b4:	42a3      	cmp	r3, r4
 80081b6:	6025      	str	r5, [r4, #0]
 80081b8:	bf18      	it	ne
 80081ba:	6059      	strne	r1, [r3, #4]
 80081bc:	6863      	ldr	r3, [r4, #4]
 80081be:	bf08      	it	eq
 80081c0:	f8c8 1000 	streq.w	r1, [r8]
 80081c4:	5162      	str	r2, [r4, r5]
 80081c6:	604b      	str	r3, [r1, #4]
 80081c8:	4630      	mov	r0, r6
 80081ca:	f000 f82f 	bl	800822c <__malloc_unlock>
 80081ce:	f104 000b 	add.w	r0, r4, #11
 80081d2:	1d23      	adds	r3, r4, #4
 80081d4:	f020 0007 	bic.w	r0, r0, #7
 80081d8:	1ac2      	subs	r2, r0, r3
 80081da:	bf1c      	itt	ne
 80081dc:	1a1b      	subne	r3, r3, r0
 80081de:	50a3      	strne	r3, [r4, r2]
 80081e0:	e7af      	b.n	8008142 <_malloc_r+0x22>
 80081e2:	6862      	ldr	r2, [r4, #4]
 80081e4:	42a3      	cmp	r3, r4
 80081e6:	bf0c      	ite	eq
 80081e8:	f8c8 2000 	streq.w	r2, [r8]
 80081ec:	605a      	strne	r2, [r3, #4]
 80081ee:	e7eb      	b.n	80081c8 <_malloc_r+0xa8>
 80081f0:	4623      	mov	r3, r4
 80081f2:	6864      	ldr	r4, [r4, #4]
 80081f4:	e7ae      	b.n	8008154 <_malloc_r+0x34>
 80081f6:	463c      	mov	r4, r7
 80081f8:	687f      	ldr	r7, [r7, #4]
 80081fa:	e7b6      	b.n	800816a <_malloc_r+0x4a>
 80081fc:	461a      	mov	r2, r3
 80081fe:	685b      	ldr	r3, [r3, #4]
 8008200:	42a3      	cmp	r3, r4
 8008202:	d1fb      	bne.n	80081fc <_malloc_r+0xdc>
 8008204:	2300      	movs	r3, #0
 8008206:	6053      	str	r3, [r2, #4]
 8008208:	e7de      	b.n	80081c8 <_malloc_r+0xa8>
 800820a:	230c      	movs	r3, #12
 800820c:	6033      	str	r3, [r6, #0]
 800820e:	4630      	mov	r0, r6
 8008210:	f000 f80c 	bl	800822c <__malloc_unlock>
 8008214:	e794      	b.n	8008140 <_malloc_r+0x20>
 8008216:	6005      	str	r5, [r0, #0]
 8008218:	e7d6      	b.n	80081c8 <_malloc_r+0xa8>
 800821a:	bf00      	nop
 800821c:	200004ec 	.word	0x200004ec

08008220 <__malloc_lock>:
 8008220:	4801      	ldr	r0, [pc, #4]	@ (8008228 <__malloc_lock+0x8>)
 8008222:	f7ff b8ba 	b.w	800739a <__retarget_lock_acquire_recursive>
 8008226:	bf00      	nop
 8008228:	200004e4 	.word	0x200004e4

0800822c <__malloc_unlock>:
 800822c:	4801      	ldr	r0, [pc, #4]	@ (8008234 <__malloc_unlock+0x8>)
 800822e:	f7ff b8b5 	b.w	800739c <__retarget_lock_release_recursive>
 8008232:	bf00      	nop
 8008234:	200004e4 	.word	0x200004e4

08008238 <_Balloc>:
 8008238:	b570      	push	{r4, r5, r6, lr}
 800823a:	69c6      	ldr	r6, [r0, #28]
 800823c:	4604      	mov	r4, r0
 800823e:	460d      	mov	r5, r1
 8008240:	b976      	cbnz	r6, 8008260 <_Balloc+0x28>
 8008242:	2010      	movs	r0, #16
 8008244:	f7ff ff42 	bl	80080cc <malloc>
 8008248:	4602      	mov	r2, r0
 800824a:	61e0      	str	r0, [r4, #28]
 800824c:	b920      	cbnz	r0, 8008258 <_Balloc+0x20>
 800824e:	4b18      	ldr	r3, [pc, #96]	@ (80082b0 <_Balloc+0x78>)
 8008250:	4818      	ldr	r0, [pc, #96]	@ (80082b4 <_Balloc+0x7c>)
 8008252:	216b      	movs	r1, #107	@ 0x6b
 8008254:	f000 fe02 	bl	8008e5c <__assert_func>
 8008258:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800825c:	6006      	str	r6, [r0, #0]
 800825e:	60c6      	str	r6, [r0, #12]
 8008260:	69e6      	ldr	r6, [r4, #28]
 8008262:	68f3      	ldr	r3, [r6, #12]
 8008264:	b183      	cbz	r3, 8008288 <_Balloc+0x50>
 8008266:	69e3      	ldr	r3, [r4, #28]
 8008268:	68db      	ldr	r3, [r3, #12]
 800826a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800826e:	b9b8      	cbnz	r0, 80082a0 <_Balloc+0x68>
 8008270:	2101      	movs	r1, #1
 8008272:	fa01 f605 	lsl.w	r6, r1, r5
 8008276:	1d72      	adds	r2, r6, #5
 8008278:	0092      	lsls	r2, r2, #2
 800827a:	4620      	mov	r0, r4
 800827c:	f000 fe0c 	bl	8008e98 <_calloc_r>
 8008280:	b160      	cbz	r0, 800829c <_Balloc+0x64>
 8008282:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008286:	e00e      	b.n	80082a6 <_Balloc+0x6e>
 8008288:	2221      	movs	r2, #33	@ 0x21
 800828a:	2104      	movs	r1, #4
 800828c:	4620      	mov	r0, r4
 800828e:	f000 fe03 	bl	8008e98 <_calloc_r>
 8008292:	69e3      	ldr	r3, [r4, #28]
 8008294:	60f0      	str	r0, [r6, #12]
 8008296:	68db      	ldr	r3, [r3, #12]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d1e4      	bne.n	8008266 <_Balloc+0x2e>
 800829c:	2000      	movs	r0, #0
 800829e:	bd70      	pop	{r4, r5, r6, pc}
 80082a0:	6802      	ldr	r2, [r0, #0]
 80082a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80082a6:	2300      	movs	r3, #0
 80082a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80082ac:	e7f7      	b.n	800829e <_Balloc+0x66>
 80082ae:	bf00      	nop
 80082b0:	080097fd 	.word	0x080097fd
 80082b4:	0800987d 	.word	0x0800987d

080082b8 <_Bfree>:
 80082b8:	b570      	push	{r4, r5, r6, lr}
 80082ba:	69c6      	ldr	r6, [r0, #28]
 80082bc:	4605      	mov	r5, r0
 80082be:	460c      	mov	r4, r1
 80082c0:	b976      	cbnz	r6, 80082e0 <_Bfree+0x28>
 80082c2:	2010      	movs	r0, #16
 80082c4:	f7ff ff02 	bl	80080cc <malloc>
 80082c8:	4602      	mov	r2, r0
 80082ca:	61e8      	str	r0, [r5, #28]
 80082cc:	b920      	cbnz	r0, 80082d8 <_Bfree+0x20>
 80082ce:	4b09      	ldr	r3, [pc, #36]	@ (80082f4 <_Bfree+0x3c>)
 80082d0:	4809      	ldr	r0, [pc, #36]	@ (80082f8 <_Bfree+0x40>)
 80082d2:	218f      	movs	r1, #143	@ 0x8f
 80082d4:	f000 fdc2 	bl	8008e5c <__assert_func>
 80082d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80082dc:	6006      	str	r6, [r0, #0]
 80082de:	60c6      	str	r6, [r0, #12]
 80082e0:	b13c      	cbz	r4, 80082f2 <_Bfree+0x3a>
 80082e2:	69eb      	ldr	r3, [r5, #28]
 80082e4:	6862      	ldr	r2, [r4, #4]
 80082e6:	68db      	ldr	r3, [r3, #12]
 80082e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80082ec:	6021      	str	r1, [r4, #0]
 80082ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80082f2:	bd70      	pop	{r4, r5, r6, pc}
 80082f4:	080097fd 	.word	0x080097fd
 80082f8:	0800987d 	.word	0x0800987d

080082fc <__multadd>:
 80082fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008300:	690d      	ldr	r5, [r1, #16]
 8008302:	4607      	mov	r7, r0
 8008304:	460c      	mov	r4, r1
 8008306:	461e      	mov	r6, r3
 8008308:	f101 0c14 	add.w	ip, r1, #20
 800830c:	2000      	movs	r0, #0
 800830e:	f8dc 3000 	ldr.w	r3, [ip]
 8008312:	b299      	uxth	r1, r3
 8008314:	fb02 6101 	mla	r1, r2, r1, r6
 8008318:	0c1e      	lsrs	r6, r3, #16
 800831a:	0c0b      	lsrs	r3, r1, #16
 800831c:	fb02 3306 	mla	r3, r2, r6, r3
 8008320:	b289      	uxth	r1, r1
 8008322:	3001      	adds	r0, #1
 8008324:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008328:	4285      	cmp	r5, r0
 800832a:	f84c 1b04 	str.w	r1, [ip], #4
 800832e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008332:	dcec      	bgt.n	800830e <__multadd+0x12>
 8008334:	b30e      	cbz	r6, 800837a <__multadd+0x7e>
 8008336:	68a3      	ldr	r3, [r4, #8]
 8008338:	42ab      	cmp	r3, r5
 800833a:	dc19      	bgt.n	8008370 <__multadd+0x74>
 800833c:	6861      	ldr	r1, [r4, #4]
 800833e:	4638      	mov	r0, r7
 8008340:	3101      	adds	r1, #1
 8008342:	f7ff ff79 	bl	8008238 <_Balloc>
 8008346:	4680      	mov	r8, r0
 8008348:	b928      	cbnz	r0, 8008356 <__multadd+0x5a>
 800834a:	4602      	mov	r2, r0
 800834c:	4b0c      	ldr	r3, [pc, #48]	@ (8008380 <__multadd+0x84>)
 800834e:	480d      	ldr	r0, [pc, #52]	@ (8008384 <__multadd+0x88>)
 8008350:	21ba      	movs	r1, #186	@ 0xba
 8008352:	f000 fd83 	bl	8008e5c <__assert_func>
 8008356:	6922      	ldr	r2, [r4, #16]
 8008358:	3202      	adds	r2, #2
 800835a:	f104 010c 	add.w	r1, r4, #12
 800835e:	0092      	lsls	r2, r2, #2
 8008360:	300c      	adds	r0, #12
 8008362:	f000 fd6d 	bl	8008e40 <memcpy>
 8008366:	4621      	mov	r1, r4
 8008368:	4638      	mov	r0, r7
 800836a:	f7ff ffa5 	bl	80082b8 <_Bfree>
 800836e:	4644      	mov	r4, r8
 8008370:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008374:	3501      	adds	r5, #1
 8008376:	615e      	str	r6, [r3, #20]
 8008378:	6125      	str	r5, [r4, #16]
 800837a:	4620      	mov	r0, r4
 800837c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008380:	0800986c 	.word	0x0800986c
 8008384:	0800987d 	.word	0x0800987d

08008388 <__hi0bits>:
 8008388:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800838c:	4603      	mov	r3, r0
 800838e:	bf36      	itet	cc
 8008390:	0403      	lslcc	r3, r0, #16
 8008392:	2000      	movcs	r0, #0
 8008394:	2010      	movcc	r0, #16
 8008396:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800839a:	bf3c      	itt	cc
 800839c:	021b      	lslcc	r3, r3, #8
 800839e:	3008      	addcc	r0, #8
 80083a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083a4:	bf3c      	itt	cc
 80083a6:	011b      	lslcc	r3, r3, #4
 80083a8:	3004      	addcc	r0, #4
 80083aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083ae:	bf3c      	itt	cc
 80083b0:	009b      	lslcc	r3, r3, #2
 80083b2:	3002      	addcc	r0, #2
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	db05      	blt.n	80083c4 <__hi0bits+0x3c>
 80083b8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80083bc:	f100 0001 	add.w	r0, r0, #1
 80083c0:	bf08      	it	eq
 80083c2:	2020      	moveq	r0, #32
 80083c4:	4770      	bx	lr

080083c6 <__lo0bits>:
 80083c6:	6803      	ldr	r3, [r0, #0]
 80083c8:	4602      	mov	r2, r0
 80083ca:	f013 0007 	ands.w	r0, r3, #7
 80083ce:	d00b      	beq.n	80083e8 <__lo0bits+0x22>
 80083d0:	07d9      	lsls	r1, r3, #31
 80083d2:	d421      	bmi.n	8008418 <__lo0bits+0x52>
 80083d4:	0798      	lsls	r0, r3, #30
 80083d6:	bf49      	itett	mi
 80083d8:	085b      	lsrmi	r3, r3, #1
 80083da:	089b      	lsrpl	r3, r3, #2
 80083dc:	2001      	movmi	r0, #1
 80083de:	6013      	strmi	r3, [r2, #0]
 80083e0:	bf5c      	itt	pl
 80083e2:	6013      	strpl	r3, [r2, #0]
 80083e4:	2002      	movpl	r0, #2
 80083e6:	4770      	bx	lr
 80083e8:	b299      	uxth	r1, r3
 80083ea:	b909      	cbnz	r1, 80083f0 <__lo0bits+0x2a>
 80083ec:	0c1b      	lsrs	r3, r3, #16
 80083ee:	2010      	movs	r0, #16
 80083f0:	b2d9      	uxtb	r1, r3
 80083f2:	b909      	cbnz	r1, 80083f8 <__lo0bits+0x32>
 80083f4:	3008      	adds	r0, #8
 80083f6:	0a1b      	lsrs	r3, r3, #8
 80083f8:	0719      	lsls	r1, r3, #28
 80083fa:	bf04      	itt	eq
 80083fc:	091b      	lsreq	r3, r3, #4
 80083fe:	3004      	addeq	r0, #4
 8008400:	0799      	lsls	r1, r3, #30
 8008402:	bf04      	itt	eq
 8008404:	089b      	lsreq	r3, r3, #2
 8008406:	3002      	addeq	r0, #2
 8008408:	07d9      	lsls	r1, r3, #31
 800840a:	d403      	bmi.n	8008414 <__lo0bits+0x4e>
 800840c:	085b      	lsrs	r3, r3, #1
 800840e:	f100 0001 	add.w	r0, r0, #1
 8008412:	d003      	beq.n	800841c <__lo0bits+0x56>
 8008414:	6013      	str	r3, [r2, #0]
 8008416:	4770      	bx	lr
 8008418:	2000      	movs	r0, #0
 800841a:	4770      	bx	lr
 800841c:	2020      	movs	r0, #32
 800841e:	4770      	bx	lr

08008420 <__i2b>:
 8008420:	b510      	push	{r4, lr}
 8008422:	460c      	mov	r4, r1
 8008424:	2101      	movs	r1, #1
 8008426:	f7ff ff07 	bl	8008238 <_Balloc>
 800842a:	4602      	mov	r2, r0
 800842c:	b928      	cbnz	r0, 800843a <__i2b+0x1a>
 800842e:	4b05      	ldr	r3, [pc, #20]	@ (8008444 <__i2b+0x24>)
 8008430:	4805      	ldr	r0, [pc, #20]	@ (8008448 <__i2b+0x28>)
 8008432:	f240 1145 	movw	r1, #325	@ 0x145
 8008436:	f000 fd11 	bl	8008e5c <__assert_func>
 800843a:	2301      	movs	r3, #1
 800843c:	6144      	str	r4, [r0, #20]
 800843e:	6103      	str	r3, [r0, #16]
 8008440:	bd10      	pop	{r4, pc}
 8008442:	bf00      	nop
 8008444:	0800986c 	.word	0x0800986c
 8008448:	0800987d 	.word	0x0800987d

0800844c <__multiply>:
 800844c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008450:	4614      	mov	r4, r2
 8008452:	690a      	ldr	r2, [r1, #16]
 8008454:	6923      	ldr	r3, [r4, #16]
 8008456:	429a      	cmp	r2, r3
 8008458:	bfa8      	it	ge
 800845a:	4623      	movge	r3, r4
 800845c:	460f      	mov	r7, r1
 800845e:	bfa4      	itt	ge
 8008460:	460c      	movge	r4, r1
 8008462:	461f      	movge	r7, r3
 8008464:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008468:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800846c:	68a3      	ldr	r3, [r4, #8]
 800846e:	6861      	ldr	r1, [r4, #4]
 8008470:	eb0a 0609 	add.w	r6, sl, r9
 8008474:	42b3      	cmp	r3, r6
 8008476:	b085      	sub	sp, #20
 8008478:	bfb8      	it	lt
 800847a:	3101      	addlt	r1, #1
 800847c:	f7ff fedc 	bl	8008238 <_Balloc>
 8008480:	b930      	cbnz	r0, 8008490 <__multiply+0x44>
 8008482:	4602      	mov	r2, r0
 8008484:	4b44      	ldr	r3, [pc, #272]	@ (8008598 <__multiply+0x14c>)
 8008486:	4845      	ldr	r0, [pc, #276]	@ (800859c <__multiply+0x150>)
 8008488:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800848c:	f000 fce6 	bl	8008e5c <__assert_func>
 8008490:	f100 0514 	add.w	r5, r0, #20
 8008494:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008498:	462b      	mov	r3, r5
 800849a:	2200      	movs	r2, #0
 800849c:	4543      	cmp	r3, r8
 800849e:	d321      	bcc.n	80084e4 <__multiply+0x98>
 80084a0:	f107 0114 	add.w	r1, r7, #20
 80084a4:	f104 0214 	add.w	r2, r4, #20
 80084a8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80084ac:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80084b0:	9302      	str	r3, [sp, #8]
 80084b2:	1b13      	subs	r3, r2, r4
 80084b4:	3b15      	subs	r3, #21
 80084b6:	f023 0303 	bic.w	r3, r3, #3
 80084ba:	3304      	adds	r3, #4
 80084bc:	f104 0715 	add.w	r7, r4, #21
 80084c0:	42ba      	cmp	r2, r7
 80084c2:	bf38      	it	cc
 80084c4:	2304      	movcc	r3, #4
 80084c6:	9301      	str	r3, [sp, #4]
 80084c8:	9b02      	ldr	r3, [sp, #8]
 80084ca:	9103      	str	r1, [sp, #12]
 80084cc:	428b      	cmp	r3, r1
 80084ce:	d80c      	bhi.n	80084ea <__multiply+0x9e>
 80084d0:	2e00      	cmp	r6, #0
 80084d2:	dd03      	ble.n	80084dc <__multiply+0x90>
 80084d4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d05b      	beq.n	8008594 <__multiply+0x148>
 80084dc:	6106      	str	r6, [r0, #16]
 80084de:	b005      	add	sp, #20
 80084e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084e4:	f843 2b04 	str.w	r2, [r3], #4
 80084e8:	e7d8      	b.n	800849c <__multiply+0x50>
 80084ea:	f8b1 a000 	ldrh.w	sl, [r1]
 80084ee:	f1ba 0f00 	cmp.w	sl, #0
 80084f2:	d024      	beq.n	800853e <__multiply+0xf2>
 80084f4:	f104 0e14 	add.w	lr, r4, #20
 80084f8:	46a9      	mov	r9, r5
 80084fa:	f04f 0c00 	mov.w	ip, #0
 80084fe:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008502:	f8d9 3000 	ldr.w	r3, [r9]
 8008506:	fa1f fb87 	uxth.w	fp, r7
 800850a:	b29b      	uxth	r3, r3
 800850c:	fb0a 330b 	mla	r3, sl, fp, r3
 8008510:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008514:	f8d9 7000 	ldr.w	r7, [r9]
 8008518:	4463      	add	r3, ip
 800851a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800851e:	fb0a c70b 	mla	r7, sl, fp, ip
 8008522:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008526:	b29b      	uxth	r3, r3
 8008528:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800852c:	4572      	cmp	r2, lr
 800852e:	f849 3b04 	str.w	r3, [r9], #4
 8008532:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008536:	d8e2      	bhi.n	80084fe <__multiply+0xb2>
 8008538:	9b01      	ldr	r3, [sp, #4]
 800853a:	f845 c003 	str.w	ip, [r5, r3]
 800853e:	9b03      	ldr	r3, [sp, #12]
 8008540:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008544:	3104      	adds	r1, #4
 8008546:	f1b9 0f00 	cmp.w	r9, #0
 800854a:	d021      	beq.n	8008590 <__multiply+0x144>
 800854c:	682b      	ldr	r3, [r5, #0]
 800854e:	f104 0c14 	add.w	ip, r4, #20
 8008552:	46ae      	mov	lr, r5
 8008554:	f04f 0a00 	mov.w	sl, #0
 8008558:	f8bc b000 	ldrh.w	fp, [ip]
 800855c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008560:	fb09 770b 	mla	r7, r9, fp, r7
 8008564:	4457      	add	r7, sl
 8008566:	b29b      	uxth	r3, r3
 8008568:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800856c:	f84e 3b04 	str.w	r3, [lr], #4
 8008570:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008574:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008578:	f8be 3000 	ldrh.w	r3, [lr]
 800857c:	fb09 330a 	mla	r3, r9, sl, r3
 8008580:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008584:	4562      	cmp	r2, ip
 8008586:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800858a:	d8e5      	bhi.n	8008558 <__multiply+0x10c>
 800858c:	9f01      	ldr	r7, [sp, #4]
 800858e:	51eb      	str	r3, [r5, r7]
 8008590:	3504      	adds	r5, #4
 8008592:	e799      	b.n	80084c8 <__multiply+0x7c>
 8008594:	3e01      	subs	r6, #1
 8008596:	e79b      	b.n	80084d0 <__multiply+0x84>
 8008598:	0800986c 	.word	0x0800986c
 800859c:	0800987d 	.word	0x0800987d

080085a0 <__pow5mult>:
 80085a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085a4:	4615      	mov	r5, r2
 80085a6:	f012 0203 	ands.w	r2, r2, #3
 80085aa:	4607      	mov	r7, r0
 80085ac:	460e      	mov	r6, r1
 80085ae:	d007      	beq.n	80085c0 <__pow5mult+0x20>
 80085b0:	4c25      	ldr	r4, [pc, #148]	@ (8008648 <__pow5mult+0xa8>)
 80085b2:	3a01      	subs	r2, #1
 80085b4:	2300      	movs	r3, #0
 80085b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80085ba:	f7ff fe9f 	bl	80082fc <__multadd>
 80085be:	4606      	mov	r6, r0
 80085c0:	10ad      	asrs	r5, r5, #2
 80085c2:	d03d      	beq.n	8008640 <__pow5mult+0xa0>
 80085c4:	69fc      	ldr	r4, [r7, #28]
 80085c6:	b97c      	cbnz	r4, 80085e8 <__pow5mult+0x48>
 80085c8:	2010      	movs	r0, #16
 80085ca:	f7ff fd7f 	bl	80080cc <malloc>
 80085ce:	4602      	mov	r2, r0
 80085d0:	61f8      	str	r0, [r7, #28]
 80085d2:	b928      	cbnz	r0, 80085e0 <__pow5mult+0x40>
 80085d4:	4b1d      	ldr	r3, [pc, #116]	@ (800864c <__pow5mult+0xac>)
 80085d6:	481e      	ldr	r0, [pc, #120]	@ (8008650 <__pow5mult+0xb0>)
 80085d8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80085dc:	f000 fc3e 	bl	8008e5c <__assert_func>
 80085e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80085e4:	6004      	str	r4, [r0, #0]
 80085e6:	60c4      	str	r4, [r0, #12]
 80085e8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80085ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80085f0:	b94c      	cbnz	r4, 8008606 <__pow5mult+0x66>
 80085f2:	f240 2171 	movw	r1, #625	@ 0x271
 80085f6:	4638      	mov	r0, r7
 80085f8:	f7ff ff12 	bl	8008420 <__i2b>
 80085fc:	2300      	movs	r3, #0
 80085fe:	f8c8 0008 	str.w	r0, [r8, #8]
 8008602:	4604      	mov	r4, r0
 8008604:	6003      	str	r3, [r0, #0]
 8008606:	f04f 0900 	mov.w	r9, #0
 800860a:	07eb      	lsls	r3, r5, #31
 800860c:	d50a      	bpl.n	8008624 <__pow5mult+0x84>
 800860e:	4631      	mov	r1, r6
 8008610:	4622      	mov	r2, r4
 8008612:	4638      	mov	r0, r7
 8008614:	f7ff ff1a 	bl	800844c <__multiply>
 8008618:	4631      	mov	r1, r6
 800861a:	4680      	mov	r8, r0
 800861c:	4638      	mov	r0, r7
 800861e:	f7ff fe4b 	bl	80082b8 <_Bfree>
 8008622:	4646      	mov	r6, r8
 8008624:	106d      	asrs	r5, r5, #1
 8008626:	d00b      	beq.n	8008640 <__pow5mult+0xa0>
 8008628:	6820      	ldr	r0, [r4, #0]
 800862a:	b938      	cbnz	r0, 800863c <__pow5mult+0x9c>
 800862c:	4622      	mov	r2, r4
 800862e:	4621      	mov	r1, r4
 8008630:	4638      	mov	r0, r7
 8008632:	f7ff ff0b 	bl	800844c <__multiply>
 8008636:	6020      	str	r0, [r4, #0]
 8008638:	f8c0 9000 	str.w	r9, [r0]
 800863c:	4604      	mov	r4, r0
 800863e:	e7e4      	b.n	800860a <__pow5mult+0x6a>
 8008640:	4630      	mov	r0, r6
 8008642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008646:	bf00      	nop
 8008648:	080098d8 	.word	0x080098d8
 800864c:	080097fd 	.word	0x080097fd
 8008650:	0800987d 	.word	0x0800987d

08008654 <__lshift>:
 8008654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008658:	460c      	mov	r4, r1
 800865a:	6849      	ldr	r1, [r1, #4]
 800865c:	6923      	ldr	r3, [r4, #16]
 800865e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008662:	68a3      	ldr	r3, [r4, #8]
 8008664:	4607      	mov	r7, r0
 8008666:	4691      	mov	r9, r2
 8008668:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800866c:	f108 0601 	add.w	r6, r8, #1
 8008670:	42b3      	cmp	r3, r6
 8008672:	db0b      	blt.n	800868c <__lshift+0x38>
 8008674:	4638      	mov	r0, r7
 8008676:	f7ff fddf 	bl	8008238 <_Balloc>
 800867a:	4605      	mov	r5, r0
 800867c:	b948      	cbnz	r0, 8008692 <__lshift+0x3e>
 800867e:	4602      	mov	r2, r0
 8008680:	4b28      	ldr	r3, [pc, #160]	@ (8008724 <__lshift+0xd0>)
 8008682:	4829      	ldr	r0, [pc, #164]	@ (8008728 <__lshift+0xd4>)
 8008684:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008688:	f000 fbe8 	bl	8008e5c <__assert_func>
 800868c:	3101      	adds	r1, #1
 800868e:	005b      	lsls	r3, r3, #1
 8008690:	e7ee      	b.n	8008670 <__lshift+0x1c>
 8008692:	2300      	movs	r3, #0
 8008694:	f100 0114 	add.w	r1, r0, #20
 8008698:	f100 0210 	add.w	r2, r0, #16
 800869c:	4618      	mov	r0, r3
 800869e:	4553      	cmp	r3, sl
 80086a0:	db33      	blt.n	800870a <__lshift+0xb6>
 80086a2:	6920      	ldr	r0, [r4, #16]
 80086a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80086a8:	f104 0314 	add.w	r3, r4, #20
 80086ac:	f019 091f 	ands.w	r9, r9, #31
 80086b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80086b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80086b8:	d02b      	beq.n	8008712 <__lshift+0xbe>
 80086ba:	f1c9 0e20 	rsb	lr, r9, #32
 80086be:	468a      	mov	sl, r1
 80086c0:	2200      	movs	r2, #0
 80086c2:	6818      	ldr	r0, [r3, #0]
 80086c4:	fa00 f009 	lsl.w	r0, r0, r9
 80086c8:	4310      	orrs	r0, r2
 80086ca:	f84a 0b04 	str.w	r0, [sl], #4
 80086ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80086d2:	459c      	cmp	ip, r3
 80086d4:	fa22 f20e 	lsr.w	r2, r2, lr
 80086d8:	d8f3      	bhi.n	80086c2 <__lshift+0x6e>
 80086da:	ebac 0304 	sub.w	r3, ip, r4
 80086de:	3b15      	subs	r3, #21
 80086e0:	f023 0303 	bic.w	r3, r3, #3
 80086e4:	3304      	adds	r3, #4
 80086e6:	f104 0015 	add.w	r0, r4, #21
 80086ea:	4584      	cmp	ip, r0
 80086ec:	bf38      	it	cc
 80086ee:	2304      	movcc	r3, #4
 80086f0:	50ca      	str	r2, [r1, r3]
 80086f2:	b10a      	cbz	r2, 80086f8 <__lshift+0xa4>
 80086f4:	f108 0602 	add.w	r6, r8, #2
 80086f8:	3e01      	subs	r6, #1
 80086fa:	4638      	mov	r0, r7
 80086fc:	612e      	str	r6, [r5, #16]
 80086fe:	4621      	mov	r1, r4
 8008700:	f7ff fdda 	bl	80082b8 <_Bfree>
 8008704:	4628      	mov	r0, r5
 8008706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800870a:	f842 0f04 	str.w	r0, [r2, #4]!
 800870e:	3301      	adds	r3, #1
 8008710:	e7c5      	b.n	800869e <__lshift+0x4a>
 8008712:	3904      	subs	r1, #4
 8008714:	f853 2b04 	ldr.w	r2, [r3], #4
 8008718:	f841 2f04 	str.w	r2, [r1, #4]!
 800871c:	459c      	cmp	ip, r3
 800871e:	d8f9      	bhi.n	8008714 <__lshift+0xc0>
 8008720:	e7ea      	b.n	80086f8 <__lshift+0xa4>
 8008722:	bf00      	nop
 8008724:	0800986c 	.word	0x0800986c
 8008728:	0800987d 	.word	0x0800987d

0800872c <__mcmp>:
 800872c:	690a      	ldr	r2, [r1, #16]
 800872e:	4603      	mov	r3, r0
 8008730:	6900      	ldr	r0, [r0, #16]
 8008732:	1a80      	subs	r0, r0, r2
 8008734:	b530      	push	{r4, r5, lr}
 8008736:	d10e      	bne.n	8008756 <__mcmp+0x2a>
 8008738:	3314      	adds	r3, #20
 800873a:	3114      	adds	r1, #20
 800873c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008740:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008744:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008748:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800874c:	4295      	cmp	r5, r2
 800874e:	d003      	beq.n	8008758 <__mcmp+0x2c>
 8008750:	d205      	bcs.n	800875e <__mcmp+0x32>
 8008752:	f04f 30ff 	mov.w	r0, #4294967295
 8008756:	bd30      	pop	{r4, r5, pc}
 8008758:	42a3      	cmp	r3, r4
 800875a:	d3f3      	bcc.n	8008744 <__mcmp+0x18>
 800875c:	e7fb      	b.n	8008756 <__mcmp+0x2a>
 800875e:	2001      	movs	r0, #1
 8008760:	e7f9      	b.n	8008756 <__mcmp+0x2a>
	...

08008764 <__mdiff>:
 8008764:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008768:	4689      	mov	r9, r1
 800876a:	4606      	mov	r6, r0
 800876c:	4611      	mov	r1, r2
 800876e:	4648      	mov	r0, r9
 8008770:	4614      	mov	r4, r2
 8008772:	f7ff ffdb 	bl	800872c <__mcmp>
 8008776:	1e05      	subs	r5, r0, #0
 8008778:	d112      	bne.n	80087a0 <__mdiff+0x3c>
 800877a:	4629      	mov	r1, r5
 800877c:	4630      	mov	r0, r6
 800877e:	f7ff fd5b 	bl	8008238 <_Balloc>
 8008782:	4602      	mov	r2, r0
 8008784:	b928      	cbnz	r0, 8008792 <__mdiff+0x2e>
 8008786:	4b3f      	ldr	r3, [pc, #252]	@ (8008884 <__mdiff+0x120>)
 8008788:	f240 2137 	movw	r1, #567	@ 0x237
 800878c:	483e      	ldr	r0, [pc, #248]	@ (8008888 <__mdiff+0x124>)
 800878e:	f000 fb65 	bl	8008e5c <__assert_func>
 8008792:	2301      	movs	r3, #1
 8008794:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008798:	4610      	mov	r0, r2
 800879a:	b003      	add	sp, #12
 800879c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087a0:	bfbc      	itt	lt
 80087a2:	464b      	movlt	r3, r9
 80087a4:	46a1      	movlt	r9, r4
 80087a6:	4630      	mov	r0, r6
 80087a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80087ac:	bfba      	itte	lt
 80087ae:	461c      	movlt	r4, r3
 80087b0:	2501      	movlt	r5, #1
 80087b2:	2500      	movge	r5, #0
 80087b4:	f7ff fd40 	bl	8008238 <_Balloc>
 80087b8:	4602      	mov	r2, r0
 80087ba:	b918      	cbnz	r0, 80087c4 <__mdiff+0x60>
 80087bc:	4b31      	ldr	r3, [pc, #196]	@ (8008884 <__mdiff+0x120>)
 80087be:	f240 2145 	movw	r1, #581	@ 0x245
 80087c2:	e7e3      	b.n	800878c <__mdiff+0x28>
 80087c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80087c8:	6926      	ldr	r6, [r4, #16]
 80087ca:	60c5      	str	r5, [r0, #12]
 80087cc:	f109 0310 	add.w	r3, r9, #16
 80087d0:	f109 0514 	add.w	r5, r9, #20
 80087d4:	f104 0e14 	add.w	lr, r4, #20
 80087d8:	f100 0b14 	add.w	fp, r0, #20
 80087dc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80087e0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80087e4:	9301      	str	r3, [sp, #4]
 80087e6:	46d9      	mov	r9, fp
 80087e8:	f04f 0c00 	mov.w	ip, #0
 80087ec:	9b01      	ldr	r3, [sp, #4]
 80087ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 80087f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80087f6:	9301      	str	r3, [sp, #4]
 80087f8:	fa1f f38a 	uxth.w	r3, sl
 80087fc:	4619      	mov	r1, r3
 80087fe:	b283      	uxth	r3, r0
 8008800:	1acb      	subs	r3, r1, r3
 8008802:	0c00      	lsrs	r0, r0, #16
 8008804:	4463      	add	r3, ip
 8008806:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800880a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800880e:	b29b      	uxth	r3, r3
 8008810:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008814:	4576      	cmp	r6, lr
 8008816:	f849 3b04 	str.w	r3, [r9], #4
 800881a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800881e:	d8e5      	bhi.n	80087ec <__mdiff+0x88>
 8008820:	1b33      	subs	r3, r6, r4
 8008822:	3b15      	subs	r3, #21
 8008824:	f023 0303 	bic.w	r3, r3, #3
 8008828:	3415      	adds	r4, #21
 800882a:	3304      	adds	r3, #4
 800882c:	42a6      	cmp	r6, r4
 800882e:	bf38      	it	cc
 8008830:	2304      	movcc	r3, #4
 8008832:	441d      	add	r5, r3
 8008834:	445b      	add	r3, fp
 8008836:	461e      	mov	r6, r3
 8008838:	462c      	mov	r4, r5
 800883a:	4544      	cmp	r4, r8
 800883c:	d30e      	bcc.n	800885c <__mdiff+0xf8>
 800883e:	f108 0103 	add.w	r1, r8, #3
 8008842:	1b49      	subs	r1, r1, r5
 8008844:	f021 0103 	bic.w	r1, r1, #3
 8008848:	3d03      	subs	r5, #3
 800884a:	45a8      	cmp	r8, r5
 800884c:	bf38      	it	cc
 800884e:	2100      	movcc	r1, #0
 8008850:	440b      	add	r3, r1
 8008852:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008856:	b191      	cbz	r1, 800887e <__mdiff+0x11a>
 8008858:	6117      	str	r7, [r2, #16]
 800885a:	e79d      	b.n	8008798 <__mdiff+0x34>
 800885c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008860:	46e6      	mov	lr, ip
 8008862:	0c08      	lsrs	r0, r1, #16
 8008864:	fa1c fc81 	uxtah	ip, ip, r1
 8008868:	4471      	add	r1, lr
 800886a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800886e:	b289      	uxth	r1, r1
 8008870:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008874:	f846 1b04 	str.w	r1, [r6], #4
 8008878:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800887c:	e7dd      	b.n	800883a <__mdiff+0xd6>
 800887e:	3f01      	subs	r7, #1
 8008880:	e7e7      	b.n	8008852 <__mdiff+0xee>
 8008882:	bf00      	nop
 8008884:	0800986c 	.word	0x0800986c
 8008888:	0800987d 	.word	0x0800987d

0800888c <__d2b>:
 800888c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008890:	460f      	mov	r7, r1
 8008892:	2101      	movs	r1, #1
 8008894:	ec59 8b10 	vmov	r8, r9, d0
 8008898:	4616      	mov	r6, r2
 800889a:	f7ff fccd 	bl	8008238 <_Balloc>
 800889e:	4604      	mov	r4, r0
 80088a0:	b930      	cbnz	r0, 80088b0 <__d2b+0x24>
 80088a2:	4602      	mov	r2, r0
 80088a4:	4b23      	ldr	r3, [pc, #140]	@ (8008934 <__d2b+0xa8>)
 80088a6:	4824      	ldr	r0, [pc, #144]	@ (8008938 <__d2b+0xac>)
 80088a8:	f240 310f 	movw	r1, #783	@ 0x30f
 80088ac:	f000 fad6 	bl	8008e5c <__assert_func>
 80088b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80088b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80088b8:	b10d      	cbz	r5, 80088be <__d2b+0x32>
 80088ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80088be:	9301      	str	r3, [sp, #4]
 80088c0:	f1b8 0300 	subs.w	r3, r8, #0
 80088c4:	d023      	beq.n	800890e <__d2b+0x82>
 80088c6:	4668      	mov	r0, sp
 80088c8:	9300      	str	r3, [sp, #0]
 80088ca:	f7ff fd7c 	bl	80083c6 <__lo0bits>
 80088ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 80088d2:	b1d0      	cbz	r0, 800890a <__d2b+0x7e>
 80088d4:	f1c0 0320 	rsb	r3, r0, #32
 80088d8:	fa02 f303 	lsl.w	r3, r2, r3
 80088dc:	430b      	orrs	r3, r1
 80088de:	40c2      	lsrs	r2, r0
 80088e0:	6163      	str	r3, [r4, #20]
 80088e2:	9201      	str	r2, [sp, #4]
 80088e4:	9b01      	ldr	r3, [sp, #4]
 80088e6:	61a3      	str	r3, [r4, #24]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	bf0c      	ite	eq
 80088ec:	2201      	moveq	r2, #1
 80088ee:	2202      	movne	r2, #2
 80088f0:	6122      	str	r2, [r4, #16]
 80088f2:	b1a5      	cbz	r5, 800891e <__d2b+0x92>
 80088f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80088f8:	4405      	add	r5, r0
 80088fa:	603d      	str	r5, [r7, #0]
 80088fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008900:	6030      	str	r0, [r6, #0]
 8008902:	4620      	mov	r0, r4
 8008904:	b003      	add	sp, #12
 8008906:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800890a:	6161      	str	r1, [r4, #20]
 800890c:	e7ea      	b.n	80088e4 <__d2b+0x58>
 800890e:	a801      	add	r0, sp, #4
 8008910:	f7ff fd59 	bl	80083c6 <__lo0bits>
 8008914:	9b01      	ldr	r3, [sp, #4]
 8008916:	6163      	str	r3, [r4, #20]
 8008918:	3020      	adds	r0, #32
 800891a:	2201      	movs	r2, #1
 800891c:	e7e8      	b.n	80088f0 <__d2b+0x64>
 800891e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008922:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008926:	6038      	str	r0, [r7, #0]
 8008928:	6918      	ldr	r0, [r3, #16]
 800892a:	f7ff fd2d 	bl	8008388 <__hi0bits>
 800892e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008932:	e7e5      	b.n	8008900 <__d2b+0x74>
 8008934:	0800986c 	.word	0x0800986c
 8008938:	0800987d 	.word	0x0800987d

0800893c <__sfputc_r>:
 800893c:	6893      	ldr	r3, [r2, #8]
 800893e:	3b01      	subs	r3, #1
 8008940:	2b00      	cmp	r3, #0
 8008942:	b410      	push	{r4}
 8008944:	6093      	str	r3, [r2, #8]
 8008946:	da08      	bge.n	800895a <__sfputc_r+0x1e>
 8008948:	6994      	ldr	r4, [r2, #24]
 800894a:	42a3      	cmp	r3, r4
 800894c:	db01      	blt.n	8008952 <__sfputc_r+0x16>
 800894e:	290a      	cmp	r1, #10
 8008950:	d103      	bne.n	800895a <__sfputc_r+0x1e>
 8008952:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008956:	f7fe bc0e 	b.w	8007176 <__swbuf_r>
 800895a:	6813      	ldr	r3, [r2, #0]
 800895c:	1c58      	adds	r0, r3, #1
 800895e:	6010      	str	r0, [r2, #0]
 8008960:	7019      	strb	r1, [r3, #0]
 8008962:	4608      	mov	r0, r1
 8008964:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008968:	4770      	bx	lr

0800896a <__sfputs_r>:
 800896a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800896c:	4606      	mov	r6, r0
 800896e:	460f      	mov	r7, r1
 8008970:	4614      	mov	r4, r2
 8008972:	18d5      	adds	r5, r2, r3
 8008974:	42ac      	cmp	r4, r5
 8008976:	d101      	bne.n	800897c <__sfputs_r+0x12>
 8008978:	2000      	movs	r0, #0
 800897a:	e007      	b.n	800898c <__sfputs_r+0x22>
 800897c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008980:	463a      	mov	r2, r7
 8008982:	4630      	mov	r0, r6
 8008984:	f7ff ffda 	bl	800893c <__sfputc_r>
 8008988:	1c43      	adds	r3, r0, #1
 800898a:	d1f3      	bne.n	8008974 <__sfputs_r+0xa>
 800898c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008990 <_vfiprintf_r>:
 8008990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008994:	460d      	mov	r5, r1
 8008996:	b09d      	sub	sp, #116	@ 0x74
 8008998:	4614      	mov	r4, r2
 800899a:	4698      	mov	r8, r3
 800899c:	4606      	mov	r6, r0
 800899e:	b118      	cbz	r0, 80089a8 <_vfiprintf_r+0x18>
 80089a0:	6a03      	ldr	r3, [r0, #32]
 80089a2:	b90b      	cbnz	r3, 80089a8 <_vfiprintf_r+0x18>
 80089a4:	f7fe fafe 	bl	8006fa4 <__sinit>
 80089a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80089aa:	07d9      	lsls	r1, r3, #31
 80089ac:	d405      	bmi.n	80089ba <_vfiprintf_r+0x2a>
 80089ae:	89ab      	ldrh	r3, [r5, #12]
 80089b0:	059a      	lsls	r2, r3, #22
 80089b2:	d402      	bmi.n	80089ba <_vfiprintf_r+0x2a>
 80089b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80089b6:	f7fe fcf0 	bl	800739a <__retarget_lock_acquire_recursive>
 80089ba:	89ab      	ldrh	r3, [r5, #12]
 80089bc:	071b      	lsls	r3, r3, #28
 80089be:	d501      	bpl.n	80089c4 <_vfiprintf_r+0x34>
 80089c0:	692b      	ldr	r3, [r5, #16]
 80089c2:	b99b      	cbnz	r3, 80089ec <_vfiprintf_r+0x5c>
 80089c4:	4629      	mov	r1, r5
 80089c6:	4630      	mov	r0, r6
 80089c8:	f7fe fc14 	bl	80071f4 <__swsetup_r>
 80089cc:	b170      	cbz	r0, 80089ec <_vfiprintf_r+0x5c>
 80089ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80089d0:	07dc      	lsls	r4, r3, #31
 80089d2:	d504      	bpl.n	80089de <_vfiprintf_r+0x4e>
 80089d4:	f04f 30ff 	mov.w	r0, #4294967295
 80089d8:	b01d      	add	sp, #116	@ 0x74
 80089da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089de:	89ab      	ldrh	r3, [r5, #12]
 80089e0:	0598      	lsls	r0, r3, #22
 80089e2:	d4f7      	bmi.n	80089d4 <_vfiprintf_r+0x44>
 80089e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80089e6:	f7fe fcd9 	bl	800739c <__retarget_lock_release_recursive>
 80089ea:	e7f3      	b.n	80089d4 <_vfiprintf_r+0x44>
 80089ec:	2300      	movs	r3, #0
 80089ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80089f0:	2320      	movs	r3, #32
 80089f2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80089f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80089fa:	2330      	movs	r3, #48	@ 0x30
 80089fc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008bac <_vfiprintf_r+0x21c>
 8008a00:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008a04:	f04f 0901 	mov.w	r9, #1
 8008a08:	4623      	mov	r3, r4
 8008a0a:	469a      	mov	sl, r3
 8008a0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a10:	b10a      	cbz	r2, 8008a16 <_vfiprintf_r+0x86>
 8008a12:	2a25      	cmp	r2, #37	@ 0x25
 8008a14:	d1f9      	bne.n	8008a0a <_vfiprintf_r+0x7a>
 8008a16:	ebba 0b04 	subs.w	fp, sl, r4
 8008a1a:	d00b      	beq.n	8008a34 <_vfiprintf_r+0xa4>
 8008a1c:	465b      	mov	r3, fp
 8008a1e:	4622      	mov	r2, r4
 8008a20:	4629      	mov	r1, r5
 8008a22:	4630      	mov	r0, r6
 8008a24:	f7ff ffa1 	bl	800896a <__sfputs_r>
 8008a28:	3001      	adds	r0, #1
 8008a2a:	f000 80a7 	beq.w	8008b7c <_vfiprintf_r+0x1ec>
 8008a2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a30:	445a      	add	r2, fp
 8008a32:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a34:	f89a 3000 	ldrb.w	r3, [sl]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	f000 809f 	beq.w	8008b7c <_vfiprintf_r+0x1ec>
 8008a3e:	2300      	movs	r3, #0
 8008a40:	f04f 32ff 	mov.w	r2, #4294967295
 8008a44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a48:	f10a 0a01 	add.w	sl, sl, #1
 8008a4c:	9304      	str	r3, [sp, #16]
 8008a4e:	9307      	str	r3, [sp, #28]
 8008a50:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008a54:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a56:	4654      	mov	r4, sl
 8008a58:	2205      	movs	r2, #5
 8008a5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a5e:	4853      	ldr	r0, [pc, #332]	@ (8008bac <_vfiprintf_r+0x21c>)
 8008a60:	f7f7 fbb6 	bl	80001d0 <memchr>
 8008a64:	9a04      	ldr	r2, [sp, #16]
 8008a66:	b9d8      	cbnz	r0, 8008aa0 <_vfiprintf_r+0x110>
 8008a68:	06d1      	lsls	r1, r2, #27
 8008a6a:	bf44      	itt	mi
 8008a6c:	2320      	movmi	r3, #32
 8008a6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a72:	0713      	lsls	r3, r2, #28
 8008a74:	bf44      	itt	mi
 8008a76:	232b      	movmi	r3, #43	@ 0x2b
 8008a78:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a7c:	f89a 3000 	ldrb.w	r3, [sl]
 8008a80:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a82:	d015      	beq.n	8008ab0 <_vfiprintf_r+0x120>
 8008a84:	9a07      	ldr	r2, [sp, #28]
 8008a86:	4654      	mov	r4, sl
 8008a88:	2000      	movs	r0, #0
 8008a8a:	f04f 0c0a 	mov.w	ip, #10
 8008a8e:	4621      	mov	r1, r4
 8008a90:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a94:	3b30      	subs	r3, #48	@ 0x30
 8008a96:	2b09      	cmp	r3, #9
 8008a98:	d94b      	bls.n	8008b32 <_vfiprintf_r+0x1a2>
 8008a9a:	b1b0      	cbz	r0, 8008aca <_vfiprintf_r+0x13a>
 8008a9c:	9207      	str	r2, [sp, #28]
 8008a9e:	e014      	b.n	8008aca <_vfiprintf_r+0x13a>
 8008aa0:	eba0 0308 	sub.w	r3, r0, r8
 8008aa4:	fa09 f303 	lsl.w	r3, r9, r3
 8008aa8:	4313      	orrs	r3, r2
 8008aaa:	9304      	str	r3, [sp, #16]
 8008aac:	46a2      	mov	sl, r4
 8008aae:	e7d2      	b.n	8008a56 <_vfiprintf_r+0xc6>
 8008ab0:	9b03      	ldr	r3, [sp, #12]
 8008ab2:	1d19      	adds	r1, r3, #4
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	9103      	str	r1, [sp, #12]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	bfbb      	ittet	lt
 8008abc:	425b      	neglt	r3, r3
 8008abe:	f042 0202 	orrlt.w	r2, r2, #2
 8008ac2:	9307      	strge	r3, [sp, #28]
 8008ac4:	9307      	strlt	r3, [sp, #28]
 8008ac6:	bfb8      	it	lt
 8008ac8:	9204      	strlt	r2, [sp, #16]
 8008aca:	7823      	ldrb	r3, [r4, #0]
 8008acc:	2b2e      	cmp	r3, #46	@ 0x2e
 8008ace:	d10a      	bne.n	8008ae6 <_vfiprintf_r+0x156>
 8008ad0:	7863      	ldrb	r3, [r4, #1]
 8008ad2:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ad4:	d132      	bne.n	8008b3c <_vfiprintf_r+0x1ac>
 8008ad6:	9b03      	ldr	r3, [sp, #12]
 8008ad8:	1d1a      	adds	r2, r3, #4
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	9203      	str	r2, [sp, #12]
 8008ade:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008ae2:	3402      	adds	r4, #2
 8008ae4:	9305      	str	r3, [sp, #20]
 8008ae6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008bbc <_vfiprintf_r+0x22c>
 8008aea:	7821      	ldrb	r1, [r4, #0]
 8008aec:	2203      	movs	r2, #3
 8008aee:	4650      	mov	r0, sl
 8008af0:	f7f7 fb6e 	bl	80001d0 <memchr>
 8008af4:	b138      	cbz	r0, 8008b06 <_vfiprintf_r+0x176>
 8008af6:	9b04      	ldr	r3, [sp, #16]
 8008af8:	eba0 000a 	sub.w	r0, r0, sl
 8008afc:	2240      	movs	r2, #64	@ 0x40
 8008afe:	4082      	lsls	r2, r0
 8008b00:	4313      	orrs	r3, r2
 8008b02:	3401      	adds	r4, #1
 8008b04:	9304      	str	r3, [sp, #16]
 8008b06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b0a:	4829      	ldr	r0, [pc, #164]	@ (8008bb0 <_vfiprintf_r+0x220>)
 8008b0c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008b10:	2206      	movs	r2, #6
 8008b12:	f7f7 fb5d 	bl	80001d0 <memchr>
 8008b16:	2800      	cmp	r0, #0
 8008b18:	d03f      	beq.n	8008b9a <_vfiprintf_r+0x20a>
 8008b1a:	4b26      	ldr	r3, [pc, #152]	@ (8008bb4 <_vfiprintf_r+0x224>)
 8008b1c:	bb1b      	cbnz	r3, 8008b66 <_vfiprintf_r+0x1d6>
 8008b1e:	9b03      	ldr	r3, [sp, #12]
 8008b20:	3307      	adds	r3, #7
 8008b22:	f023 0307 	bic.w	r3, r3, #7
 8008b26:	3308      	adds	r3, #8
 8008b28:	9303      	str	r3, [sp, #12]
 8008b2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b2c:	443b      	add	r3, r7
 8008b2e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b30:	e76a      	b.n	8008a08 <_vfiprintf_r+0x78>
 8008b32:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b36:	460c      	mov	r4, r1
 8008b38:	2001      	movs	r0, #1
 8008b3a:	e7a8      	b.n	8008a8e <_vfiprintf_r+0xfe>
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	3401      	adds	r4, #1
 8008b40:	9305      	str	r3, [sp, #20]
 8008b42:	4619      	mov	r1, r3
 8008b44:	f04f 0c0a 	mov.w	ip, #10
 8008b48:	4620      	mov	r0, r4
 8008b4a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b4e:	3a30      	subs	r2, #48	@ 0x30
 8008b50:	2a09      	cmp	r2, #9
 8008b52:	d903      	bls.n	8008b5c <_vfiprintf_r+0x1cc>
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d0c6      	beq.n	8008ae6 <_vfiprintf_r+0x156>
 8008b58:	9105      	str	r1, [sp, #20]
 8008b5a:	e7c4      	b.n	8008ae6 <_vfiprintf_r+0x156>
 8008b5c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b60:	4604      	mov	r4, r0
 8008b62:	2301      	movs	r3, #1
 8008b64:	e7f0      	b.n	8008b48 <_vfiprintf_r+0x1b8>
 8008b66:	ab03      	add	r3, sp, #12
 8008b68:	9300      	str	r3, [sp, #0]
 8008b6a:	462a      	mov	r2, r5
 8008b6c:	4b12      	ldr	r3, [pc, #72]	@ (8008bb8 <_vfiprintf_r+0x228>)
 8008b6e:	a904      	add	r1, sp, #16
 8008b70:	4630      	mov	r0, r6
 8008b72:	f7fd fdd3 	bl	800671c <_printf_float>
 8008b76:	4607      	mov	r7, r0
 8008b78:	1c78      	adds	r0, r7, #1
 8008b7a:	d1d6      	bne.n	8008b2a <_vfiprintf_r+0x19a>
 8008b7c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b7e:	07d9      	lsls	r1, r3, #31
 8008b80:	d405      	bmi.n	8008b8e <_vfiprintf_r+0x1fe>
 8008b82:	89ab      	ldrh	r3, [r5, #12]
 8008b84:	059a      	lsls	r2, r3, #22
 8008b86:	d402      	bmi.n	8008b8e <_vfiprintf_r+0x1fe>
 8008b88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b8a:	f7fe fc07 	bl	800739c <__retarget_lock_release_recursive>
 8008b8e:	89ab      	ldrh	r3, [r5, #12]
 8008b90:	065b      	lsls	r3, r3, #25
 8008b92:	f53f af1f 	bmi.w	80089d4 <_vfiprintf_r+0x44>
 8008b96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b98:	e71e      	b.n	80089d8 <_vfiprintf_r+0x48>
 8008b9a:	ab03      	add	r3, sp, #12
 8008b9c:	9300      	str	r3, [sp, #0]
 8008b9e:	462a      	mov	r2, r5
 8008ba0:	4b05      	ldr	r3, [pc, #20]	@ (8008bb8 <_vfiprintf_r+0x228>)
 8008ba2:	a904      	add	r1, sp, #16
 8008ba4:	4630      	mov	r0, r6
 8008ba6:	f7fe f851 	bl	8006c4c <_printf_i>
 8008baa:	e7e4      	b.n	8008b76 <_vfiprintf_r+0x1e6>
 8008bac:	080099d8 	.word	0x080099d8
 8008bb0:	080099e2 	.word	0x080099e2
 8008bb4:	0800671d 	.word	0x0800671d
 8008bb8:	0800896b 	.word	0x0800896b
 8008bbc:	080099de 	.word	0x080099de

08008bc0 <__sflush_r>:
 8008bc0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008bc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bc8:	0716      	lsls	r6, r2, #28
 8008bca:	4605      	mov	r5, r0
 8008bcc:	460c      	mov	r4, r1
 8008bce:	d454      	bmi.n	8008c7a <__sflush_r+0xba>
 8008bd0:	684b      	ldr	r3, [r1, #4]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	dc02      	bgt.n	8008bdc <__sflush_r+0x1c>
 8008bd6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	dd48      	ble.n	8008c6e <__sflush_r+0xae>
 8008bdc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008bde:	2e00      	cmp	r6, #0
 8008be0:	d045      	beq.n	8008c6e <__sflush_r+0xae>
 8008be2:	2300      	movs	r3, #0
 8008be4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008be8:	682f      	ldr	r7, [r5, #0]
 8008bea:	6a21      	ldr	r1, [r4, #32]
 8008bec:	602b      	str	r3, [r5, #0]
 8008bee:	d030      	beq.n	8008c52 <__sflush_r+0x92>
 8008bf0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008bf2:	89a3      	ldrh	r3, [r4, #12]
 8008bf4:	0759      	lsls	r1, r3, #29
 8008bf6:	d505      	bpl.n	8008c04 <__sflush_r+0x44>
 8008bf8:	6863      	ldr	r3, [r4, #4]
 8008bfa:	1ad2      	subs	r2, r2, r3
 8008bfc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008bfe:	b10b      	cbz	r3, 8008c04 <__sflush_r+0x44>
 8008c00:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008c02:	1ad2      	subs	r2, r2, r3
 8008c04:	2300      	movs	r3, #0
 8008c06:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008c08:	6a21      	ldr	r1, [r4, #32]
 8008c0a:	4628      	mov	r0, r5
 8008c0c:	47b0      	blx	r6
 8008c0e:	1c43      	adds	r3, r0, #1
 8008c10:	89a3      	ldrh	r3, [r4, #12]
 8008c12:	d106      	bne.n	8008c22 <__sflush_r+0x62>
 8008c14:	6829      	ldr	r1, [r5, #0]
 8008c16:	291d      	cmp	r1, #29
 8008c18:	d82b      	bhi.n	8008c72 <__sflush_r+0xb2>
 8008c1a:	4a2a      	ldr	r2, [pc, #168]	@ (8008cc4 <__sflush_r+0x104>)
 8008c1c:	410a      	asrs	r2, r1
 8008c1e:	07d6      	lsls	r6, r2, #31
 8008c20:	d427      	bmi.n	8008c72 <__sflush_r+0xb2>
 8008c22:	2200      	movs	r2, #0
 8008c24:	6062      	str	r2, [r4, #4]
 8008c26:	04d9      	lsls	r1, r3, #19
 8008c28:	6922      	ldr	r2, [r4, #16]
 8008c2a:	6022      	str	r2, [r4, #0]
 8008c2c:	d504      	bpl.n	8008c38 <__sflush_r+0x78>
 8008c2e:	1c42      	adds	r2, r0, #1
 8008c30:	d101      	bne.n	8008c36 <__sflush_r+0x76>
 8008c32:	682b      	ldr	r3, [r5, #0]
 8008c34:	b903      	cbnz	r3, 8008c38 <__sflush_r+0x78>
 8008c36:	6560      	str	r0, [r4, #84]	@ 0x54
 8008c38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008c3a:	602f      	str	r7, [r5, #0]
 8008c3c:	b1b9      	cbz	r1, 8008c6e <__sflush_r+0xae>
 8008c3e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008c42:	4299      	cmp	r1, r3
 8008c44:	d002      	beq.n	8008c4c <__sflush_r+0x8c>
 8008c46:	4628      	mov	r0, r5
 8008c48:	f7ff f9f6 	bl	8008038 <_free_r>
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008c50:	e00d      	b.n	8008c6e <__sflush_r+0xae>
 8008c52:	2301      	movs	r3, #1
 8008c54:	4628      	mov	r0, r5
 8008c56:	47b0      	blx	r6
 8008c58:	4602      	mov	r2, r0
 8008c5a:	1c50      	adds	r0, r2, #1
 8008c5c:	d1c9      	bne.n	8008bf2 <__sflush_r+0x32>
 8008c5e:	682b      	ldr	r3, [r5, #0]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d0c6      	beq.n	8008bf2 <__sflush_r+0x32>
 8008c64:	2b1d      	cmp	r3, #29
 8008c66:	d001      	beq.n	8008c6c <__sflush_r+0xac>
 8008c68:	2b16      	cmp	r3, #22
 8008c6a:	d11e      	bne.n	8008caa <__sflush_r+0xea>
 8008c6c:	602f      	str	r7, [r5, #0]
 8008c6e:	2000      	movs	r0, #0
 8008c70:	e022      	b.n	8008cb8 <__sflush_r+0xf8>
 8008c72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c76:	b21b      	sxth	r3, r3
 8008c78:	e01b      	b.n	8008cb2 <__sflush_r+0xf2>
 8008c7a:	690f      	ldr	r7, [r1, #16]
 8008c7c:	2f00      	cmp	r7, #0
 8008c7e:	d0f6      	beq.n	8008c6e <__sflush_r+0xae>
 8008c80:	0793      	lsls	r3, r2, #30
 8008c82:	680e      	ldr	r6, [r1, #0]
 8008c84:	bf08      	it	eq
 8008c86:	694b      	ldreq	r3, [r1, #20]
 8008c88:	600f      	str	r7, [r1, #0]
 8008c8a:	bf18      	it	ne
 8008c8c:	2300      	movne	r3, #0
 8008c8e:	eba6 0807 	sub.w	r8, r6, r7
 8008c92:	608b      	str	r3, [r1, #8]
 8008c94:	f1b8 0f00 	cmp.w	r8, #0
 8008c98:	dde9      	ble.n	8008c6e <__sflush_r+0xae>
 8008c9a:	6a21      	ldr	r1, [r4, #32]
 8008c9c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008c9e:	4643      	mov	r3, r8
 8008ca0:	463a      	mov	r2, r7
 8008ca2:	4628      	mov	r0, r5
 8008ca4:	47b0      	blx	r6
 8008ca6:	2800      	cmp	r0, #0
 8008ca8:	dc08      	bgt.n	8008cbc <__sflush_r+0xfc>
 8008caa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008cb2:	81a3      	strh	r3, [r4, #12]
 8008cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8008cb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cbc:	4407      	add	r7, r0
 8008cbe:	eba8 0800 	sub.w	r8, r8, r0
 8008cc2:	e7e7      	b.n	8008c94 <__sflush_r+0xd4>
 8008cc4:	dfbffffe 	.word	0xdfbffffe

08008cc8 <_fflush_r>:
 8008cc8:	b538      	push	{r3, r4, r5, lr}
 8008cca:	690b      	ldr	r3, [r1, #16]
 8008ccc:	4605      	mov	r5, r0
 8008cce:	460c      	mov	r4, r1
 8008cd0:	b913      	cbnz	r3, 8008cd8 <_fflush_r+0x10>
 8008cd2:	2500      	movs	r5, #0
 8008cd4:	4628      	mov	r0, r5
 8008cd6:	bd38      	pop	{r3, r4, r5, pc}
 8008cd8:	b118      	cbz	r0, 8008ce2 <_fflush_r+0x1a>
 8008cda:	6a03      	ldr	r3, [r0, #32]
 8008cdc:	b90b      	cbnz	r3, 8008ce2 <_fflush_r+0x1a>
 8008cde:	f7fe f961 	bl	8006fa4 <__sinit>
 8008ce2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d0f3      	beq.n	8008cd2 <_fflush_r+0xa>
 8008cea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008cec:	07d0      	lsls	r0, r2, #31
 8008cee:	d404      	bmi.n	8008cfa <_fflush_r+0x32>
 8008cf0:	0599      	lsls	r1, r3, #22
 8008cf2:	d402      	bmi.n	8008cfa <_fflush_r+0x32>
 8008cf4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008cf6:	f7fe fb50 	bl	800739a <__retarget_lock_acquire_recursive>
 8008cfa:	4628      	mov	r0, r5
 8008cfc:	4621      	mov	r1, r4
 8008cfe:	f7ff ff5f 	bl	8008bc0 <__sflush_r>
 8008d02:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008d04:	07da      	lsls	r2, r3, #31
 8008d06:	4605      	mov	r5, r0
 8008d08:	d4e4      	bmi.n	8008cd4 <_fflush_r+0xc>
 8008d0a:	89a3      	ldrh	r3, [r4, #12]
 8008d0c:	059b      	lsls	r3, r3, #22
 8008d0e:	d4e1      	bmi.n	8008cd4 <_fflush_r+0xc>
 8008d10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d12:	f7fe fb43 	bl	800739c <__retarget_lock_release_recursive>
 8008d16:	e7dd      	b.n	8008cd4 <_fflush_r+0xc>

08008d18 <__swhatbuf_r>:
 8008d18:	b570      	push	{r4, r5, r6, lr}
 8008d1a:	460c      	mov	r4, r1
 8008d1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d20:	2900      	cmp	r1, #0
 8008d22:	b096      	sub	sp, #88	@ 0x58
 8008d24:	4615      	mov	r5, r2
 8008d26:	461e      	mov	r6, r3
 8008d28:	da0d      	bge.n	8008d46 <__swhatbuf_r+0x2e>
 8008d2a:	89a3      	ldrh	r3, [r4, #12]
 8008d2c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008d30:	f04f 0100 	mov.w	r1, #0
 8008d34:	bf14      	ite	ne
 8008d36:	2340      	movne	r3, #64	@ 0x40
 8008d38:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008d3c:	2000      	movs	r0, #0
 8008d3e:	6031      	str	r1, [r6, #0]
 8008d40:	602b      	str	r3, [r5, #0]
 8008d42:	b016      	add	sp, #88	@ 0x58
 8008d44:	bd70      	pop	{r4, r5, r6, pc}
 8008d46:	466a      	mov	r2, sp
 8008d48:	f000 f848 	bl	8008ddc <_fstat_r>
 8008d4c:	2800      	cmp	r0, #0
 8008d4e:	dbec      	blt.n	8008d2a <__swhatbuf_r+0x12>
 8008d50:	9901      	ldr	r1, [sp, #4]
 8008d52:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008d56:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008d5a:	4259      	negs	r1, r3
 8008d5c:	4159      	adcs	r1, r3
 8008d5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008d62:	e7eb      	b.n	8008d3c <__swhatbuf_r+0x24>

08008d64 <__smakebuf_r>:
 8008d64:	898b      	ldrh	r3, [r1, #12]
 8008d66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d68:	079d      	lsls	r5, r3, #30
 8008d6a:	4606      	mov	r6, r0
 8008d6c:	460c      	mov	r4, r1
 8008d6e:	d507      	bpl.n	8008d80 <__smakebuf_r+0x1c>
 8008d70:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008d74:	6023      	str	r3, [r4, #0]
 8008d76:	6123      	str	r3, [r4, #16]
 8008d78:	2301      	movs	r3, #1
 8008d7a:	6163      	str	r3, [r4, #20]
 8008d7c:	b003      	add	sp, #12
 8008d7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d80:	ab01      	add	r3, sp, #4
 8008d82:	466a      	mov	r2, sp
 8008d84:	f7ff ffc8 	bl	8008d18 <__swhatbuf_r>
 8008d88:	9f00      	ldr	r7, [sp, #0]
 8008d8a:	4605      	mov	r5, r0
 8008d8c:	4639      	mov	r1, r7
 8008d8e:	4630      	mov	r0, r6
 8008d90:	f7ff f9c6 	bl	8008120 <_malloc_r>
 8008d94:	b948      	cbnz	r0, 8008daa <__smakebuf_r+0x46>
 8008d96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d9a:	059a      	lsls	r2, r3, #22
 8008d9c:	d4ee      	bmi.n	8008d7c <__smakebuf_r+0x18>
 8008d9e:	f023 0303 	bic.w	r3, r3, #3
 8008da2:	f043 0302 	orr.w	r3, r3, #2
 8008da6:	81a3      	strh	r3, [r4, #12]
 8008da8:	e7e2      	b.n	8008d70 <__smakebuf_r+0xc>
 8008daa:	89a3      	ldrh	r3, [r4, #12]
 8008dac:	6020      	str	r0, [r4, #0]
 8008dae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008db2:	81a3      	strh	r3, [r4, #12]
 8008db4:	9b01      	ldr	r3, [sp, #4]
 8008db6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008dba:	b15b      	cbz	r3, 8008dd4 <__smakebuf_r+0x70>
 8008dbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008dc0:	4630      	mov	r0, r6
 8008dc2:	f000 f81d 	bl	8008e00 <_isatty_r>
 8008dc6:	b128      	cbz	r0, 8008dd4 <__smakebuf_r+0x70>
 8008dc8:	89a3      	ldrh	r3, [r4, #12]
 8008dca:	f023 0303 	bic.w	r3, r3, #3
 8008dce:	f043 0301 	orr.w	r3, r3, #1
 8008dd2:	81a3      	strh	r3, [r4, #12]
 8008dd4:	89a3      	ldrh	r3, [r4, #12]
 8008dd6:	431d      	orrs	r5, r3
 8008dd8:	81a5      	strh	r5, [r4, #12]
 8008dda:	e7cf      	b.n	8008d7c <__smakebuf_r+0x18>

08008ddc <_fstat_r>:
 8008ddc:	b538      	push	{r3, r4, r5, lr}
 8008dde:	4d07      	ldr	r5, [pc, #28]	@ (8008dfc <_fstat_r+0x20>)
 8008de0:	2300      	movs	r3, #0
 8008de2:	4604      	mov	r4, r0
 8008de4:	4608      	mov	r0, r1
 8008de6:	4611      	mov	r1, r2
 8008de8:	602b      	str	r3, [r5, #0]
 8008dea:	f7f9 f800 	bl	8001dee <_fstat>
 8008dee:	1c43      	adds	r3, r0, #1
 8008df0:	d102      	bne.n	8008df8 <_fstat_r+0x1c>
 8008df2:	682b      	ldr	r3, [r5, #0]
 8008df4:	b103      	cbz	r3, 8008df8 <_fstat_r+0x1c>
 8008df6:	6023      	str	r3, [r4, #0]
 8008df8:	bd38      	pop	{r3, r4, r5, pc}
 8008dfa:	bf00      	nop
 8008dfc:	200004e0 	.word	0x200004e0

08008e00 <_isatty_r>:
 8008e00:	b538      	push	{r3, r4, r5, lr}
 8008e02:	4d06      	ldr	r5, [pc, #24]	@ (8008e1c <_isatty_r+0x1c>)
 8008e04:	2300      	movs	r3, #0
 8008e06:	4604      	mov	r4, r0
 8008e08:	4608      	mov	r0, r1
 8008e0a:	602b      	str	r3, [r5, #0]
 8008e0c:	f7f8 ffff 	bl	8001e0e <_isatty>
 8008e10:	1c43      	adds	r3, r0, #1
 8008e12:	d102      	bne.n	8008e1a <_isatty_r+0x1a>
 8008e14:	682b      	ldr	r3, [r5, #0]
 8008e16:	b103      	cbz	r3, 8008e1a <_isatty_r+0x1a>
 8008e18:	6023      	str	r3, [r4, #0]
 8008e1a:	bd38      	pop	{r3, r4, r5, pc}
 8008e1c:	200004e0 	.word	0x200004e0

08008e20 <_sbrk_r>:
 8008e20:	b538      	push	{r3, r4, r5, lr}
 8008e22:	4d06      	ldr	r5, [pc, #24]	@ (8008e3c <_sbrk_r+0x1c>)
 8008e24:	2300      	movs	r3, #0
 8008e26:	4604      	mov	r4, r0
 8008e28:	4608      	mov	r0, r1
 8008e2a:	602b      	str	r3, [r5, #0]
 8008e2c:	f7f9 f808 	bl	8001e40 <_sbrk>
 8008e30:	1c43      	adds	r3, r0, #1
 8008e32:	d102      	bne.n	8008e3a <_sbrk_r+0x1a>
 8008e34:	682b      	ldr	r3, [r5, #0]
 8008e36:	b103      	cbz	r3, 8008e3a <_sbrk_r+0x1a>
 8008e38:	6023      	str	r3, [r4, #0]
 8008e3a:	bd38      	pop	{r3, r4, r5, pc}
 8008e3c:	200004e0 	.word	0x200004e0

08008e40 <memcpy>:
 8008e40:	440a      	add	r2, r1
 8008e42:	4291      	cmp	r1, r2
 8008e44:	f100 33ff 	add.w	r3, r0, #4294967295
 8008e48:	d100      	bne.n	8008e4c <memcpy+0xc>
 8008e4a:	4770      	bx	lr
 8008e4c:	b510      	push	{r4, lr}
 8008e4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e52:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e56:	4291      	cmp	r1, r2
 8008e58:	d1f9      	bne.n	8008e4e <memcpy+0xe>
 8008e5a:	bd10      	pop	{r4, pc}

08008e5c <__assert_func>:
 8008e5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008e5e:	4614      	mov	r4, r2
 8008e60:	461a      	mov	r2, r3
 8008e62:	4b09      	ldr	r3, [pc, #36]	@ (8008e88 <__assert_func+0x2c>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	4605      	mov	r5, r0
 8008e68:	68d8      	ldr	r0, [r3, #12]
 8008e6a:	b954      	cbnz	r4, 8008e82 <__assert_func+0x26>
 8008e6c:	4b07      	ldr	r3, [pc, #28]	@ (8008e8c <__assert_func+0x30>)
 8008e6e:	461c      	mov	r4, r3
 8008e70:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008e74:	9100      	str	r1, [sp, #0]
 8008e76:	462b      	mov	r3, r5
 8008e78:	4905      	ldr	r1, [pc, #20]	@ (8008e90 <__assert_func+0x34>)
 8008e7a:	f000 f841 	bl	8008f00 <fiprintf>
 8008e7e:	f000 f851 	bl	8008f24 <abort>
 8008e82:	4b04      	ldr	r3, [pc, #16]	@ (8008e94 <__assert_func+0x38>)
 8008e84:	e7f4      	b.n	8008e70 <__assert_func+0x14>
 8008e86:	bf00      	nop
 8008e88:	20000018 	.word	0x20000018
 8008e8c:	08009a2e 	.word	0x08009a2e
 8008e90:	08009a00 	.word	0x08009a00
 8008e94:	080099f3 	.word	0x080099f3

08008e98 <_calloc_r>:
 8008e98:	b570      	push	{r4, r5, r6, lr}
 8008e9a:	fba1 5402 	umull	r5, r4, r1, r2
 8008e9e:	b93c      	cbnz	r4, 8008eb0 <_calloc_r+0x18>
 8008ea0:	4629      	mov	r1, r5
 8008ea2:	f7ff f93d 	bl	8008120 <_malloc_r>
 8008ea6:	4606      	mov	r6, r0
 8008ea8:	b928      	cbnz	r0, 8008eb6 <_calloc_r+0x1e>
 8008eaa:	2600      	movs	r6, #0
 8008eac:	4630      	mov	r0, r6
 8008eae:	bd70      	pop	{r4, r5, r6, pc}
 8008eb0:	220c      	movs	r2, #12
 8008eb2:	6002      	str	r2, [r0, #0]
 8008eb4:	e7f9      	b.n	8008eaa <_calloc_r+0x12>
 8008eb6:	462a      	mov	r2, r5
 8008eb8:	4621      	mov	r1, r4
 8008eba:	f7fe f9f1 	bl	80072a0 <memset>
 8008ebe:	e7f5      	b.n	8008eac <_calloc_r+0x14>

08008ec0 <__ascii_mbtowc>:
 8008ec0:	b082      	sub	sp, #8
 8008ec2:	b901      	cbnz	r1, 8008ec6 <__ascii_mbtowc+0x6>
 8008ec4:	a901      	add	r1, sp, #4
 8008ec6:	b142      	cbz	r2, 8008eda <__ascii_mbtowc+0x1a>
 8008ec8:	b14b      	cbz	r3, 8008ede <__ascii_mbtowc+0x1e>
 8008eca:	7813      	ldrb	r3, [r2, #0]
 8008ecc:	600b      	str	r3, [r1, #0]
 8008ece:	7812      	ldrb	r2, [r2, #0]
 8008ed0:	1e10      	subs	r0, r2, #0
 8008ed2:	bf18      	it	ne
 8008ed4:	2001      	movne	r0, #1
 8008ed6:	b002      	add	sp, #8
 8008ed8:	4770      	bx	lr
 8008eda:	4610      	mov	r0, r2
 8008edc:	e7fb      	b.n	8008ed6 <__ascii_mbtowc+0x16>
 8008ede:	f06f 0001 	mvn.w	r0, #1
 8008ee2:	e7f8      	b.n	8008ed6 <__ascii_mbtowc+0x16>

08008ee4 <__ascii_wctomb>:
 8008ee4:	4603      	mov	r3, r0
 8008ee6:	4608      	mov	r0, r1
 8008ee8:	b141      	cbz	r1, 8008efc <__ascii_wctomb+0x18>
 8008eea:	2aff      	cmp	r2, #255	@ 0xff
 8008eec:	d904      	bls.n	8008ef8 <__ascii_wctomb+0x14>
 8008eee:	228a      	movs	r2, #138	@ 0x8a
 8008ef0:	601a      	str	r2, [r3, #0]
 8008ef2:	f04f 30ff 	mov.w	r0, #4294967295
 8008ef6:	4770      	bx	lr
 8008ef8:	700a      	strb	r2, [r1, #0]
 8008efa:	2001      	movs	r0, #1
 8008efc:	4770      	bx	lr
	...

08008f00 <fiprintf>:
 8008f00:	b40e      	push	{r1, r2, r3}
 8008f02:	b503      	push	{r0, r1, lr}
 8008f04:	4601      	mov	r1, r0
 8008f06:	ab03      	add	r3, sp, #12
 8008f08:	4805      	ldr	r0, [pc, #20]	@ (8008f20 <fiprintf+0x20>)
 8008f0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f0e:	6800      	ldr	r0, [r0, #0]
 8008f10:	9301      	str	r3, [sp, #4]
 8008f12:	f7ff fd3d 	bl	8008990 <_vfiprintf_r>
 8008f16:	b002      	add	sp, #8
 8008f18:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f1c:	b003      	add	sp, #12
 8008f1e:	4770      	bx	lr
 8008f20:	20000018 	.word	0x20000018

08008f24 <abort>:
 8008f24:	b508      	push	{r3, lr}
 8008f26:	2006      	movs	r0, #6
 8008f28:	f000 f82c 	bl	8008f84 <raise>
 8008f2c:	2001      	movs	r0, #1
 8008f2e:	f7f8 ff2a 	bl	8001d86 <_exit>

08008f32 <_raise_r>:
 8008f32:	291f      	cmp	r1, #31
 8008f34:	b538      	push	{r3, r4, r5, lr}
 8008f36:	4605      	mov	r5, r0
 8008f38:	460c      	mov	r4, r1
 8008f3a:	d904      	bls.n	8008f46 <_raise_r+0x14>
 8008f3c:	2316      	movs	r3, #22
 8008f3e:	6003      	str	r3, [r0, #0]
 8008f40:	f04f 30ff 	mov.w	r0, #4294967295
 8008f44:	bd38      	pop	{r3, r4, r5, pc}
 8008f46:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008f48:	b112      	cbz	r2, 8008f50 <_raise_r+0x1e>
 8008f4a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f4e:	b94b      	cbnz	r3, 8008f64 <_raise_r+0x32>
 8008f50:	4628      	mov	r0, r5
 8008f52:	f000 f831 	bl	8008fb8 <_getpid_r>
 8008f56:	4622      	mov	r2, r4
 8008f58:	4601      	mov	r1, r0
 8008f5a:	4628      	mov	r0, r5
 8008f5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f60:	f000 b818 	b.w	8008f94 <_kill_r>
 8008f64:	2b01      	cmp	r3, #1
 8008f66:	d00a      	beq.n	8008f7e <_raise_r+0x4c>
 8008f68:	1c59      	adds	r1, r3, #1
 8008f6a:	d103      	bne.n	8008f74 <_raise_r+0x42>
 8008f6c:	2316      	movs	r3, #22
 8008f6e:	6003      	str	r3, [r0, #0]
 8008f70:	2001      	movs	r0, #1
 8008f72:	e7e7      	b.n	8008f44 <_raise_r+0x12>
 8008f74:	2100      	movs	r1, #0
 8008f76:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008f7a:	4620      	mov	r0, r4
 8008f7c:	4798      	blx	r3
 8008f7e:	2000      	movs	r0, #0
 8008f80:	e7e0      	b.n	8008f44 <_raise_r+0x12>
	...

08008f84 <raise>:
 8008f84:	4b02      	ldr	r3, [pc, #8]	@ (8008f90 <raise+0xc>)
 8008f86:	4601      	mov	r1, r0
 8008f88:	6818      	ldr	r0, [r3, #0]
 8008f8a:	f7ff bfd2 	b.w	8008f32 <_raise_r>
 8008f8e:	bf00      	nop
 8008f90:	20000018 	.word	0x20000018

08008f94 <_kill_r>:
 8008f94:	b538      	push	{r3, r4, r5, lr}
 8008f96:	4d07      	ldr	r5, [pc, #28]	@ (8008fb4 <_kill_r+0x20>)
 8008f98:	2300      	movs	r3, #0
 8008f9a:	4604      	mov	r4, r0
 8008f9c:	4608      	mov	r0, r1
 8008f9e:	4611      	mov	r1, r2
 8008fa0:	602b      	str	r3, [r5, #0]
 8008fa2:	f7f8 fee0 	bl	8001d66 <_kill>
 8008fa6:	1c43      	adds	r3, r0, #1
 8008fa8:	d102      	bne.n	8008fb0 <_kill_r+0x1c>
 8008faa:	682b      	ldr	r3, [r5, #0]
 8008fac:	b103      	cbz	r3, 8008fb0 <_kill_r+0x1c>
 8008fae:	6023      	str	r3, [r4, #0]
 8008fb0:	bd38      	pop	{r3, r4, r5, pc}
 8008fb2:	bf00      	nop
 8008fb4:	200004e0 	.word	0x200004e0

08008fb8 <_getpid_r>:
 8008fb8:	f7f8 becd 	b.w	8001d56 <_getpid>

08008fbc <_init>:
 8008fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fbe:	bf00      	nop
 8008fc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fc2:	bc08      	pop	{r3}
 8008fc4:	469e      	mov	lr, r3
 8008fc6:	4770      	bx	lr

08008fc8 <_fini>:
 8008fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fca:	bf00      	nop
 8008fcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fce:	bc08      	pop	{r3}
 8008fd0:	469e      	mov	lr, r3
 8008fd2:	4770      	bx	lr
