Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : sm_cta_launched 
Event Value : 15
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 51440c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].UNK400.PM_MUX => { SEL = 0 }
(r) register: 51440c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].UNK400.PM_MUX => { SEL = 0 }
(w) register: 51440c, value: 0000000e, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].UNK400.PM_MUX => { SEL = 0xe }
(w) register: 51440c, value: 0000000e, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].UNK400.PM_MUX => { SEL = 0xe }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182040, value: 00000026, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0x26 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182040, value: 00000026, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0x26 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 51440c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].UNK400.PM_MUX => { SEL = 0 }
(r) register: 514c0c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].UNK400.PM_MUX => { SEL = 0 }
(r) register: 51540c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].UNK400.PM_MUX => { SEL = 0 }
(r) register: 515c0c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].UNK400.PM_MUX => { SEL = 0 }
(r) register: 51440c, value: 0000000e, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].UNK400.PM_MUX => { SEL = 0xe }
(r) register: 514c0c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].UNK400.PM_MUX => { SEL = 0 }
(r) register: 51540c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].UNK400.PM_MUX => { SEL = 0 }
(r) register: 515c0c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].UNK400.PM_MUX => { SEL = 0 }
(w) register: 51440c, value: 8000000e, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].UNK400.PM_MUX => { SEL = 0xe | ENABLE }
(w) register: 514c0c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].UNK400.PM_MUX => { SEL = 0 }
(w) register: 51540c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].UNK400.PM_MUX => { SEL = 0 }
(w) register: 515c0c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].UNK400.PM_MUX => { SEL = 0 }
(w) register: 51440c, value: 8000000e, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].UNK400.PM_MUX => { SEL = 0xe | ENABLE }
(w) register: 514c0c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].UNK400.PM_MUX => { SEL = 0 }
(w) register: 51540c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].UNK400.PM_MUX => { SEL = 0 }
(w) register: 515c0c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].UNK400.PM_MUX => { SEL = 0 }
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(r) register: 18208c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0] => 0
(r) register: 18208c, value: 0000000f, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0] => 0xf
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'sm_cta_launched' saved in file 'sm_cta_launched.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l1_local_load_hit 
Event Value : 0
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5144a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 5144a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5144a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 5154a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(r) register: 515ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(r) register: 5144a8, value: 80000001, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(r) register: 514ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 5154a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 515ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 514ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5154a8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(w) register: 515ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 514ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5154a8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(w) register: 515ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(r) register: 18208c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0] => 0
(r) register: 18208c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0] => 0
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l1_local_load_hit' saved in file 'l1_local_load_hit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l1_local_load_miss 
Event Value : 0
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5144a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 5144a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182040, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182040, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5144a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 5154a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(r) register: 515ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(r) register: 5144a8, value: 80000001, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(r) register: 514ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 5154a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 515ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 514ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5154a8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(w) register: 515ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 514ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5154a8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(w) register: 515ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(r) register: 18208c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0] => 0
(r) register: 18208c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0] => 0
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l1_local_load_miss' saved in file 'l1_local_load_miss.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l1_local_store_hit 
Event Value : 0
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5144a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 5144a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182040, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182040, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5144a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 5154a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(r) register: 515ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(r) register: 5144a8, value: 80000001, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(r) register: 514ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 5154a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 515ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 514ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5154a8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(w) register: 515ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 514ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5154a8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(w) register: 515ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(r) register: 18208c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0] => 0
(r) register: 18208c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0] => 0
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l1_local_store_hit' saved in file 'l1_local_store_hit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l1_local_store_miss 
Event Value : 0
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5144a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 5144a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182040, value: 00000003, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0x3 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182040, value: 00000003, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0x3 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5144a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 5154a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(r) register: 515ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(r) register: 5144a8, value: 80000001, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(r) register: 514ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 5154a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 515ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 514ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5154a8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(w) register: 515ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 514ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5154a8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(w) register: 515ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(r) register: 18208c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0] => 0
(r) register: 18208c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0] => 0
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l1_local_store_miss' saved in file 'l1_local_store_miss.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l1_global_load_hit 
Event Value : 0
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5144a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 5144a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182040, value: 00000005, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0x5 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182040, value: 00000005, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0x5 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5144a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 5154a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(r) register: 515ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(r) register: 5144a8, value: 80000001, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(r) register: 514ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 5154a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 515ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 514ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5154a8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(w) register: 515ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 514ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5154a8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(w) register: 515ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(r) register: 18208c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0] => 0
(r) register: 18208c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0] => 0
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l1_global_load_hit' saved in file 'l1_global_load_hit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l1_global_load_miss 
Event Value : 230
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5144a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 5144a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182040, value: 00000006, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0x6 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182040, value: 00000006, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0x6 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5144a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 5154a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(r) register: 515ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(r) register: 5144a8, value: 80000001, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(r) register: 514ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 5154a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 515ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 514ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5154a8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(w) register: 515ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(w) register: 5144a8, value: 80000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x1 | ENABLE }
(w) register: 514ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5154a8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(w) register: 515ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(r) register: 18208c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0] => 0
(r) register: 18208c, value: 000000e6, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0] => 0xe6
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l1_global_load_miss' saved in file 'l1_global_load_miss.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : uncached_global_load_transaction 
Event Value : 0
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5144a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 5144a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5144a8, value: 80000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x2 | ENABLE }
(w) register: 5144a8, value: 80000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x2 | ENABLE }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182040, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182040, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5144a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 5154a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(r) register: 515ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(r) register: 5144a8, value: 80000002, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x2 | ENABLE }
(r) register: 514ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 5154a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 515ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5144a8, value: 80000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x2 | ENABLE }
(w) register: 514ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5154a8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(w) register: 515ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(w) register: 5144a8, value: 80000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x2 | ENABLE }
(w) register: 514ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5154a8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(w) register: 515ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(r) register: 18208c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0] => 0
(r) register: 18208c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0] => 0
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'uncached_global_load_transaction' saved in file 'uncached_global_load_transaction.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : global_store_transaction 
Event Value : 112
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5144a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 5144a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5144a8, value: 80000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x2 | ENABLE }
(w) register: 5144a8, value: 80000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x2 | ENABLE }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182040, value: 00000003, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0x3 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182040, value: 00000003, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0x3 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5144a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 5154a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(r) register: 515ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(r) register: 5144a8, value: 80000002, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x2 | ENABLE }
(r) register: 514ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 5154a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 515ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5144a8, value: 80000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x2 | ENABLE }
(w) register: 514ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5154a8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(w) register: 515ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(w) register: 5144a8, value: 80000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x2 | ENABLE }
(w) register: 514ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5154a8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(w) register: 515ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(r) register: 18208c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0] => 0
(r) register: 18208c, value: 00000070, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0] => 0x70
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'global_store_transaction' saved in file 'global_store_transaction.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l1_shared_bank_conflict 
Event Value : 0
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5144a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 5144a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5144a8, value: 80000006, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x6 | ENABLE }
(w) register: 5144a8, value: 80000006, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x6 | ENABLE }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5144a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0 }
(r) register: 514ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(r) register: 5154a8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(r) register: 515ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(r) register: 5144a8, value: 80000006, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x6 | ENABLE }
(r) register: 514ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 5154a8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 515ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 5144a8, value: 80000006, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x6 | ENABLE }
(w) register: 514ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5154a8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(w) register: 515ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(w) register: 5144a8, value: 80000006, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].L1.PM_MUX => { SEL = 0x6 | ENABLE }
(w) register: 514ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].L1.PM_MUX => { SEL = 0 }
(w) register: 5154a8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].L1.PM_MUX => { SEL = 0 }
(w) register: 515ca8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].L1.PM_MUX => { SEL = 0 }
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(r) register: 18208c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0] => 0
(r) register: 18208c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_PRE[0] => 0
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l1_shared_bank_conflict' saved in file 'l1_shared_bank_conflict.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : tex0_cache_sector_queries 
Event Value : 0
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5142c0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 5142c0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 5142c0, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(w) register: 5142c0, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18209c, value: 00040012, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B6 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182048, value: 11100f0e, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0xe | 1 = 0xf | 2 = 0x10 | 3 = 0x11 }
(w) register: 18204c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: ef1200ef, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0xef | 1 = 0 | 2 = 0x12 | 3 = 0xef }
(w) register: 182054, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18209c, value: 00040012, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B6 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182048, value: 11100f0e, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0xe | 1 = 0xf | 2 = 0x10 | 3 = 0x11 }
(w) register: 18204c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: ef1200ef, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0xef | 1 = 0 | 2 = 0x12 | 3 = 0xef }
(w) register: 182054, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5142c0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 5152c0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 515ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 5142c0, value: 00000005, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 5152c0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 515ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 5142c0, value: 80000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 | ENABLE }
(w) register: 514ac0, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 5152c0, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 515ac0, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 5142c0, value: 80000005, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 | ENABLE }
(w) register: 514ac0, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 5152c0, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 515ac0, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(r) register: 182080, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_EVENT[0] => 0
(r) register: 182080, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_EVENT[0] => 0
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'tex0_cache_sector_queries' saved in file 'tex0_cache_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : tex0_cache_sector_misses 
Event Value : 0
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 5142c0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 5142c0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 5142c0, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(w) register: 5142c0, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18209c, value: 00040012, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B6 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182048, value: 0d0c0b0a, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0xa | 1 = 0xb | 2 = 0xc | 3 = 0xd }
(w) register: 18204c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: ef0e00ef, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0xef | 1 = 0 | 2 = 0xe | 3 = 0xef }
(w) register: 182054, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18209c, value: 00040012, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B6 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182048, value: 0d0c0b0a, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0xa | 1 = 0xb | 2 = 0xc | 3 = 0xd }
(w) register: 18204c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: ef0e00ef, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0xef | 1 = 0 | 2 = 0xe | 3 = 0xef }
(w) register: 182054, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 5142c0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 5152c0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 515ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 5142c0, value: 00000004, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(r) register: 514ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 5152c0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x2].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 515ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0x3].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 5142c0, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 | ENABLE }
(w) register: 514ac0, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 5152c0, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 515ac0, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 5142c0, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 | ENABLE }
(w) register: 514ac0, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 5152c0, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x2].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 515ac0, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0x3].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(r) register: 182080, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_EVENT[0] => 0
(r) register: 182080, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_EVENT[0] => 0
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'tex0_cache_sector_misses' saved in file 'tex0_cache_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : elapsed_cycles_sm 
Event Value : 3894
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 182100, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18209c, value: 00040002, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 182040, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182044, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182048, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18204c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182050, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 182054, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 182058, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18205c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(w) register: 18206c, value: 000000ed, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].SWAP_SRC[0] => 0xed
(r) register: 182070, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_CYCLES[0] => 0
(r) register: 182070, value: 00000f36, mask: 00000000 ==> PCOUNTER.GPC_DOM[0x2].CTR_CYCLES[0] => 0xf36
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1820a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0x2].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'elapsed_cycles_sm' saved in file 'elapsed_cycles_sm.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : fb_subp0_read_sectors 
Event Value : 16
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(w) register: 10f100, value: 00000110, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x110
(w) register: 10f100, value: 00000110, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x110
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 0000000f, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0xf | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 0000000f, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0xf | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000110, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0x110
(w) register: 10f100, value: 00000111, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x111
(w) register: 10f100, value: 00000111, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x111
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a008c, value: 00000010, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0x10
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'fb_subp0_read_sectors' saved in file 'fb_subp0_read_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : fb_subp1_read_sectors 
Event Value : 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000111, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0x111
(w) register: 10f100, value: 00000121, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x121
(w) register: 10f100, value: 00000121, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x121
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 0000000f, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0xf | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 0000000f, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0xf | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000121, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0x121
(w) register: 10f100, value: 00000121, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x121
(w) register: 10f100, value: 00000121, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x121
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'fb_subp1_read_sectors' saved in file 'fb_subp1_read_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : fb_subp0_write_sectors 
Event Value : 616
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000121, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0x121
(w) register: 10f100, value: 00000111, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x111
(w) register: 10f100, value: 00000111, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x111
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000010, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x10 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000010, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x10 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000111, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0x111
(w) register: 10f100, value: 00000111, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x111
(w) register: 10f100, value: 00000111, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x111
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a008c, value: 00000268, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0x268
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'fb_subp0_write_sectors' saved in file 'fb_subp0_write_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : fb_subp1_write_sectors 
Event Value : 616
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000111, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0x111
(w) register: 10f100, value: 00000121, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x121
(w) register: 10f100, value: 00000121, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x121
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000010, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x10 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000010, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x10 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000121, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0x121
(w) register: 10f100, value: 00000121, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x121
(w) register: 10f100, value: 00000121, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x121
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a008c, value: 00000268, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0x268
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'fb_subp1_write_sectors' saved in file 'fb_subp1_write_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_write_sector_misses 
Event Value : 616
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70000
(w) register: 140028, value: 00070100, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70100
(w) register: 140028, value: 00070100, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70100
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000004, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x4 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000004, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x4 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070100, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70100
(w) register: 140028, value: 00070101, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70101
(w) register: 140028, value: 00070101, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70101
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a008c, value: 00000268, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0x268
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_write_sector_misses' saved in file 'l2_subp0_write_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_write_sector_misses 
Event Value : 616
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070101, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70101
(w) register: 140028, value: 00070111, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70111
(w) register: 140028, value: 00070111, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70111
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000004, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x4 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000004, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0x4 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070111, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70111
(w) register: 140028, value: 00070111, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70111
(w) register: 140028, value: 00070111, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70111
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a008c, value: 00000268, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0x268
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_write_sector_misses' saved in file 'l2_subp1_write_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_sector_misses 
Event Value : 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070111, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70111
(w) register: 140028, value: 00070081, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70081
(w) register: 140028, value: 00070081, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70081
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070081, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70081
(w) register: 140028, value: 00070081, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70081
(w) register: 140028, value: 00070081, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70081
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_sector_misses' saved in file 'l2_subp0_read_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_sector_misses 
Event Value : 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070081, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70081
(w) register: 140028, value: 00070091, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70091
(w) register: 140028, value: 00070091, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70091
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0xaaaa | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070091, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70091
(w) register: 140028, value: 00070091, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70091
(w) register: 140028, value: 00070091, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70091
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_sector_misses' saved in file 'l2_subp1_read_sector_misses.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_write_sector_queries 
Event Value : 616
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070091, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70091
(w) register: 140028, value: 00071091, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71091
(w) register: 140028, value: 00071091, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71091
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 002e1f21, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x21 | 1 = 0x1f | 2 = 0x2e | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 002e1f21, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x21 | 1 = 0x1f | 2 = 0x2e | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00071091, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x71091
(w) register: 140028, value: 00071091, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71091
(w) register: 140028, value: 00071091, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71091
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000268, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x268
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_write_sector_queries' saved in file 'l2_subp0_write_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_write_sector_queries 
Event Value : 616
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00071091, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x71091
(w) register: 140028, value: 20071297, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20071297
(w) register: 140028, value: 20071297, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20071297
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 002e1f21, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x21 | 1 = 0x1f | 2 = 0x2e | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 002e1f21, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x21 | 1 = 0x1f | 2 = 0x2e | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 20071297, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x20071297
(w) register: 140028, value: 20071297, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20071297
(w) register: 140028, value: 20071297, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20071297
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000268, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x268
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_write_sector_queries' saved in file 'l2_subp1_write_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_sector_queries 
Event Value : 1240
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 20071297, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x20071297
(w) register: 140028, value: 00071091, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71091
(w) register: 140028, value: 00071091, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71091
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 002f1f21, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x21 | 1 = 0x1f | 2 = 0x2f | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 002f1f21, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x21 | 1 = 0x1f | 2 = 0x2f | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00071091, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x71091
(w) register: 140028, value: 00071091, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71091
(w) register: 140028, value: 00071091, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71091
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 000004d8, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x4d8
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_sector_queries' saved in file 'l2_subp0_read_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_sector_queries 
Event Value : 1240
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00071091, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x71091
(w) register: 140028, value: 20071297, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20071297
(w) register: 140028, value: 20071297, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20071297
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 002f1f21, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x21 | 1 = 0x1f | 2 = 0x2f | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 002f1f21, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x21 | 1 = 0x1f | 2 = 0x2f | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 20071297, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x20071297
(w) register: 140028, value: 20071297, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20071297
(w) register: 140028, value: 20071297, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20071297
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 000004d8, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x4d8
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_sector_queries' saved in file 'l2_subp1_read_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_tex_sector_queries 
Event Value : 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 20071297, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x20071297
(w) register: 140028, value: 00070c91, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70c91
(w) register: 140028, value: 00070c91, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70c91
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 002f1f21, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x21 | 1 = 0x1f | 2 = 0x2f | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 002f1f21, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x21 | 1 = 0x1f | 2 = 0x2f | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070c91, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70c91
(w) register: 140028, value: 00070c91, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70c91
(w) register: 140028, value: 00070c91, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70c91
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_tex_sector_queries' saved in file 'l2_subp0_read_tex_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_tex_sector_queries 
Event Value : 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070c91, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70c91
(w) register: 140028, value: 20070e97, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e97
(w) register: 140028, value: 20070e97, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e97
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 002f1f21, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x21 | 1 = 0x1f | 2 = 0x2f | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 002f1f21, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x21 | 1 = 0x1f | 2 = 0x2f | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 20070e97, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x20070e97
(w) register: 140028, value: 20070e97, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e97
(w) register: 140028, value: 20070e97, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e97
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_tex_sector_queries' saved in file 'l2_subp1_read_tex_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_hit_sectors 
Event Value : 1240
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 20070e97, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x20070e97
(w) register: 140028, value: 00071003, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71003
(w) register: 140028, value: 00071003, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71003
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 212f1f02, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x2 | 1 = 0x1f | 2 = 0x2f | 3 = 0x21 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 212f1f02, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x2 | 1 = 0x1f | 2 = 0x2f | 3 = 0x21 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00071003, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x71003
(w) register: 140028, value: 00071003, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71003
(w) register: 140028, value: 00071003, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x71003
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 000004d8, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x4d8
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_hit_sectors' saved in file 'l2_subp0_read_hit_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_hit_sectors 
Event Value : 1240
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00071003, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x71003
(w) register: 140028, value: 20071219, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20071219
(w) register: 140028, value: 20071219, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20071219
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 212f1f02, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x2 | 1 = 0x1f | 2 = 0x2f | 3 = 0x21 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 212f1f02, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x2 | 1 = 0x1f | 2 = 0x2f | 3 = 0x21 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 20071219, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x20071219
(w) register: 140028, value: 20071219, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20071219
(w) register: 140028, value: 20071219, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20071219
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 000004d8, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x4d8
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_hit_sectors' saved in file 'l2_subp1_read_hit_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_tex_hit_sectors 
Event Value : 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 20071219, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x20071219
(w) register: 140028, value: 00070c03, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70c03
(w) register: 140028, value: 00070c03, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70c03
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 212f1f02, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x2 | 1 = 0x1f | 2 = 0x2f | 3 = 0x21 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 212f1f02, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x2 | 1 = 0x1f | 2 = 0x2f | 3 = 0x21 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070c03, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70c03
(w) register: 140028, value: 00070c03, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70c03
(w) register: 140028, value: 00070c03, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70c03
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_tex_hit_sectors' saved in file 'l2_subp0_read_tex_hit_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_tex_hit_sectors 
Event Value : 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070c03, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70c03
(w) register: 140028, value: 20070e19, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e19
(w) register: 140028, value: 20070e19, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e19
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 212f1f02, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x2 | 1 = 0x1f | 2 = 0x2f | 3 = 0x21 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 212f1f02, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x2 | 1 = 0x1f | 2 = 0x2f | 3 = 0x21 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 20070e19, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x20070e19
(w) register: 140028, value: 20070e19, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e19
(w) register: 140028, value: 20070e19, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e19
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_tex_hit_sectors' saved in file 'l2_subp1_read_tex_hit_sectors.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_sysmem_sector_queries 
Event Value : 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 20070e19, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x20070e19
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212f01, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x1 | 1 = 0x2f | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212f01, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x1 | 1 = 0x2f | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e01, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_sysmem_sector_queries' saved in file 'l2_subp0_read_sysmem_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_sysmem_sector_queries 
Event Value : 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e01, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 20070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e17
(w) register: 140028, value: 20070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e17
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212f01, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x1 | 1 = 0x2f | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212f01, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x1 | 1 = 0x2f | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 20070e17, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x20070e17
(w) register: 140028, value: 20070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e17
(w) register: 140028, value: 20070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e17
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_sysmem_sector_queries' saved in file 'l2_subp1_read_sysmem_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_write_sysmem_sector_queries 
Event Value : 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 20070e17, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x20070e17
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212e01, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x1 | 1 = 0x2e | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212e01, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x1 | 1 = 0x2e | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e01, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 00070e01, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e01
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_write_sysmem_sector_queries' saved in file 'l2_subp0_write_sysmem_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_write_sysmem_sector_queries 
Event Value : 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e01, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e01
(w) register: 140028, value: 20070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e17
(w) register: 140028, value: 20070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e17
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212e01, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x1 | 1 = 0x2e | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00212e01, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x1 | 1 = 0x2e | 2 = 0x21 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 20070e17, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x20070e17
(w) register: 140028, value: 20070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e17
(w) register: 140028, value: 20070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e17
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_write_sysmem_sector_queries' saved in file 'l2_subp1_write_sysmem_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_total_read_sector_queries 
Event Value : 1240
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 20070e17, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x20070e17
(w) register: 140028, value: 00070e11, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e11
(w) register: 140028, value: 00070e11, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e11
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 0000212f, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x2f | 1 = 0x21 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8888 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 0000212f, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x2f | 1 = 0x21 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8888 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e11, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e11
(w) register: 140028, value: 00070e11, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e11
(w) register: 140028, value: 00070e11, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e11
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 000004d8, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x4d8
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_total_read_sector_queries' saved in file 'l2_subp0_total_read_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_total_read_sector_queries 
Event Value : 1256
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e11, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e11
(w) register: 140028, value: 20070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e17
(w) register: 140028, value: 20070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e17
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 0000212f, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x2f | 1 = 0x21 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8888 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 0000212f, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x2f | 1 = 0x21 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8888 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 20070e17, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x20070e17
(w) register: 140028, value: 20070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e17
(w) register: 140028, value: 20070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e17
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 000004e8, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x4e8
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_total_read_sector_queries' saved in file 'l2_subp1_total_read_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_total_write_sector_queries 
Event Value : 616
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 20070e17, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x20070e17
(w) register: 140028, value: 00070e11, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e11
(w) register: 140028, value: 00070e11, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e11
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 0000212e, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x2e | 1 = 0x21 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8888 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 0000212e, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x2e | 1 = 0x21 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8888 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e11, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e11
(w) register: 140028, value: 00070e11, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e11
(w) register: 140028, value: 00070e11, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x70e11
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000268, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x268
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_total_write_sector_queries' saved in file 'l2_subp0_total_write_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_total_write_sector_queries 
Event Value : 616
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000001, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0x1
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000006, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x6
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 00070e11, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x70e11
(w) register: 140028, value: 20070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e17
(w) register: 140028, value: 20070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e17
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 0000212e, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x2e | 1 = 0x21 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8888 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0x1 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0048, value: 1e1d1c1b, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0x1b | 1 = 0x1c | 2 = 0x1d | 3 = 0x1e }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 0000212e, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x2e | 1 = 0x21 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8888 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 1410dc, value: 21360038, mask: 00000000 ==> PMFB[0].SUBP[0].COMP+0x1c
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 140028, value: 20070e17, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x20070e17
(w) register: 140028, value: 20070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e17
(w) register: 140028, value: 20070e17, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x20070e17
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(w) register: 1a006c, value: 0000006d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x6d
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0080, value: 00000268, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x268
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_total_write_sector_queries' saved in file 'l2_subp1_total_write_sector_queries.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_8bit 
Event Value : 0
(w) register: 514604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gld_inst_8bit' saved in file 'gld_inst_8bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_16bit 
Event Value : 0
(w) register: 514604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gld_inst_16bit' saved in file 'gld_inst_16bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_32bit 
Event Value : 7168
(w) register: 514604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00001c00, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0x1c00
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gld_inst_32bit' saved in file 'gld_inst_32bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_64bit 
Event Value : 0
(w) register: 514604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gld_inst_64bit' saved in file 'gld_inst_64bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_128bit 
Event Value : 0
(w) register: 514604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gld_inst_128bit' saved in file 'gld_inst_128bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_8bit 
Event Value : 0
(w) register: 514604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gst_inst_8bit' saved in file 'gst_inst_8bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_16bit 
Event Value : 0
(w) register: 514604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gst_inst_16bit' saved in file 'gst_inst_16bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_32bit 
Event Value : 3584
(w) register: 514604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000e00, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0xe00
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gst_inst_32bit' saved in file 'gst_inst_32bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_64bit 
Event Value : 0
(w) register: 514604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gst_inst_64bit' saved in file 'gst_inst_64bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_128bit 
Event Value : 0
(w) register: 514604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gst_inst_128bit' saved in file 'gst_inst_128bit.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : local_load 
Event Value : 0
(w) register: 514604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'local_load' saved in file 'local_load.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : local_store 
Event Value : 0
(w) register: 514604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'local_store' saved in file 'local_store.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : gld_request 
Event Value : 224
(w) register: 514604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 000000e0, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0xe0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gld_request' saved in file 'gld_request.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : gst_request 
Event Value : 104
(w) register: 514604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000068, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0x68
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gst_request' saved in file 'gst_request.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : shared_load 
Event Value : 0
(w) register: 514604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'shared_load' saved in file 'shared_load.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : shared_store 
Event Value : 0
(w) register: 514604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000064, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x64 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'shared_store' saved in file 'shared_store.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : branch 
Event Value : 208
(w) register: 514604, value: 00001a1a, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1a | 1 = 0x1a | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00001a1a, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1a | 1 = 0x1a | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514678, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(r) register: 514674, value: 000000b4, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0xb4
(r) register: 514678, value: 0000000e, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0xe
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'branch' saved in file 'branch.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : divergent_branch 
Event Value : 0
(w) register: 514604, value: 00001919, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x19 | 1 = 0x19 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00001919, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x19 | 1 = 0x19 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514678, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514678, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'divergent_branch' saved in file 'divergent_branch.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : warps_launched 
Event Value : 120
(w) register: 514604, value: 00000026, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x26 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000026, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x26 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000078, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0x78
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'warps_launched' saved in file 'warps_launched.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : threads_launched 
Event Value : 3584
(w) register: 514604, value: 26262626, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x26 | 1 = 0x26 | 2 = 0x26 | 3 = 0x26 }
(w) register: 514608, value: 00002626, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0x26 | 1 = 0x26 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 26262626, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x26 | 1 = 0x26 | 2 = 0x26 | 3 = 0x26 }
(w) register: 514608, value: 00002626, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0x26 | 1 = 0x26 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514678, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(r) register: 51467c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(r) register: 514680, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(r) register: 514684, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(r) register: 514688, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514678, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(r) register: 51467c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(r) register: 514680, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(r) register: 514684, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(r) register: 514688, value: 00000070, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0x70
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'threads_launched' saved in file 'threads_launched.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : active_warps 
Event Value : 176650
(w) register: 514604, value: 24242424, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x24 | 1 = 0x24 | 2 = 0x24 | 3 = 0x24 }
(w) register: 514608, value: 00002424, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0x24 | 1 = 0x24 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 24242424, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x24 | 1 = 0x24 | 2 = 0x24 | 3 = 0x24 }
(w) register: 514608, value: 00002424, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0x24 | 1 = 0x24 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514678, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(r) register: 51467c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(r) register: 514680, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(r) register: 514684, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(r) register: 514688, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(r) register: 514674, value: 0000036a, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0x36a
(r) register: 514678, value: 00000462, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0x462
(r) register: 51467c, value: 000003b1, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0x3b1
(r) register: 514680, value: 0000053d, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0x53d
(r) register: 514684, value: 00000afd, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0xafd
(r) register: 514688, value: 00000deb, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0xdeb
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'active_warps' saved in file 'active_warps.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : active_cycles 
Event Value : 4422
(w) register: 514604, value: 00000011, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x11 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000011, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x11 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00001146, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0x1146
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'active_cycles' saved in file 'active_cycles.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_00 
Event Value : 0
(w) register: 514604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'prof_trigger_00' saved in file 'prof_trigger_00.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_01 
Event Value : 0
(w) register: 514604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'prof_trigger_01' saved in file 'prof_trigger_01.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_02 
Event Value : 0
(w) register: 514604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'prof_trigger_02' saved in file 'prof_trigger_02.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_03 
Event Value : 0
(w) register: 514604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'prof_trigger_03' saved in file 'prof_trigger_03.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_04 
Event Value : 0
(w) register: 514604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'prof_trigger_04' saved in file 'prof_trigger_04.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_05 
Event Value : 0
(w) register: 514604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'prof_trigger_05' saved in file 'prof_trigger_05.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_06 
Event Value : 0
(w) register: 514604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'prof_trigger_06' saved in file 'prof_trigger_06.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_07 
Event Value : 0
(w) register: 514604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'prof_trigger_07' saved in file 'prof_trigger_07.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : inst_issued 
Event Value : 2487
(w) register: 514604, value: 00002727, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x27 | 1 = 0x27 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00002727, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x27 | 1 = 0x27 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514678, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(r) register: 514674, value: 00000339, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0x339
(r) register: 514678, value: 0000033f, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0x33f
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'inst_issued' saved in file 'inst_issued.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : inst_executed 
Event Value : 2016
(w) register: 514604, value: 00002d2d, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2d | 1 = 0x2d | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00002d2d, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2d | 1 = 0x2d | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514678, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(r) register: 514674, value: 0000014a, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0x14a
(r) register: 514678, value: 0000034b, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0x34b
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'inst_executed' saved in file 'inst_executed.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : thread_inst_executed_0 
Event Value : 29952
(w) register: 514604, value: 2f2f2f2f, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2f | 1 = 0x2f | 2 = 0x2f | 3 = 0x2f }
(w) register: 514608, value: 00002f2f, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0x2f | 1 = 0x2f | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 2f2f2f2f, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x2f | 1 = 0x2f | 2 = 0x2f | 3 = 0x2f }
(w) register: 514608, value: 00002f2f, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0x2f | 1 = 0x2f | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514678, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(r) register: 51467c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(r) register: 514680, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(r) register: 514684, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(r) register: 514688, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514678, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(r) register: 51467c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(r) register: 514680, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(r) register: 514684, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(r) register: 514688, value: 000003a8, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0x3a8
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'thread_inst_executed_0' saved in file 'thread_inst_executed_0.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : thread_inst_executed_1 
Event Value : 32256
(w) register: 514604, value: 30303030, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x30 | 1 = 0x30 | 2 = 0x30 | 3 = 0x30 }
(w) register: 514608, value: 00003030, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0x30 | 1 = 0x30 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 30303030, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x30 | 1 = 0x30 | 2 = 0x30 | 3 = 0x30 }
(w) register: 514608, value: 00003030, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0x30 | 1 = 0x30 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514678, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(r) register: 51467c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(r) register: 514680, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(r) register: 514684, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(r) register: 514688, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514678, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(r) register: 51467c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(r) register: 514680, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(r) register: 514684, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(r) register: 514688, value: 000003f0, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0x3f0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'thread_inst_executed_1' saved in file 'thread_inst_executed_1.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : atom_count 
Event Value : 0
(w) register: 514604, value: 00000063, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x63 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000063, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x63 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'atom_count' saved in file 'atom_count.trace'

Usage: /opt/cuda/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GTX 470
Launching kernel: blocks 196, thread/block 256
Event Name : gred_count 
Event Value : 0
(w) register: 514604, value: 00000063, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x63 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 514604, value: 00000063, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0] => { 0 = 0x63 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 514608, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_SIGSEL[0x1] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 51465c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MODE => { 0 = LOGOP | 1 = LOGOP | 2 = LOGOP | 3 = LOGOP | 4 = LOGOP | 5 = LOGOP | 6 = LOGOP | 7 = LOGOP }
(w) register: 514660, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 514664, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 514668, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 51466c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(r) register: 514600, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(w) register: 514600, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_MUX => { SEL = 0 | ENABLE }
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514674, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(r) register: 514670, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER_OVERFLOW => { 0 }
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
(w) register: 514674, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0] => 0
(w) register: 514678, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x1] => 0
(w) register: 51467c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x2] => 0
(w) register: 514680, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x3] => 0
(w) register: 514684, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x4] => 0
(w) register: 514688, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x5] => 0
(w) register: 51468c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x6] => 0
(w) register: 514690, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0x2].TPC[0].MP.PM_COUNTER[0x7] => 0
Trace of 'gred_count' saved in file 'gred_count.trace'

