static void\r\nnve4_grctx_generate_mods(struct nvc0_graph_priv *priv, struct nvc0_grctx *info)\r\n{\r\nu32 magic[GPC_MAX][2];\r\nu32 offset;\r\nint gpc;\r\nmmio_data(0x003000, 0x0100, NV_MEM_ACCESS_RW | NV_MEM_ACCESS_SYS);\r\nmmio_data(0x008000, 0x0100, NV_MEM_ACCESS_RW | NV_MEM_ACCESS_SYS);\r\nmmio_data(0x060000, 0x1000, NV_MEM_ACCESS_RW);\r\nmmio_list(0x40800c, 0x00000000, 8, 1);\r\nmmio_list(0x408010, 0x80000000, 0, 0);\r\nmmio_list(0x419004, 0x00000000, 8, 1);\r\nmmio_list(0x419008, 0x00000000, 0, 0);\r\nmmio_list(0x4064cc, 0x80000000, 0, 0);\r\nmmio_list(0x408004, 0x00000000, 8, 0);\r\nmmio_list(0x408008, 0x80000030, 0, 0);\r\nmmio_list(0x418808, 0x00000000, 8, 0);\r\nmmio_list(0x41880c, 0x80000030, 0, 0);\r\nmmio_list(0x4064c8, 0x01800600, 0, 0);\r\nmmio_list(0x418810, 0x80000000, 12, 2);\r\nmmio_list(0x419848, 0x10000000, 12, 2);\r\nmmio_list(0x405830, 0x02180648, 0, 0);\r\nmmio_list(0x4064c4, 0x0192ffff, 0, 0);\r\nfor (gpc = 0, offset = 0; gpc < priv->gpc_nr; gpc++) {\r\nu16 magic0 = 0x0218 * priv->tpc_nr[gpc];\r\nu16 magic1 = 0x0648 * priv->tpc_nr[gpc];\r\nmagic[gpc][0] = 0x10000000 | (magic0 << 16) | offset;\r\nmagic[gpc][1] = 0x00000000 | (magic1 << 16);\r\noffset += 0x0324 * priv->tpc_nr[gpc];\r\n}\r\nfor (gpc = 0; gpc < priv->gpc_nr; gpc++) {\r\nmmio_list(GPC_UNIT(gpc, 0x30c0), magic[gpc][0], 0, 0);\r\nmmio_list(GPC_UNIT(gpc, 0x30e4), magic[gpc][1] | offset, 0, 0);\r\noffset += 0x07ff * priv->tpc_nr[gpc];\r\n}\r\nmmio_list(0x17e91c, 0x06060609, 0, 0);\r\nmmio_list(0x17e920, 0x00090a05, 0, 0);\r\n}\r\nvoid\r\nnve4_grctx_generate_unkn(struct nvc0_graph_priv *priv)\r\n{\r\nnv_mask(priv, 0x418c6c, 0x00000001, 0x00000001);\r\nnv_mask(priv, 0x41980c, 0x00000010, 0x00000010);\r\nnv_mask(priv, 0x41be08, 0x00000004, 0x00000004);\r\nnv_mask(priv, 0x4064c0, 0x80000000, 0x80000000);\r\nnv_mask(priv, 0x405800, 0x08000000, 0x08000000);\r\nnv_mask(priv, 0x419c00, 0x00000008, 0x00000008);\r\n}\r\nvoid\r\nnve4_grctx_generate_r418bb8(struct nvc0_graph_priv *priv)\r\n{\r\nu32 data[6] = {}, data2[2] = {};\r\nu8 tpcnr[GPC_MAX];\r\nu8 shift, ntpcv;\r\nint gpc, tpc, i;\r\nmemcpy(tpcnr, priv->tpc_nr, sizeof(priv->tpc_nr));\r\ngpc = -1;\r\nfor (tpc = 0; tpc < priv->tpc_total; tpc++) {\r\ndo {\r\ngpc = (gpc + 1) % priv->gpc_nr;\r\n} while (!tpcnr[gpc]);\r\ntpcnr[gpc]--;\r\ndata[tpc / 6] |= gpc << ((tpc % 6) * 5);\r\n}\r\nfor (; tpc < 32; tpc++)\r\ndata[tpc / 6] |= 7 << ((tpc % 6) * 5);\r\nshift = 0;\r\nntpcv = priv->tpc_total;\r\nwhile (!(ntpcv & (1 << 4))) {\r\nntpcv <<= 1;\r\nshift++;\r\n}\r\ndata2[0] = (ntpcv << 16);\r\ndata2[0] |= (shift << 21);\r\ndata2[0] |= (((1 << (0 + 5)) % ntpcv) << 24);\r\nfor (i = 1; i < 7; i++)\r\ndata2[1] |= ((1 << (i + 5)) % ntpcv) << ((i - 1) * 5);\r\nnv_wr32(priv, 0x418bb8, (priv->tpc_total << 8) |\r\npriv->magic_not_rop_nr);\r\nfor (i = 0; i < 6; i++)\r\nnv_wr32(priv, 0x418b08 + (i * 4), data[i]);\r\nnv_wr32(priv, 0x41bfd0, (priv->tpc_total << 8) |\r\npriv->magic_not_rop_nr | data2[0]);\r\nnv_wr32(priv, 0x41bfe4, data2[1]);\r\nfor (i = 0; i < 6; i++)\r\nnv_wr32(priv, 0x41bf00 + (i * 4), data[i]);\r\nnv_wr32(priv, 0x4078bc, (priv->tpc_total << 8) |\r\npriv->magic_not_rop_nr);\r\nfor (i = 0; i < 6; i++)\r\nnv_wr32(priv, 0x40780c + (i * 4), data[i]);\r\n}\r\nvoid\r\nnve4_grctx_generate_main(struct nvc0_graph_priv *priv, struct nvc0_grctx *info)\r\n{\r\nstruct nvc0_grctx_oclass *oclass = (void *)nv_engine(priv)->cclass;\r\nint i;\r\nnv_mask(priv, 0x000260, 0x00000001, 0x00000000);\r\nfor (i = 0; oclass->hub[i]; i++)\r\nnvc0_graph_mmio(priv, oclass->hub[i]);\r\nfor (i = 0; oclass->gpc[i]; i++)\r\nnvc0_graph_mmio(priv, oclass->gpc[i]);\r\nnv_wr32(priv, 0x404154, 0x00000000);\r\noclass->mods(priv, info);\r\noclass->unkn(priv);\r\nnvc0_grctx_generate_tpcid(priv);\r\nnvc0_grctx_generate_r406028(priv);\r\nnve4_grctx_generate_r418bb8(priv);\r\nnvc0_grctx_generate_r406800(priv);\r\nfor (i = 0; i < 8; i++)\r\nnv_wr32(priv, 0x4064d0 + (i * 0x04), 0x00000000);\r\nnv_wr32(priv, 0x405b00, (priv->tpc_total << 8) | priv->gpc_nr);\r\nif (priv->gpc_nr == 1) {\r\nnv_mask(priv, 0x408850, 0x0000000f, priv->tpc_nr[0]);\r\nnv_mask(priv, 0x408958, 0x0000000f, priv->tpc_nr[0]);\r\n} else {\r\nnv_mask(priv, 0x408850, 0x0000000f, priv->gpc_nr);\r\nnv_mask(priv, 0x408958, 0x0000000f, priv->gpc_nr);\r\n}\r\nnv_mask(priv, 0x419f78, 0x00000001, 0x00000000);\r\nnvc0_graph_icmd(priv, oclass->icmd);\r\nnv_wr32(priv, 0x404154, 0x00000400);\r\nnvc0_graph_mthd(priv, oclass->mthd);\r\nnv_mask(priv, 0x000260, 0x00000001, 0x00000001);\r\nnv_mask(priv, 0x418800, 0x00200000, 0x00200000);\r\nnv_mask(priv, 0x41be10, 0x00800000, 0x00800000);\r\n}
