-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--AD1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5] at FF_X19_Y10_N13
--register power-up is low

AD1_W_alu_result[5] = DFFEAS(AD1L310, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4] at FF_X21_Y10_N5
--register power-up is low

AD1_W_alu_result[4] = DFFEAS(AD1L309, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14] at FF_X19_Y10_N56
--register power-up is low

AD1_W_alu_result[14] = DFFEAS(AD1L319, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13] at FF_X21_Y10_N59
--register power-up is low

AD1_W_alu_result[13] = DFFEAS(AD1L318, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12] at FF_X21_Y10_N55
--register power-up is low

AD1_W_alu_result[12] = DFFEAS(AD1L317, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11] at FF_X21_Y10_N13
--register power-up is low

AD1_W_alu_result[11] = DFFEAS(AD1L316, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10] at FF_X21_Y10_N43
--register power-up is low

AD1_W_alu_result[10] = DFFEAS(AD1L315, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9] at FF_X19_Y10_N49
--register power-up is low

AD1_W_alu_result[9] = DFFEAS(AD1L314, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8] at FF_X19_Y10_N52
--register power-up is low

AD1_W_alu_result[8] = DFFEAS(AD1L313, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7] at FF_X21_Y10_N46
--register power-up is low

AD1_W_alu_result[7] = DFFEAS(AD1L312, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6] at FF_X19_Y10_N22
--register power-up is low

AD1_W_alu_result[6] = DFFEAS(AD1L311, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2] at FF_X19_Y10_N17
--register power-up is low

AD1_W_alu_result[2] = DFFEAS(AD1L307, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3] at FF_X16_Y9_N28
--register power-up is low

AD1_W_alu_result[3] = DFFEAS(AD1L308, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--EB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0] at FF_X2_Y1_N38
--register power-up is low

EB1_td_shift[0] = AMPP_FUNCTION(A1L5, EB1L77, !N1_clr_reg, !Q1_state[4], EB1L65);


--WD1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1] at FF_X3_Y4_N53
--register power-up is low

WD1_sr[1] = DFFEAS(WD1L58, A1L5,  ,  , WD1L16,  ,  , WD1L15,  );


--FD2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X14_Y8_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[0] = FD2_q_b[0]_PORT_B_data_out[0];

--FD2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[31] = FD2_q_b[0]_PORT_B_data_out[31];

--FD2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[30] = FD2_q_b[0]_PORT_B_data_out[30];

--FD2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[29] = FD2_q_b[0]_PORT_B_data_out[29];

--FD2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[28] = FD2_q_b[0]_PORT_B_data_out[28];

--FD2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[27] = FD2_q_b[0]_PORT_B_data_out[27];

--FD2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[26] = FD2_q_b[0]_PORT_B_data_out[26];

--FD2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[25] = FD2_q_b[0]_PORT_B_data_out[25];

--FD2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[24] = FD2_q_b[0]_PORT_B_data_out[24];

--FD2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[23] = FD2_q_b[0]_PORT_B_data_out[23];

--FD2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[22] = FD2_q_b[0]_PORT_B_data_out[22];

--FD2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[21] = FD2_q_b[0]_PORT_B_data_out[21];

--FD2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[20] = FD2_q_b[0]_PORT_B_data_out[20];

--FD2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[19] = FD2_q_b[0]_PORT_B_data_out[19];

--FD2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[18] = FD2_q_b[0]_PORT_B_data_out[18];

--FD2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[17] = FD2_q_b[0]_PORT_B_data_out[17];

--FD2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[16] = FD2_q_b[0]_PORT_B_data_out[16];

--FD2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[15] = FD2_q_b[0]_PORT_B_data_out[15];

--FD2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[14] = FD2_q_b[0]_PORT_B_data_out[14];

--FD2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[13] = FD2_q_b[0]_PORT_B_data_out[13];

--FD2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[12] = FD2_q_b[0]_PORT_B_data_out[12];

--FD2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[11] = FD2_q_b[0]_PORT_B_data_out[11];

--FD2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[10] = FD2_q_b[0]_PORT_B_data_out[10];

--FD2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[9] = FD2_q_b[0]_PORT_B_data_out[9];

--FD2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[8] = FD2_q_b[0]_PORT_B_data_out[8];

--FD2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[7] = FD2_q_b[0]_PORT_B_data_out[7];

--FD2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[6] = FD2_q_b[0]_PORT_B_data_out[6];

--FD2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[5] = FD2_q_b[0]_PORT_B_data_out[5];

--FD2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[4] = FD2_q_b[0]_PORT_B_data_out[4];

--FD2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[3] = FD2_q_b[0]_PORT_B_data_out[3];

--FD2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[2] = FD2_q_b[0]_PORT_B_data_out[2];

--FD2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X14_Y8_N0
FD2_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD2_q_b[0]_PORT_A_data_in_reg = DFFE(FD2_q_b[0]_PORT_A_data_in, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD2_q_b[0]_PORT_A_address_reg = DFFE(FD2_q_b[0]_PORT_A_address, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_address = BUS(AD1_D_iw[22], AD1_D_iw[23], AD1_D_iw[24], AD1_D_iw[25], AD1_D_iw[26]);
FD2_q_b[0]_PORT_B_address_reg = DFFE(FD2_q_b[0]_PORT_B_address, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD2_q_b[0]_PORT_A_write_enable_reg = DFFE(FD2_q_b[0]_PORT_A_write_enable, FD2_q_b[0]_clock_0, , , );
FD2_q_b[0]_PORT_B_read_enable = VCC;
FD2_q_b[0]_PORT_B_read_enable_reg = DFFE(FD2_q_b[0]_PORT_B_read_enable, FD2_q_b[0]_clock_1, , , );
FD2_q_b[0]_clock_0 = GLOBAL(A1L23);
FD2_q_b[0]_clock_1 = GLOBAL(A1L23);
FD2_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD2_q_b[0]_PORT_B_data_out = MEMORY(FD2_q_b[0]_PORT_A_data_in_reg, , FD2_q_b[0]_PORT_A_address_reg, FD2_q_b[0]_PORT_B_address_reg, FD2_q_b[0]_PORT_A_write_enable_reg, , , FD2_q_b[0]_PORT_B_read_enable_reg, , , FD2_q_b[0]_clock_0, FD2_q_b[0]_clock_1, FD2_q_b[0]_clock_enable_0, , , , , );
FD2_q_b[1] = FD2_q_b[0]_PORT_B_data_out[1];


--AD1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5] at FF_X18_Y10_N29
--register power-up is low

AD1_E_shift_rot_result[5] = DFFEAS(AD1L444, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[5],  ,  , AD1_E_new_inst);


--AD1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5] at FF_X15_Y10_N4
--register power-up is low

AD1_E_src2[5] = DFFEAS(AD1L518, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[5],  , AD1L536, !AD1_R_src2_use_imm);


--AD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1 at LABCELL_X17_Y10_N18
AD1L54_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[5]) ) + ( AD1_E_src1[5] ) + ( AD1L59 );
AD1L54 = SUM(AD1L54_adder_eqn);

--AD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2 at LABCELL_X17_Y10_N18
AD1L55_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[5]) ) + ( AD1_E_src1[5] ) + ( AD1L59 );
AD1L55 = CARRY(AD1L55_adder_eqn);


--AD1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4] at FF_X18_Y10_N23
--register power-up is low

AD1_E_shift_rot_result[4] = DFFEAS(AD1L443, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[4],  ,  , AD1_E_new_inst);


--AD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5 at LABCELL_X17_Y10_N15
AD1L58_adder_eqn = ( AD1_E_src1[4] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[4]) ) + ( AD1L103 );
AD1L58 = SUM(AD1L58_adder_eqn);

--AD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6 at LABCELL_X17_Y10_N15
AD1L59_adder_eqn = ( AD1_E_src1[4] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[4]) ) + ( AD1L103 );
AD1L59 = CARRY(AD1L59_adder_eqn);


--AD1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14] at FF_X18_Y10_N49
--register power-up is low

AD1_E_shift_rot_result[14] = DFFEAS(AD1L453, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[14],  ,  , AD1_E_new_inst);


--AD1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14] at FF_X15_Y10_N46
--register power-up is low

AD1_E_src2[14] = DFFEAS(AD1L537, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[14],  , AD1L536, !AD1_R_src2_use_imm);


--AD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9 at LABCELL_X17_Y10_N45
AD1L62_adder_eqn = ( AD1_E_src1[14] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[14]) ) + ( AD1L67 );
AD1L62 = SUM(AD1L62_adder_eqn);

--AD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10 at LABCELL_X17_Y10_N45
AD1L63_adder_eqn = ( AD1_E_src1[14] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[14]) ) + ( AD1L67 );
AD1L63 = CARRY(AD1L63_adder_eqn);


--AD1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13] at FF_X18_Y10_N31
--register power-up is low

AD1_E_shift_rot_result[13] = DFFEAS(AD1L452, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[13],  ,  , AD1_E_new_inst);


--AD1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13] at FF_X15_Y10_N38
--register power-up is low

AD1_E_src2[13] = DFFEAS(AD1L534, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[13],  , AD1L536, !AD1_R_src2_use_imm);


--AD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13 at LABCELL_X17_Y10_N42
AD1L66_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[13]) ) + ( AD1_E_src1[13] ) + ( AD1L71 );
AD1L66 = SUM(AD1L66_adder_eqn);

--AD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14 at LABCELL_X17_Y10_N42
AD1L67_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[13]) ) + ( AD1_E_src1[13] ) + ( AD1L71 );
AD1L67 = CARRY(AD1L67_adder_eqn);


--AD1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12] at FF_X18_Y10_N16
--register power-up is low

AD1_E_shift_rot_result[12] = DFFEAS(AD1L451, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[12],  ,  , AD1_E_new_inst);


--AD1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12] at FF_X15_Y10_N19
--register power-up is low

AD1_E_src2[12] = DFFEAS(AD1L532, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[12],  , AD1L536, !AD1_R_src2_use_imm);


--AD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17 at LABCELL_X17_Y10_N39
AD1L70_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[12]) ) + ( AD1_E_src1[12] ) + ( AD1L75 );
AD1L70 = SUM(AD1L70_adder_eqn);

--AD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18 at LABCELL_X17_Y10_N39
AD1L71_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[12]) ) + ( AD1_E_src1[12] ) + ( AD1L75 );
AD1L71 = CARRY(AD1L71_adder_eqn);


--AD1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11] at FF_X18_Y10_N43
--register power-up is low

AD1_E_shift_rot_result[11] = DFFEAS(AD1L450, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[11],  ,  , AD1_E_new_inst);


--AD1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11] at FF_X15_Y10_N49
--register power-up is low

AD1_E_src2[11] = DFFEAS(AD1L530, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[11],  , AD1L536, !AD1_R_src2_use_imm);


--AD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21 at LABCELL_X17_Y10_N36
AD1L74_adder_eqn = ( AD1_E_src1[11] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[11]) ) + ( AD1L79 );
AD1L74 = SUM(AD1L74_adder_eqn);

--AD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22 at LABCELL_X17_Y10_N36
AD1L75_adder_eqn = ( AD1_E_src1[11] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[11]) ) + ( AD1L79 );
AD1L75 = CARRY(AD1L75_adder_eqn);


--AD1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10] at FF_X18_Y10_N13
--register power-up is low

AD1_E_shift_rot_result[10] = DFFEAS(AD1L449, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[10],  ,  , AD1_E_new_inst);


--AD1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10] at FF_X15_Y10_N58
--register power-up is low

AD1_E_src2[10] = DFFEAS(AD1L528, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[10],  , AD1L536, !AD1_R_src2_use_imm);


--AD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25 at LABCELL_X17_Y10_N33
AD1L78_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[10]) ) + ( AD1_E_src1[10] ) + ( AD1L83 );
AD1L78 = SUM(AD1L78_adder_eqn);

--AD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26 at LABCELL_X17_Y10_N33
AD1L79_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[10]) ) + ( AD1_E_src1[10] ) + ( AD1L83 );
AD1L79 = CARRY(AD1L79_adder_eqn);


--AD1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9] at FF_X18_Y10_N46
--register power-up is low

AD1_E_shift_rot_result[9] = DFFEAS(AD1L448, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[9],  ,  , AD1_E_new_inst);


--AD1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9] at FF_X15_Y10_N16
--register power-up is low

AD1_E_src2[9] = DFFEAS(AD1L526, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[9],  , AD1L536, !AD1_R_src2_use_imm);


--AD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29 at LABCELL_X17_Y10_N30
AD1L82_adder_eqn = ( AD1_E_src1[9] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[9]) ) + ( AD1L87 );
AD1L82 = SUM(AD1L82_adder_eqn);

--AD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30 at LABCELL_X17_Y10_N30
AD1L83_adder_eqn = ( AD1_E_src1[9] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[9]) ) + ( AD1L87 );
AD1L83 = CARRY(AD1L83_adder_eqn);


--AD1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8] at FF_X18_Y10_N1
--register power-up is low

AD1_E_shift_rot_result[8] = DFFEAS(AD1L447, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[8],  ,  , AD1_E_new_inst);


--AD1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8] at FF_X15_Y10_N43
--register power-up is low

AD1_E_src2[8] = DFFEAS(AD1L524, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[8],  , AD1L536, !AD1_R_src2_use_imm);


--AD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33 at LABCELL_X17_Y10_N27
AD1L86_adder_eqn = ( AD1_E_src1[8] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[8]) ) + ( AD1L91 );
AD1L86 = SUM(AD1L86_adder_eqn);

--AD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34 at LABCELL_X17_Y10_N27
AD1L87_adder_eqn = ( AD1_E_src1[8] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[8]) ) + ( AD1L91 );
AD1L87 = CARRY(AD1L87_adder_eqn);


--AD1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7] at FF_X18_Y10_N4
--register power-up is low

AD1_E_shift_rot_result[7] = DFFEAS(AD1L446, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[7],  ,  , AD1_E_new_inst);


--AD1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7] at FF_X15_Y10_N40
--register power-up is low

AD1_E_src2[7] = DFFEAS(AD1L522, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[7],  , AD1L536, !AD1_R_src2_use_imm);


--AD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37 at LABCELL_X17_Y10_N24
AD1L90_adder_eqn = ( AD1_E_src1[7] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[7]) ) + ( AD1L95 );
AD1L90 = SUM(AD1L90_adder_eqn);

--AD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38 at LABCELL_X17_Y10_N24
AD1L91_adder_eqn = ( AD1_E_src1[7] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[7]) ) + ( AD1L95 );
AD1L91 = CARRY(AD1L91_adder_eqn);


--AD1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6] at FF_X18_Y10_N34
--register power-up is low

AD1_E_shift_rot_result[6] = DFFEAS(AD1L445, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[6],  ,  , AD1_E_new_inst);


--AD1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6] at FF_X15_Y10_N31
--register power-up is low

AD1_E_src2[6] = DFFEAS(AD1L520, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[6],  , AD1L536, !AD1_R_src2_use_imm);


--AD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41 at LABCELL_X17_Y10_N21
AD1L94_adder_eqn = ( AD1_E_src1[6] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[6]) ) + ( AD1L55 );
AD1L94 = SUM(AD1L94_adder_eqn);

--AD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42 at LABCELL_X17_Y10_N21
AD1L95_adder_eqn = ( AD1_E_src1[6] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[6]) ) + ( AD1L55 );
AD1L95 = CARRY(AD1L95_adder_eqn);


--AD1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2] at FF_X18_Y10_N59
--register power-up is low

AD1_E_shift_rot_result[2] = DFFEAS(AD1L441, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[2],  ,  , AD1_E_new_inst);


--AD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45 at LABCELL_X17_Y10_N9
AD1L98_adder_eqn = ( AD1_E_src1[2] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[2]) ) + ( AD1L107 );
AD1L98 = SUM(AD1L98_adder_eqn);

--AD1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46 at LABCELL_X17_Y10_N9
AD1L99_adder_eqn = ( AD1_E_src1[2] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[2]) ) + ( AD1L107 );
AD1L99 = CARRY(AD1L99_adder_eqn);


--AD1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3] at FF_X18_Y10_N55
--register power-up is low

AD1_E_shift_rot_result[3] = DFFEAS(AD1L442, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[3],  ,  , AD1_E_new_inst);


--AD1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49 at LABCELL_X17_Y10_N12
AD1L102_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[3]) ) + ( AD1_E_src1[3] ) + ( AD1L99 );
AD1L102 = SUM(AD1L102_adder_eqn);

--AD1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50 at LABCELL_X17_Y10_N12
AD1L103_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[3]) ) + ( AD1_E_src1[3] ) + ( AD1L99 );
AD1L103 = CARRY(AD1L103_adder_eqn);


--AD1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st at FF_X17_Y8_N13
--register power-up is low

AD1_R_ctrl_st = DFFEAS(AD1L246, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , !AD1_D_iw[2],  );


--EC2_byteen_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[0] at FF_X12_Y4_N41
--register power-up is low

EC2_byteen_reg[0] = DFFEAS(XB2_src_data[34], GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  , EC2_use_reg,  );


--EC2_byteen_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[1] at FF_X12_Y4_N44
--register power-up is low

EC2_byteen_reg[1] = DFFEAS(XB2_src_data[35], GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  , EC2_use_reg,  );


--EB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1] at FF_X2_Y1_N8
--register power-up is low

EB1_count[1] = AMPP_FUNCTION(A1L5, EB1_count[0], !N1_clr_reg, !Q1_state[4], GND, EB1L65);


--EB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9] at FF_X1_Y3_N2
--register power-up is low

EB1_td_shift[9] = AMPP_FUNCTION(A1L5, EB1L78, !N1_clr_reg, !Q1_state[4], EB1L65);


--WD1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2] at FF_X3_Y4_N56
--register power-up is low

WD1_sr[2] = DFFEAS(WD1L59, A1L5,  ,  , WD1L16,  ,  , WD1L15,  );


--JD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] at FF_X4_Y4_N37
--register power-up is low

JD1_break_readreg[0] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L13, VD1_jdo[0],  , JD1L14, VCC);


--AD1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0] at FF_X21_Y6_N37
--register power-up is low

AD1_av_ld_byte0_data[0] = DFFEAS(MC1L4, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L889, AD1_av_ld_byte1_data[0],  ,  , AD1L983);


--AD1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0] at FF_X16_Y9_N31
--register power-up is low

AD1_W_alu_result[0] = DFFEAS(AD1L305, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22] at FF_X13_Y6_N2
--register power-up is low

AD1_D_iw[22] = DFFEAS(AD1L660, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  , AD1L1049,  );


--AD1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23] at FF_X13_Y6_N58
--register power-up is low

AD1_D_iw[23] = DFFEAS(AD1L661, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  , AD1L1049,  );


--AD1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24] at FF_X13_Y6_N4
--register power-up is low

AD1_D_iw[24] = DFFEAS(AD1L662, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  , AD1L1049,  );


--AD1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25] at FF_X15_Y7_N13
--register power-up is low

AD1_D_iw[25] = DFFEAS(AD1L663, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  , AD1L1049,  );


--AD1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26] at FF_X13_Y6_N41
--register power-up is low

AD1_D_iw[26] = DFFEAS(AD1L664, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  , AD1L1049,  );


--AD1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12] at FF_X13_Y6_N10
--register power-up is low

AD1_D_iw[12] = DFFEAS(AD1L646, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  , AD1L1049,  );


--AD1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14] at FF_X15_Y7_N7
--register power-up is low

AD1_D_iw[14] = DFFEAS(AD1L650, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  , AD1L1049,  );


--AD1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0] at FF_X15_Y7_N5
--register power-up is low

AD1_D_iw[0] = DFFEAS(AD1L622, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  , AD1L1049,  );


--AD1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2] at FF_X13_Y6_N8
--register power-up is low

AD1_D_iw[2] = DFFEAS(AD1L626, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  , AD1L1049,  );


--AD1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9] at FF_X15_Y7_N2
--register power-up is low

AD1_D_iw[9] = DFFEAS(AD1L640, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  , AD1L1049,  );


--AD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1 at LABCELL_X19_Y6_N9
AD1L2_adder_eqn = ( AD1_F_pc[3] ) + ( GND ) + ( AD1L7 );
AD1L2 = SUM(AD1L2_adder_eqn);

--AD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2 at LABCELL_X19_Y6_N9
AD1L3_adder_eqn = ( AD1_F_pc[3] ) + ( GND ) + ( AD1L7 );
AD1L3 = CARRY(AD1L3_adder_eqn);


--AD1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10] at FF_X13_Y6_N37
--register power-up is low

AD1_D_iw[10] = DFFEAS(AD1L642, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  , AD1L1049,  );


--AD1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8] at FF_X13_Y6_N14
--register power-up is low

AD1_D_iw[8] = DFFEAS(AD1L638, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  , AD1L1049,  );


--AD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5 at LABCELL_X19_Y6_N6
AD1L6_adder_eqn = ( AD1_F_pc[2] ) + ( GND ) + ( AD1L51 );
AD1L6 = SUM(AD1L6_adder_eqn);

--AD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6 at LABCELL_X19_Y6_N6
AD1L7_adder_eqn = ( AD1_F_pc[2] ) + ( GND ) + ( AD1L51 );
AD1L7 = CARRY(AD1L7_adder_eqn);


--AD1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15] at FF_X18_Y10_N19
--register power-up is low

AD1_E_shift_rot_result[15] = DFFEAS(AD1L454, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1L488Q,  ,  , AD1_E_new_inst);


--AD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9 at LABCELL_X19_Y6_N36
AD1L10_adder_eqn = ( !AD1_F_pc[12] ) + ( GND ) + ( AD1L15 );
AD1L10 = SUM(AD1L10_adder_eqn);


--AD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13 at LABCELL_X19_Y6_N33
AD1L14_adder_eqn = ( AD1_F_pc[11] ) + ( GND ) + ( AD1L19 );
AD1L14 = SUM(AD1L14_adder_eqn);

--AD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14 at LABCELL_X19_Y6_N33
AD1L15_adder_eqn = ( AD1_F_pc[11] ) + ( GND ) + ( AD1L19 );
AD1L15 = CARRY(AD1L15_adder_eqn);


--AD1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17] at FF_X15_Y7_N58
--register power-up is low

AD1_D_iw[17] = DFFEAS(AD1L655, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  , AD1L1049,  );


--AD1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17 at LABCELL_X19_Y6_N30
AD1L18_adder_eqn = ( AD1_F_pc[10] ) + ( GND ) + ( AD1L23 );
AD1L18 = SUM(AD1L18_adder_eqn);

--AD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18 at LABCELL_X19_Y6_N30
AD1L19_adder_eqn = ( AD1_F_pc[10] ) + ( GND ) + ( AD1L23 );
AD1L19 = CARRY(AD1L19_adder_eqn);


--AD1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21 at LABCELL_X19_Y6_N27
AD1L22_adder_eqn = ( AD1_F_pc[9] ) + ( GND ) + ( AD1L27 );
AD1L22 = SUM(AD1L22_adder_eqn);

--AD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22 at LABCELL_X19_Y6_N27
AD1L23_adder_eqn = ( AD1_F_pc[9] ) + ( GND ) + ( AD1L27 );
AD1L23 = CARRY(AD1L23_adder_eqn);


--AD1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25 at LABCELL_X19_Y6_N24
AD1L26_adder_eqn = ( AD1L680Q ) + ( GND ) + ( AD1L31 );
AD1L26 = SUM(AD1L26_adder_eqn);

--AD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26 at LABCELL_X19_Y6_N24
AD1L27_adder_eqn = ( AD1L680Q ) + ( GND ) + ( AD1L31 );
AD1L27 = CARRY(AD1L27_adder_eqn);


--AD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29 at LABCELL_X19_Y6_N21
AD1L30_adder_eqn = ( AD1_F_pc[7] ) + ( GND ) + ( AD1L35 );
AD1L30 = SUM(AD1L30_adder_eqn);

--AD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30 at LABCELL_X19_Y6_N21
AD1L31_adder_eqn = ( AD1_F_pc[7] ) + ( GND ) + ( AD1L35 );
AD1L31 = CARRY(AD1L31_adder_eqn);


--AD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33 at LABCELL_X19_Y6_N18
AD1L34_adder_eqn = ( AD1_F_pc[6] ) + ( GND ) + ( AD1L39 );
AD1L34 = SUM(AD1L34_adder_eqn);

--AD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34 at LABCELL_X19_Y6_N18
AD1L35_adder_eqn = ( AD1_F_pc[6] ) + ( GND ) + ( AD1L39 );
AD1L35 = CARRY(AD1L35_adder_eqn);


--AD1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37 at LABCELL_X19_Y6_N15
AD1L38_adder_eqn = ( AD1_F_pc[5] ) + ( GND ) + ( AD1L43 );
AD1L38 = SUM(AD1L38_adder_eqn);

--AD1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38 at LABCELL_X19_Y6_N15
AD1L39_adder_eqn = ( AD1_F_pc[5] ) + ( GND ) + ( AD1L43 );
AD1L39 = CARRY(AD1L39_adder_eqn);


--AD1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41 at LABCELL_X19_Y6_N12
AD1L42_adder_eqn = ( AD1_F_pc[4] ) + ( GND ) + ( AD1L3 );
AD1L42 = SUM(AD1L42_adder_eqn);

--AD1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42 at LABCELL_X19_Y6_N12
AD1L43_adder_eqn = ( AD1_F_pc[4] ) + ( GND ) + ( AD1L3 );
AD1L43 = CARRY(AD1L43_adder_eqn);


--AD1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1] at FF_X18_Y10_N41
--register power-up is low

AD1_E_shift_rot_result[1] = DFFEAS(AD1L440, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[1],  ,  , AD1_E_new_inst);


--AD1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45 at LABCELL_X19_Y6_N0
AD1L46_adder_eqn = ( AD1_F_pc[0] ) + ( VCC ) + ( !VCC );
AD1L46 = SUM(AD1L46_adder_eqn);

--AD1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46 at LABCELL_X19_Y6_N0
AD1L47_adder_eqn = ( AD1_F_pc[0] ) + ( VCC ) + ( !VCC );
AD1L47 = CARRY(AD1L47_adder_eqn);


--AD1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6] at FF_X13_Y6_N16
--register power-up is low

AD1_D_iw[6] = DFFEAS(AD1L634, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  , AD1L1049,  );


--AD1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53 at LABCELL_X17_Y10_N6
AD1L106_adder_eqn = ( AD1_E_src1[1] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[1]) ) + ( AD1L111 );
AD1L106 = SUM(AD1L106_adder_eqn);

--AD1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54 at LABCELL_X17_Y10_N6
AD1L107_adder_eqn = ( AD1_E_src1[1] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[1]) ) + ( AD1L111 );
AD1L107 = CARRY(AD1L107_adder_eqn);


--AD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49 at LABCELL_X19_Y6_N3
AD1L50_adder_eqn = ( AD1_F_pc[1] ) + ( GND ) + ( AD1L47 );
AD1L50 = SUM(AD1L50_adder_eqn);

--AD1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50 at LABCELL_X19_Y6_N3
AD1L51_adder_eqn = ( AD1_F_pc[1] ) + ( GND ) + ( AD1L47 );
AD1L51 = CARRY(AD1L51_adder_eqn);


--AD1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7] at FF_X13_Y6_N55
--register power-up is low

AD1_D_iw[7] = DFFEAS(AD1L636, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  , AD1L1049,  );


--AD1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10] at FF_X19_Y8_N1
--register power-up is low

AD1_F_pc[10] = DFFEAS(AD1L694, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1_W_valid,  ,  , AD1_R_ctrl_exception,  );


--AD1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9] at FF_X19_Y8_N59
--register power-up is low

AD1_F_pc[9] = DFFEAS(AD1L693, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1_W_valid,  ,  , AD1_R_ctrl_exception,  );


--AD1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11] at FF_X19_Y8_N5
--register power-up is low

AD1_F_pc[11] = DFFEAS(AD1L695, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1_W_valid,  ,  , AD1_R_ctrl_exception,  );


--AD1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57 at LABCELL_X17_Y10_N3
AD1L110_adder_eqn = ( AD1_E_src1[0] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[0]) ) + ( AD1L119 );
AD1L110 = SUM(AD1L110_adder_eqn);

--AD1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58 at LABCELL_X17_Y10_N3
AD1L111_adder_eqn = ( AD1_E_src1[0] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[0]) ) + ( AD1L119 );
AD1L111 = CARRY(AD1L111_adder_eqn);


--EC2_address_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[1] at FF_X13_Y4_N16
--register power-up is low

EC2_address_reg[1] = DFFEAS(EC2L13, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , VCC,  ,  , !EC2_use_reg);


--TC5L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1 at LABCELL_X17_Y4_N3
TC5L2_adder_eqn = ( ZB5_mem[0][45] ) + ( (!ZB5_mem_used[0] & (((TC5_burst_uncompress_address_offset[1])))) # (ZB5_mem_used[0] & ((!YB5L1 & ((TC5_burst_uncompress_address_offset[1]))) # (YB5L1 & (ZB5_mem[0][19])))) ) + ( TC5L7 );
TC5L2 = SUM(TC5L2_adder_eqn);


--AD1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1] at FF_X21_Y6_N7
--register power-up is low

AD1_av_ld_byte0_data[1] = DFFEAS(MC1L7, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L889, AD1_av_ld_byte1_data[1],  ,  , AD1L983);


--AD1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1] at FF_X16_Y9_N35
--register power-up is low

AD1_W_alu_result[1] = DFFEAS(AD1L306, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2] at FF_X21_Y6_N1
--register power-up is low

AD1_av_ld_byte0_data[2] = DFFEAS(MC1L10, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L889, AD1_av_ld_byte1_data[2],  ,  , AD1L983);


--AD1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3] at FF_X21_Y5_N13
--register power-up is low

AD1_av_ld_byte0_data[3] = DFFEAS(MC1L13, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L889, AD1_av_ld_byte1_data[3],  ,  , AD1L983);


--AD1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4] at FF_X16_Y6_N37
--register power-up is low

AD1_av_ld_byte0_data[4] = DFFEAS(MC1L16, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L889, AD1_av_ld_byte1_data[4],  ,  , AD1L983);


--AD1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5] at FF_X21_Y6_N31
--register power-up is low

AD1_av_ld_byte0_data[5] = DFFEAS(MC1L20, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L889, AD1_av_ld_byte1_data[5],  ,  , AD1L983);


--AD1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6] at FF_X21_Y6_N13
--register power-up is low

AD1_av_ld_byte0_data[6] = DFFEAS(MC1L23, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L889, AD1_av_ld_byte1_data[6],  ,  , AD1L983);


--AD1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7] at FF_X18_Y7_N26
--register power-up is low

AD1_av_ld_byte0_data[7] = DFFEAS(MC1L27, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L889, AD1_av_ld_byte1_data[7],  ,  , AD1L983);


--EB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0] at FF_X2_Y1_N13
--register power-up is low

EB1_count[0] = AMPP_FUNCTION(A1L5, EB1L18, !N1_clr_reg, !Q1_state[4], EB1L65);


--EB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10] at FF_X2_Y1_N32
--register power-up is low

EB1_td_shift[10] = AMPP_FUNCTION(A1L5, A1L6, !N1_clr_reg, !Q1_state[4], GND, EB1L65);


--EB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8] at FF_X2_Y1_N29
--register power-up is low

EB1_count[8] = AMPP_FUNCTION(A1L5, EB1_count[7], !N1_clr_reg, !Q1_state[4], GND, EB1L65);


--WD1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3] at FF_X3_Y4_N59
--register power-up is low

WD1_sr[3] = DFFEAS(WD1L60, A1L5,  ,  , WD1L16,  ,  , WD1L15,  );


--JD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] at FF_X4_Y4_N58
--register power-up is low

JD1_break_readreg[1] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L13, VD1_jdo[1],  , JD1L14, VCC);


--TD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] at FF_X6_Y5_N1
--register power-up is low

TD1_MonAReg[2] = DFFEAS(TD1L7, GLOBAL(A1L23),  ,  , VD1L70, VD1_jdo[26],  ,  , VD1_take_action_ocimem_a);


--TD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] at FF_X6_Y5_N8
--register power-up is low

TD1_MonAReg[4] = DFFEAS(TD1L11, GLOBAL(A1L23),  ,  , VD1L70, VD1_jdo[28],  ,  , VD1_take_action_ocimem_a);


--TD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] at FF_X6_Y5_N5
--register power-up is low

TD1_MonAReg[3] = DFFEAS(TD1L15, GLOBAL(A1L23),  ,  , VD1L70, VD1_jdo[27],  ,  , VD1_take_action_ocimem_a);


--EE1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0] at M10K_X5_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, TD1L168, TD1L169, TD1L170, , , TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, TD1L184, TD1L185, TD1L186, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L195;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L195;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L158, TD1L160);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[0] = EE1_q_a[0]_PORT_A_data_out[0];

--EE1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23] at M10K_X5_Y6_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, TD1L168, TD1L169, TD1L170, , , TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, TD1L184, TD1L185, TD1L186, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L195;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L195;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L158, TD1L160);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[23] = EE1_q_a[0]_PORT_A_data_out[17];

--EE1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22] at M10K_X5_Y6_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, TD1L168, TD1L169, TD1L170, , , TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, TD1L184, TD1L185, TD1L186, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L195;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L195;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L158, TD1L160);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[22] = EE1_q_a[0]_PORT_A_data_out[16];

--EE1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21] at M10K_X5_Y6_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, TD1L168, TD1L169, TD1L170, , , TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, TD1L184, TD1L185, TD1L186, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L195;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L195;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L158, TD1L160);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[21] = EE1_q_a[0]_PORT_A_data_out[15];

--EE1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20] at M10K_X5_Y6_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, TD1L168, TD1L169, TD1L170, , , TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, TD1L184, TD1L185, TD1L186, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L195;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L195;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L158, TD1L160);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[20] = EE1_q_a[0]_PORT_A_data_out[14];

--EE1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19] at M10K_X5_Y6_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, TD1L168, TD1L169, TD1L170, , , TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, TD1L184, TD1L185, TD1L186, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L195;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L195;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L158, TD1L160);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[19] = EE1_q_a[0]_PORT_A_data_out[13];

--EE1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18] at M10K_X5_Y6_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, TD1L168, TD1L169, TD1L170, , , TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, TD1L184, TD1L185, TD1L186, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L195;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L195;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L158, TD1L160);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[18] = EE1_q_a[0]_PORT_A_data_out[12];

--EE1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17] at M10K_X5_Y6_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, TD1L168, TD1L169, TD1L170, , , TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, TD1L184, TD1L185, TD1L186, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L195;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L195;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L158, TD1L160);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[17] = EE1_q_a[0]_PORT_A_data_out[11];

--EE1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16] at M10K_X5_Y6_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, TD1L168, TD1L169, TD1L170, , , TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, TD1L184, TD1L185, TD1L186, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L195;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L195;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L158, TD1L160);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[16] = EE1_q_a[0]_PORT_A_data_out[10];

--EE1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7] at M10K_X5_Y6_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, TD1L168, TD1L169, TD1L170, , , TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, TD1L184, TD1L185, TD1L186, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L195;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L195;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L158, TD1L160);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[7] = EE1_q_a[0]_PORT_A_data_out[7];

--EE1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6] at M10K_X5_Y6_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, TD1L168, TD1L169, TD1L170, , , TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, TD1L184, TD1L185, TD1L186, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L195;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L195;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L158, TD1L160);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[6] = EE1_q_a[0]_PORT_A_data_out[6];

--EE1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5] at M10K_X5_Y6_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, TD1L168, TD1L169, TD1L170, , , TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, TD1L184, TD1L185, TD1L186, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L195;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L195;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L158, TD1L160);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[5] = EE1_q_a[0]_PORT_A_data_out[5];

--EE1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4] at M10K_X5_Y6_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, TD1L168, TD1L169, TD1L170, , , TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, TD1L184, TD1L185, TD1L186, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L195;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L195;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L158, TD1L160);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[4] = EE1_q_a[0]_PORT_A_data_out[4];

--EE1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3] at M10K_X5_Y6_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, TD1L168, TD1L169, TD1L170, , , TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, TD1L184, TD1L185, TD1L186, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L195;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L195;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L158, TD1L160);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[3] = EE1_q_a[0]_PORT_A_data_out[3];

--EE1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2] at M10K_X5_Y6_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, TD1L168, TD1L169, TD1L170, , , TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, TD1L184, TD1L185, TD1L186, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L195;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L195;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L158, TD1L160);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[2] = EE1_q_a[0]_PORT_A_data_out[2];

--EE1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1] at M10K_X5_Y6_N0
EE1_q_a[0]_PORT_A_data_in = BUS(TD1L163, TD1L164, TD1L165, TD1L166, TD1L167, TD1L168, TD1L169, TD1L170, , , TD1L179, TD1L180, TD1L181, TD1L182, TD1L183, TD1L184, TD1L185, TD1L186, , );
EE1_q_a[0]_PORT_A_data_in_reg = DFFE(EE1_q_a[0]_PORT_A_data_in, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[0]_PORT_A_address_reg = DFFE(EE1_q_a[0]_PORT_A_address, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_write_enable = TD1L195;
EE1_q_a[0]_PORT_A_write_enable_reg = DFFE(EE1_q_a[0]_PORT_A_write_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_read_enable = !TD1L195;
EE1_q_a[0]_PORT_A_read_enable_reg = DFFE(EE1_q_a[0]_PORT_A_read_enable, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_PORT_A_byte_mask = BUS(TD1L158, TD1L160);
EE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[0]_PORT_A_byte_mask, EE1_q_a[0]_clock_0, , , EE1_q_a[0]_clock_enable_0);
EE1_q_a[0]_clock_0 = GLOBAL(A1L23);
EE1_q_a[0]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[0]_PORT_A_data_out = MEMORY(EE1_q_a[0]_PORT_A_data_in_reg, , EE1_q_a[0]_PORT_A_address_reg, , EE1_q_a[0]_PORT_A_write_enable_reg, EE1_q_a[0]_PORT_A_read_enable_reg, , , EE1_q_a[0]_PORT_A_byte_mask_reg, , EE1_q_a[0]_clock_0, , EE1_q_a[0]_clock_enable_0, , , , , );
EE1_q_a[1] = EE1_q_a[0]_PORT_A_data_out[1];


--AD1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4] at FF_X21_Y8_N40
--register power-up is low

AD1_E_shift_rot_cnt[4] = DFFEAS(AD1L189, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src2[4],  ,  , AD1_E_new_inst);


--AD1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3] at FF_X18_Y9_N2
--register power-up is low

AD1_E_shift_rot_cnt[3] = DFFEAS(AD1L190, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src2[3],  ,  , AD1_E_new_inst);


--AD1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2] at FF_X18_Y9_N44
--register power-up is low

AD1_E_shift_rot_cnt[2] = DFFEAS(AD1L191, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src2[2],  ,  , AD1_E_new_inst);


--AD1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1] at FF_X18_Y9_N47
--register power-up is low

AD1_E_shift_rot_cnt[1] = DFFEAS(AD1L192, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src2[1],  ,  , AD1_E_new_inst);


--AD1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0] at FF_X19_Y7_N1
--register power-up is low

AD1_E_shift_rot_cnt[0] = DFFEAS(AD1L389, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1L388,  ,  , !AD1_E_new_inst);


--FE1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[0] at M10K_X14_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 5
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[0]_PORT_A_data_in = BUS(EC2L39, EC2L40, EC2L41, EC2L45, EC2L46);
FE1_q_a[0]_PORT_A_data_in_reg = DFFE(FE1_q_a[0]_PORT_A_data_in, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_address = BUS(EC2L57, EC2L58, EC2L59, EC2L60, EC2L61, EC2L62, EC2L63, EC2L64, EC2L65, EC2L66, EC2L67);
FE1_q_a[0]_PORT_A_address_reg = DFFE(FE1_q_a[0]_PORT_A_address, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_write_enable = YB5L6;
FE1_q_a[0]_PORT_A_write_enable_reg = DFFE(FE1_q_a[0]_PORT_A_write_enable, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_read_enable = !YB5L6;
FE1_q_a[0]_PORT_A_read_enable_reg = DFFE(FE1_q_a[0]_PORT_A_read_enable, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_byte_mask = EC2L55;
FE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[0]_PORT_A_byte_mask, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_clock_0 = GLOBAL(A1L23);
FE1_q_a[0]_clock_enable_0 = !AB1_r_early_rst;
FE1_q_a[0]_PORT_A_data_out = MEMORY(FE1_q_a[0]_PORT_A_data_in_reg, , FE1_q_a[0]_PORT_A_address_reg, , FE1_q_a[0]_PORT_A_write_enable_reg, FE1_q_a[0]_PORT_A_read_enable_reg, , , FE1_q_a[0]_PORT_A_byte_mask_reg, , FE1_q_a[0]_clock_0, , FE1_q_a[0]_clock_enable_0, , , , , );
FE1_q_a[0] = FE1_q_a[0]_PORT_A_data_out[0];

--FE1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[7] at M10K_X14_Y4_N0
FE1_q_a[0]_PORT_A_data_in = BUS(EC2L39, EC2L40, EC2L41, EC2L45, EC2L46);
FE1_q_a[0]_PORT_A_data_in_reg = DFFE(FE1_q_a[0]_PORT_A_data_in, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_address = BUS(EC2L57, EC2L58, EC2L59, EC2L60, EC2L61, EC2L62, EC2L63, EC2L64, EC2L65, EC2L66, EC2L67);
FE1_q_a[0]_PORT_A_address_reg = DFFE(FE1_q_a[0]_PORT_A_address, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_write_enable = YB5L6;
FE1_q_a[0]_PORT_A_write_enable_reg = DFFE(FE1_q_a[0]_PORT_A_write_enable, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_read_enable = !YB5L6;
FE1_q_a[0]_PORT_A_read_enable_reg = DFFE(FE1_q_a[0]_PORT_A_read_enable, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_byte_mask = EC2L55;
FE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[0]_PORT_A_byte_mask, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_clock_0 = GLOBAL(A1L23);
FE1_q_a[0]_clock_enable_0 = !AB1_r_early_rst;
FE1_q_a[0]_PORT_A_data_out = MEMORY(FE1_q_a[0]_PORT_A_data_in_reg, , FE1_q_a[0]_PORT_A_address_reg, , FE1_q_a[0]_PORT_A_write_enable_reg, FE1_q_a[0]_PORT_A_read_enable_reg, , , FE1_q_a[0]_PORT_A_byte_mask_reg, , FE1_q_a[0]_clock_0, , FE1_q_a[0]_clock_enable_0, , , , , );
FE1_q_a[7] = FE1_q_a[0]_PORT_A_data_out[4];

--FE1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[6] at M10K_X14_Y4_N0
FE1_q_a[0]_PORT_A_data_in = BUS(EC2L39, EC2L40, EC2L41, EC2L45, EC2L46);
FE1_q_a[0]_PORT_A_data_in_reg = DFFE(FE1_q_a[0]_PORT_A_data_in, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_address = BUS(EC2L57, EC2L58, EC2L59, EC2L60, EC2L61, EC2L62, EC2L63, EC2L64, EC2L65, EC2L66, EC2L67);
FE1_q_a[0]_PORT_A_address_reg = DFFE(FE1_q_a[0]_PORT_A_address, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_write_enable = YB5L6;
FE1_q_a[0]_PORT_A_write_enable_reg = DFFE(FE1_q_a[0]_PORT_A_write_enable, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_read_enable = !YB5L6;
FE1_q_a[0]_PORT_A_read_enable_reg = DFFE(FE1_q_a[0]_PORT_A_read_enable, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_byte_mask = EC2L55;
FE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[0]_PORT_A_byte_mask, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_clock_0 = GLOBAL(A1L23);
FE1_q_a[0]_clock_enable_0 = !AB1_r_early_rst;
FE1_q_a[0]_PORT_A_data_out = MEMORY(FE1_q_a[0]_PORT_A_data_in_reg, , FE1_q_a[0]_PORT_A_address_reg, , FE1_q_a[0]_PORT_A_write_enable_reg, FE1_q_a[0]_PORT_A_read_enable_reg, , , FE1_q_a[0]_PORT_A_byte_mask_reg, , FE1_q_a[0]_clock_0, , FE1_q_a[0]_clock_enable_0, , , , , );
FE1_q_a[6] = FE1_q_a[0]_PORT_A_data_out[3];

--FE1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[2] at M10K_X14_Y4_N0
FE1_q_a[0]_PORT_A_data_in = BUS(EC2L39, EC2L40, EC2L41, EC2L45, EC2L46);
FE1_q_a[0]_PORT_A_data_in_reg = DFFE(FE1_q_a[0]_PORT_A_data_in, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_address = BUS(EC2L57, EC2L58, EC2L59, EC2L60, EC2L61, EC2L62, EC2L63, EC2L64, EC2L65, EC2L66, EC2L67);
FE1_q_a[0]_PORT_A_address_reg = DFFE(FE1_q_a[0]_PORT_A_address, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_write_enable = YB5L6;
FE1_q_a[0]_PORT_A_write_enable_reg = DFFE(FE1_q_a[0]_PORT_A_write_enable, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_read_enable = !YB5L6;
FE1_q_a[0]_PORT_A_read_enable_reg = DFFE(FE1_q_a[0]_PORT_A_read_enable, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_byte_mask = EC2L55;
FE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[0]_PORT_A_byte_mask, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_clock_0 = GLOBAL(A1L23);
FE1_q_a[0]_clock_enable_0 = !AB1_r_early_rst;
FE1_q_a[0]_PORT_A_data_out = MEMORY(FE1_q_a[0]_PORT_A_data_in_reg, , FE1_q_a[0]_PORT_A_address_reg, , FE1_q_a[0]_PORT_A_write_enable_reg, FE1_q_a[0]_PORT_A_read_enable_reg, , , FE1_q_a[0]_PORT_A_byte_mask_reg, , FE1_q_a[0]_clock_0, , FE1_q_a[0]_clock_enable_0, , , , , );
FE1_q_a[2] = FE1_q_a[0]_PORT_A_data_out[2];

--FE1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[1] at M10K_X14_Y4_N0
FE1_q_a[0]_PORT_A_data_in = BUS(EC2L39, EC2L40, EC2L41, EC2L45, EC2L46);
FE1_q_a[0]_PORT_A_data_in_reg = DFFE(FE1_q_a[0]_PORT_A_data_in, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_address = BUS(EC2L57, EC2L58, EC2L59, EC2L60, EC2L61, EC2L62, EC2L63, EC2L64, EC2L65, EC2L66, EC2L67);
FE1_q_a[0]_PORT_A_address_reg = DFFE(FE1_q_a[0]_PORT_A_address, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_write_enable = YB5L6;
FE1_q_a[0]_PORT_A_write_enable_reg = DFFE(FE1_q_a[0]_PORT_A_write_enable, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_read_enable = !YB5L6;
FE1_q_a[0]_PORT_A_read_enable_reg = DFFE(FE1_q_a[0]_PORT_A_read_enable, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_PORT_A_byte_mask = EC2L55;
FE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[0]_PORT_A_byte_mask, FE1_q_a[0]_clock_0, , , FE1_q_a[0]_clock_enable_0);
FE1_q_a[0]_clock_0 = GLOBAL(A1L23);
FE1_q_a[0]_clock_enable_0 = !AB1_r_early_rst;
FE1_q_a[0]_PORT_A_data_out = MEMORY(FE1_q_a[0]_PORT_A_data_in_reg, , FE1_q_a[0]_PORT_A_address_reg, , FE1_q_a[0]_PORT_A_write_enable_reg, FE1_q_a[0]_PORT_A_read_enable_reg, , , FE1_q_a[0]_PORT_A_byte_mask_reg, , FE1_q_a[0]_clock_0, , FE1_q_a[0]_clock_enable_0, , , , , );
FE1_q_a[1] = FE1_q_a[0]_PORT_A_data_out[1];


--EC1_data_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[0] at FF_X17_Y6_N49
--register power-up is low

EC1_data_reg[0] = DFFEAS(EC1L25, GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5_rp_valid,  ,  , EC1L2,  );


--AC1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] at FF_X15_Y3_N2
--register power-up is low

AC1_av_readdata_pre[0] = DFFEAS(AC1L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[0],  ,  , U1_read_0);


--AD1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61 at LABCELL_X17_Y9_N39
AD1L114_adder_eqn = ( AD1_E_alu_sub ) + ( GND ) + ( AD1L123 );
AD1L114 = SUM(AD1L114_adder_eqn);


--AD1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27] at FF_X12_Y9_N52
--register power-up is low

AD1_E_src2[27] = DFFEAS(AD1L767, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L772,  );


--AD1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27] at FF_X17_Y9_N47
--register power-up is low

AD1_E_src1[27] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD1_q_b[27],  , AD1L508, VCC);


--AD1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26] at FF_X12_Y9_N32
--register power-up is low

AD1_E_src2[26] = DFFEAS(AD1L766, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L772,  );


--AD1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26] at FF_X17_Y9_N44
--register power-up is low

AD1_E_src1[26] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD1_q_b[26],  , AD1L508, VCC);


--AD1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1] at FF_X15_Y9_N14
--register power-up is low

AD1_E_src1[1] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD1_q_b[1],  , AD1L508, VCC);


--AD1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25] at FF_X12_Y9_N4
--register power-up is low

AD1_E_src2[25] = DFFEAS(AD1L765, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L772,  );


--AD1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25] at FF_X17_Y9_N53
--register power-up is low

AD1_E_src1[25] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD1_q_b[25],  , AD1L508, VCC);


--AD1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31] at FF_X15_Y9_N32
--register power-up is low

AD1_E_src1[31] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD1_q_b[31],  , AD1L508, VCC);


--AD1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30] at FF_X12_Y9_N7
--register power-up is low

AD1_E_src2[30] = DFFEAS(AD1L770, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L772,  );


--AD1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30] at FF_X15_Y9_N25
--register power-up is low

AD1_E_src1[30] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD1_q_b[30],  , AD1L508, VCC);


--AD1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29] at FF_X12_Y9_N11
--register power-up is low

AD1_E_src2[29] = DFFEAS(AD1L769, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L772,  );


--AD1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29] at FF_X17_Y9_N56
--register power-up is low

AD1_E_src1[29] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD1_q_b[29],  , AD1L508, VCC);


--AD1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28] at FF_X12_Y9_N37
--register power-up is low

AD1_E_src2[28] = DFFEAS(AD1L768, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L772,  );


--AD1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28] at FF_X15_Y9_N59
--register power-up is low

AD1_E_src1[28] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD1_q_b[28],  , AD1L508, VCC);


--AD1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16] at FF_X12_Y9_N40
--register power-up is low

AD1_E_src2[16] = DFFEAS(AD1L756, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L772,  );


--AD1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16] at FF_X15_Y9_N1
--register power-up is low

AD1_E_src1[16] = DFFEAS(AD1L491, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L508,  );


--AD1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15] at FF_X15_Y10_N34
--register power-up is low

AD1_E_src2[15] = DFFEAS(AD1L539, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[15],  , AD1L536, !AD1_R_src2_use_imm);


--AD1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15] at FF_X15_Y9_N5
--register power-up is low

AD1_E_src1[15] = DFFEAS(AD1L489, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L508,  );


--AD1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18] at FF_X12_Y9_N55
--register power-up is low

AD1_E_src2[18] = DFFEAS(AD1L758, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L772,  );


--AD1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18] at FF_X15_Y9_N8
--register power-up is low

AD1_E_src1[18] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD1_q_b[18],  , AD1L508, VCC);


--AD1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17] at FF_X12_Y9_N58
--register power-up is low

AD1_E_src2[17] = DFFEAS(AD1L757, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L772,  );


--AD1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17] at FF_X15_Y9_N11
--register power-up is low

AD1_E_src1[17] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD1_q_b[17],  , AD1L508, VCC);


--AD1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20] at FF_X12_Y9_N25
--register power-up is low

AD1_E_src2[20] = DFFEAS(AD1L760, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L772,  );


--AD1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20] at FF_X17_Y9_N59
--register power-up is low

AD1_E_src1[20] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD1_q_b[20],  , AD1L508, VCC);


--AD1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19] at FF_X12_Y9_N29
--register power-up is low

AD1_E_src2[19] = DFFEAS(AD1L759, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L772,  );


--AD1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19] at FF_X15_Y9_N41
--register power-up is low

AD1_E_src1[19] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD1_q_b[19],  , AD1L508, VCC);


--AD1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0] at FF_X15_Y9_N29
--register power-up is low

AD1_E_src1[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD1_q_b[0],  , AD1L508, VCC);


--AD1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24] at FF_X12_Y9_N19
--register power-up is low

AD1_E_src2[24] = DFFEAS(AD1L764, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L772,  );


--AD1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24] at FF_X15_Y9_N38
--register power-up is low

AD1_E_src1[24] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD1_q_b[24],  , AD1L508, VCC);


--AD1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23] at FF_X12_Y9_N23
--register power-up is low

AD1_E_src2[23] = DFFEAS(AD1L763, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L772,  );


--AD1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23] at FF_X15_Y9_N44
--register power-up is low

AD1_E_src1[23] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD1_q_b[23],  , AD1L508, VCC);


--AD1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22] at FF_X12_Y9_N13
--register power-up is low

AD1_E_src2[22] = DFFEAS(AD1L762, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L772,  );


--AD1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22] at FF_X17_Y9_N50
--register power-up is low

AD1_E_src1[22] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD1_q_b[22],  , AD1L508, VCC);


--AD1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21] at FF_X12_Y9_N43
--register power-up is low

AD1_E_src2[21] = DFFEAS(AD1L761, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L772,  );


--AD1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21] at FF_X15_Y9_N47
--register power-up is low

AD1_E_src1[21] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD1_q_b[21],  , AD1L508, VCC);


--AD1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg at FF_X16_Y8_N26
--register power-up is low

AD1_W_estatus_reg = DFFEAS(AD1L827, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1_E_valid_from_R, AD1_W_status_reg_pie,  ,  , AD1_R_ctrl_exception);


--AD1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0] at FF_X18_Y9_N49
--register power-up is low

AD1_E_shift_rot_result[0] = DFFEAS(AD1L439, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[0],  ,  , AD1_E_new_inst);


--FE1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[8] at M10K_X14_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 5
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[8]_PORT_A_data_in = BUS(EC2L47, EC2L48, EC2L49, EC2L50, EC2L51);
FE1_q_a[8]_PORT_A_data_in_reg = DFFE(FE1_q_a[8]_PORT_A_data_in, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_address = BUS(EC2L57, EC2L58, EC2L59, EC2L60, EC2L61, EC2L62, EC2L63, EC2L64, EC2L65, EC2L66, EC2L67);
FE1_q_a[8]_PORT_A_address_reg = DFFE(FE1_q_a[8]_PORT_A_address, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_write_enable = YB5L6;
FE1_q_a[8]_PORT_A_write_enable_reg = DFFE(FE1_q_a[8]_PORT_A_write_enable, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_read_enable = !YB5L6;
FE1_q_a[8]_PORT_A_read_enable_reg = DFFE(FE1_q_a[8]_PORT_A_read_enable, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_byte_mask = EC2L56;
FE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[8]_PORT_A_byte_mask, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_clock_0 = GLOBAL(A1L23);
FE1_q_a[8]_clock_enable_0 = !AB1_r_early_rst;
FE1_q_a[8]_PORT_A_data_out = MEMORY(FE1_q_a[8]_PORT_A_data_in_reg, , FE1_q_a[8]_PORT_A_address_reg, , FE1_q_a[8]_PORT_A_write_enable_reg, FE1_q_a[8]_PORT_A_read_enable_reg, , , FE1_q_a[8]_PORT_A_byte_mask_reg, , FE1_q_a[8]_clock_0, , FE1_q_a[8]_clock_enable_0, , , , , );
FE1_q_a[8] = FE1_q_a[8]_PORT_A_data_out[0];

--FE1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[12] at M10K_X14_Y5_N0
FE1_q_a[8]_PORT_A_data_in = BUS(EC2L47, EC2L48, EC2L49, EC2L50, EC2L51);
FE1_q_a[8]_PORT_A_data_in_reg = DFFE(FE1_q_a[8]_PORT_A_data_in, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_address = BUS(EC2L57, EC2L58, EC2L59, EC2L60, EC2L61, EC2L62, EC2L63, EC2L64, EC2L65, EC2L66, EC2L67);
FE1_q_a[8]_PORT_A_address_reg = DFFE(FE1_q_a[8]_PORT_A_address, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_write_enable = YB5L6;
FE1_q_a[8]_PORT_A_write_enable_reg = DFFE(FE1_q_a[8]_PORT_A_write_enable, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_read_enable = !YB5L6;
FE1_q_a[8]_PORT_A_read_enable_reg = DFFE(FE1_q_a[8]_PORT_A_read_enable, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_byte_mask = EC2L56;
FE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[8]_PORT_A_byte_mask, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_clock_0 = GLOBAL(A1L23);
FE1_q_a[8]_clock_enable_0 = !AB1_r_early_rst;
FE1_q_a[8]_PORT_A_data_out = MEMORY(FE1_q_a[8]_PORT_A_data_in_reg, , FE1_q_a[8]_PORT_A_address_reg, , FE1_q_a[8]_PORT_A_write_enable_reg, FE1_q_a[8]_PORT_A_read_enable_reg, , , FE1_q_a[8]_PORT_A_byte_mask_reg, , FE1_q_a[8]_clock_0, , FE1_q_a[8]_clock_enable_0, , , , , );
FE1_q_a[12] = FE1_q_a[8]_PORT_A_data_out[4];

--FE1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[11] at M10K_X14_Y5_N0
FE1_q_a[8]_PORT_A_data_in = BUS(EC2L47, EC2L48, EC2L49, EC2L50, EC2L51);
FE1_q_a[8]_PORT_A_data_in_reg = DFFE(FE1_q_a[8]_PORT_A_data_in, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_address = BUS(EC2L57, EC2L58, EC2L59, EC2L60, EC2L61, EC2L62, EC2L63, EC2L64, EC2L65, EC2L66, EC2L67);
FE1_q_a[8]_PORT_A_address_reg = DFFE(FE1_q_a[8]_PORT_A_address, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_write_enable = YB5L6;
FE1_q_a[8]_PORT_A_write_enable_reg = DFFE(FE1_q_a[8]_PORT_A_write_enable, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_read_enable = !YB5L6;
FE1_q_a[8]_PORT_A_read_enable_reg = DFFE(FE1_q_a[8]_PORT_A_read_enable, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_byte_mask = EC2L56;
FE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[8]_PORT_A_byte_mask, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_clock_0 = GLOBAL(A1L23);
FE1_q_a[8]_clock_enable_0 = !AB1_r_early_rst;
FE1_q_a[8]_PORT_A_data_out = MEMORY(FE1_q_a[8]_PORT_A_data_in_reg, , FE1_q_a[8]_PORT_A_address_reg, , FE1_q_a[8]_PORT_A_write_enable_reg, FE1_q_a[8]_PORT_A_read_enable_reg, , , FE1_q_a[8]_PORT_A_byte_mask_reg, , FE1_q_a[8]_clock_0, , FE1_q_a[8]_clock_enable_0, , , , , );
FE1_q_a[11] = FE1_q_a[8]_PORT_A_data_out[3];

--FE1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[10] at M10K_X14_Y5_N0
FE1_q_a[8]_PORT_A_data_in = BUS(EC2L47, EC2L48, EC2L49, EC2L50, EC2L51);
FE1_q_a[8]_PORT_A_data_in_reg = DFFE(FE1_q_a[8]_PORT_A_data_in, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_address = BUS(EC2L57, EC2L58, EC2L59, EC2L60, EC2L61, EC2L62, EC2L63, EC2L64, EC2L65, EC2L66, EC2L67);
FE1_q_a[8]_PORT_A_address_reg = DFFE(FE1_q_a[8]_PORT_A_address, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_write_enable = YB5L6;
FE1_q_a[8]_PORT_A_write_enable_reg = DFFE(FE1_q_a[8]_PORT_A_write_enable, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_read_enable = !YB5L6;
FE1_q_a[8]_PORT_A_read_enable_reg = DFFE(FE1_q_a[8]_PORT_A_read_enable, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_byte_mask = EC2L56;
FE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[8]_PORT_A_byte_mask, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_clock_0 = GLOBAL(A1L23);
FE1_q_a[8]_clock_enable_0 = !AB1_r_early_rst;
FE1_q_a[8]_PORT_A_data_out = MEMORY(FE1_q_a[8]_PORT_A_data_in_reg, , FE1_q_a[8]_PORT_A_address_reg, , FE1_q_a[8]_PORT_A_write_enable_reg, FE1_q_a[8]_PORT_A_read_enable_reg, , , FE1_q_a[8]_PORT_A_byte_mask_reg, , FE1_q_a[8]_clock_0, , FE1_q_a[8]_clock_enable_0, , , , , );
FE1_q_a[10] = FE1_q_a[8]_PORT_A_data_out[2];

--FE1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[9] at M10K_X14_Y5_N0
FE1_q_a[8]_PORT_A_data_in = BUS(EC2L47, EC2L48, EC2L49, EC2L50, EC2L51);
FE1_q_a[8]_PORT_A_data_in_reg = DFFE(FE1_q_a[8]_PORT_A_data_in, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_address = BUS(EC2L57, EC2L58, EC2L59, EC2L60, EC2L61, EC2L62, EC2L63, EC2L64, EC2L65, EC2L66, EC2L67);
FE1_q_a[8]_PORT_A_address_reg = DFFE(FE1_q_a[8]_PORT_A_address, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_write_enable = YB5L6;
FE1_q_a[8]_PORT_A_write_enable_reg = DFFE(FE1_q_a[8]_PORT_A_write_enable, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_read_enable = !YB5L6;
FE1_q_a[8]_PORT_A_read_enable_reg = DFFE(FE1_q_a[8]_PORT_A_read_enable, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_PORT_A_byte_mask = EC2L56;
FE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[8]_PORT_A_byte_mask, FE1_q_a[8]_clock_0, , , FE1_q_a[8]_clock_enable_0);
FE1_q_a[8]_clock_0 = GLOBAL(A1L23);
FE1_q_a[8]_clock_enable_0 = !AB1_r_early_rst;
FE1_q_a[8]_PORT_A_data_out = MEMORY(FE1_q_a[8]_PORT_A_data_in_reg, , FE1_q_a[8]_PORT_A_address_reg, , FE1_q_a[8]_PORT_A_write_enable_reg, FE1_q_a[8]_PORT_A_read_enable_reg, , , FE1_q_a[8]_PORT_A_byte_mask_reg, , FE1_q_a[8]_clock_0, , FE1_q_a[8]_clock_enable_0, , , , , );
FE1_q_a[9] = FE1_q_a[8]_PORT_A_data_out[1];


--EC1_data_reg[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[11] at FF_X15_Y6_N29
--register power-up is low

EC1_data_reg[11] = DFFEAS(EC1L26, GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5_rp_valid,  ,  , EC1L2,  );


--EC1_data_reg[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[12] at FF_X15_Y6_N55
--register power-up is low

EC1_data_reg[12] = DFFEAS(EC1L27, GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5_rp_valid,  ,  , EC1L2,  );


--FE1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[13] at M10K_X14_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 5
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[13]_PORT_A_data_in = BUS(EC2L52, EC2L53, EC2L54, , );
FE1_q_a[13]_PORT_A_data_in_reg = DFFE(FE1_q_a[13]_PORT_A_data_in, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
FE1_q_a[13]_PORT_A_address = BUS(EC2L57, EC2L58, EC2L59, EC2L60, EC2L61, EC2L62, EC2L63, EC2L64, EC2L65, EC2L66, EC2L67);
FE1_q_a[13]_PORT_A_address_reg = DFFE(FE1_q_a[13]_PORT_A_address, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
FE1_q_a[13]_PORT_A_write_enable = YB5L6;
FE1_q_a[13]_PORT_A_write_enable_reg = DFFE(FE1_q_a[13]_PORT_A_write_enable, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
FE1_q_a[13]_PORT_A_read_enable = !YB5L6;
FE1_q_a[13]_PORT_A_read_enable_reg = DFFE(FE1_q_a[13]_PORT_A_read_enable, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
FE1_q_a[13]_PORT_A_byte_mask = EC2L56;
FE1_q_a[13]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[13]_PORT_A_byte_mask, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
FE1_q_a[13]_clock_0 = GLOBAL(A1L23);
FE1_q_a[13]_clock_enable_0 = !AB1_r_early_rst;
FE1_q_a[13]_PORT_A_data_out = MEMORY(FE1_q_a[13]_PORT_A_data_in_reg, , FE1_q_a[13]_PORT_A_address_reg, , FE1_q_a[13]_PORT_A_write_enable_reg, FE1_q_a[13]_PORT_A_read_enable_reg, , , FE1_q_a[13]_PORT_A_byte_mask_reg, , FE1_q_a[13]_clock_0, , FE1_q_a[13]_clock_enable_0, , , , , );
FE1_q_a[13] = FE1_q_a[13]_PORT_A_data_out[0];

--FE1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[15] at M10K_X14_Y3_N0
FE1_q_a[13]_PORT_A_data_in = BUS(EC2L52, EC2L53, EC2L54, , );
FE1_q_a[13]_PORT_A_data_in_reg = DFFE(FE1_q_a[13]_PORT_A_data_in, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
FE1_q_a[13]_PORT_A_address = BUS(EC2L57, EC2L58, EC2L59, EC2L60, EC2L61, EC2L62, EC2L63, EC2L64, EC2L65, EC2L66, EC2L67);
FE1_q_a[13]_PORT_A_address_reg = DFFE(FE1_q_a[13]_PORT_A_address, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
FE1_q_a[13]_PORT_A_write_enable = YB5L6;
FE1_q_a[13]_PORT_A_write_enable_reg = DFFE(FE1_q_a[13]_PORT_A_write_enable, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
FE1_q_a[13]_PORT_A_read_enable = !YB5L6;
FE1_q_a[13]_PORT_A_read_enable_reg = DFFE(FE1_q_a[13]_PORT_A_read_enable, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
FE1_q_a[13]_PORT_A_byte_mask = EC2L56;
FE1_q_a[13]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[13]_PORT_A_byte_mask, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
FE1_q_a[13]_clock_0 = GLOBAL(A1L23);
FE1_q_a[13]_clock_enable_0 = !AB1_r_early_rst;
FE1_q_a[13]_PORT_A_data_out = MEMORY(FE1_q_a[13]_PORT_A_data_in_reg, , FE1_q_a[13]_PORT_A_address_reg, , FE1_q_a[13]_PORT_A_write_enable_reg, FE1_q_a[13]_PORT_A_read_enable_reg, , , FE1_q_a[13]_PORT_A_byte_mask_reg, , FE1_q_a[13]_clock_0, , FE1_q_a[13]_clock_enable_0, , , , , );
FE1_q_a[15] = FE1_q_a[13]_PORT_A_data_out[2];

--FE1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[14] at M10K_X14_Y3_N0
FE1_q_a[13]_PORT_A_data_in = BUS(EC2L52, EC2L53, EC2L54, , );
FE1_q_a[13]_PORT_A_data_in_reg = DFFE(FE1_q_a[13]_PORT_A_data_in, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
FE1_q_a[13]_PORT_A_address = BUS(EC2L57, EC2L58, EC2L59, EC2L60, EC2L61, EC2L62, EC2L63, EC2L64, EC2L65, EC2L66, EC2L67);
FE1_q_a[13]_PORT_A_address_reg = DFFE(FE1_q_a[13]_PORT_A_address, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
FE1_q_a[13]_PORT_A_write_enable = YB5L6;
FE1_q_a[13]_PORT_A_write_enable_reg = DFFE(FE1_q_a[13]_PORT_A_write_enable, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
FE1_q_a[13]_PORT_A_read_enable = !YB5L6;
FE1_q_a[13]_PORT_A_read_enable_reg = DFFE(FE1_q_a[13]_PORT_A_read_enable, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
FE1_q_a[13]_PORT_A_byte_mask = EC2L56;
FE1_q_a[13]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[13]_PORT_A_byte_mask, FE1_q_a[13]_clock_0, , , FE1_q_a[13]_clock_enable_0);
FE1_q_a[13]_clock_0 = GLOBAL(A1L23);
FE1_q_a[13]_clock_enable_0 = !AB1_r_early_rst;
FE1_q_a[13]_PORT_A_data_out = MEMORY(FE1_q_a[13]_PORT_A_data_in_reg, , FE1_q_a[13]_PORT_A_address_reg, , FE1_q_a[13]_PORT_A_write_enable_reg, FE1_q_a[13]_PORT_A_read_enable_reg, , , FE1_q_a[13]_PORT_A_byte_mask_reg, , FE1_q_a[13]_clock_0, , FE1_q_a[13]_clock_enable_0, , , , , );
FE1_q_a[14] = FE1_q_a[13]_PORT_A_data_out[1];


--EC1_data_reg[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[13] at FF_X15_Y6_N26
--register power-up is low

EC1_data_reg[13] = DFFEAS(EC1L28, GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5_rp_valid,  ,  , EC1L2,  );


--EC1_data_reg[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[14] at FF_X15_Y6_N37
--register power-up is low

EC1_data_reg[14] = DFFEAS(EC1L29, GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5_rp_valid,  ,  , EC1L2,  );


--EC1_data_reg[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[15] at FF_X17_Y6_N8
--register power-up is low

EC1_data_reg[15] = DFFEAS(EC1L30, GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5_rp_valid,  ,  , EC1L2,  );


--EC1_data_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[1] at FF_X17_Y6_N11
--register power-up is low

EC1_data_reg[1] = DFFEAS(EC1L31, GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5_rp_valid,  ,  , EC1L2,  );


--EC1_data_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[2] at FF_X17_Y6_N1
--register power-up is low

EC1_data_reg[2] = DFFEAS(EC1L32, GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5_rp_valid,  ,  , EC1L2,  );


--FE1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[3] at M10K_X14_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 5
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered
FE1_q_a[3]_PORT_A_data_in = BUS(EC2L42, EC2L43, EC2L44, , );
FE1_q_a[3]_PORT_A_data_in_reg = DFFE(FE1_q_a[3]_PORT_A_data_in, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
FE1_q_a[3]_PORT_A_address = BUS(EC2L57, EC2L58, EC2L59, EC2L60, EC2L61, EC2L62, EC2L63, EC2L64, EC2L65, EC2L66, EC2L67);
FE1_q_a[3]_PORT_A_address_reg = DFFE(FE1_q_a[3]_PORT_A_address, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
FE1_q_a[3]_PORT_A_write_enable = YB5L6;
FE1_q_a[3]_PORT_A_write_enable_reg = DFFE(FE1_q_a[3]_PORT_A_write_enable, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
FE1_q_a[3]_PORT_A_read_enable = !YB5L6;
FE1_q_a[3]_PORT_A_read_enable_reg = DFFE(FE1_q_a[3]_PORT_A_read_enable, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
FE1_q_a[3]_PORT_A_byte_mask = EC2L55;
FE1_q_a[3]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[3]_PORT_A_byte_mask, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
FE1_q_a[3]_clock_0 = GLOBAL(A1L23);
FE1_q_a[3]_clock_enable_0 = !AB1_r_early_rst;
FE1_q_a[3]_PORT_A_data_out = MEMORY(FE1_q_a[3]_PORT_A_data_in_reg, , FE1_q_a[3]_PORT_A_address_reg, , FE1_q_a[3]_PORT_A_write_enable_reg, FE1_q_a[3]_PORT_A_read_enable_reg, , , FE1_q_a[3]_PORT_A_byte_mask_reg, , FE1_q_a[3]_clock_0, , FE1_q_a[3]_clock_enable_0, , , , , );
FE1_q_a[3] = FE1_q_a[3]_PORT_A_data_out[0];

--FE1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[5] at M10K_X14_Y2_N0
FE1_q_a[3]_PORT_A_data_in = BUS(EC2L42, EC2L43, EC2L44, , );
FE1_q_a[3]_PORT_A_data_in_reg = DFFE(FE1_q_a[3]_PORT_A_data_in, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
FE1_q_a[3]_PORT_A_address = BUS(EC2L57, EC2L58, EC2L59, EC2L60, EC2L61, EC2L62, EC2L63, EC2L64, EC2L65, EC2L66, EC2L67);
FE1_q_a[3]_PORT_A_address_reg = DFFE(FE1_q_a[3]_PORT_A_address, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
FE1_q_a[3]_PORT_A_write_enable = YB5L6;
FE1_q_a[3]_PORT_A_write_enable_reg = DFFE(FE1_q_a[3]_PORT_A_write_enable, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
FE1_q_a[3]_PORT_A_read_enable = !YB5L6;
FE1_q_a[3]_PORT_A_read_enable_reg = DFFE(FE1_q_a[3]_PORT_A_read_enable, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
FE1_q_a[3]_PORT_A_byte_mask = EC2L55;
FE1_q_a[3]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[3]_PORT_A_byte_mask, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
FE1_q_a[3]_clock_0 = GLOBAL(A1L23);
FE1_q_a[3]_clock_enable_0 = !AB1_r_early_rst;
FE1_q_a[3]_PORT_A_data_out = MEMORY(FE1_q_a[3]_PORT_A_data_in_reg, , FE1_q_a[3]_PORT_A_address_reg, , FE1_q_a[3]_PORT_A_write_enable_reg, FE1_q_a[3]_PORT_A_read_enable_reg, , , FE1_q_a[3]_PORT_A_byte_mask_reg, , FE1_q_a[3]_clock_0, , FE1_q_a[3]_clock_enable_0, , , , , );
FE1_q_a[5] = FE1_q_a[3]_PORT_A_data_out[2];

--FE1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|q_a[4] at M10K_X14_Y2_N0
FE1_q_a[3]_PORT_A_data_in = BUS(EC2L42, EC2L43, EC2L44, , );
FE1_q_a[3]_PORT_A_data_in_reg = DFFE(FE1_q_a[3]_PORT_A_data_in, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
FE1_q_a[3]_PORT_A_address = BUS(EC2L57, EC2L58, EC2L59, EC2L60, EC2L61, EC2L62, EC2L63, EC2L64, EC2L65, EC2L66, EC2L67);
FE1_q_a[3]_PORT_A_address_reg = DFFE(FE1_q_a[3]_PORT_A_address, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
FE1_q_a[3]_PORT_A_write_enable = YB5L6;
FE1_q_a[3]_PORT_A_write_enable_reg = DFFE(FE1_q_a[3]_PORT_A_write_enable, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
FE1_q_a[3]_PORT_A_read_enable = !YB5L6;
FE1_q_a[3]_PORT_A_read_enable_reg = DFFE(FE1_q_a[3]_PORT_A_read_enable, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
FE1_q_a[3]_PORT_A_byte_mask = EC2L55;
FE1_q_a[3]_PORT_A_byte_mask_reg = DFFE(FE1_q_a[3]_PORT_A_byte_mask, FE1_q_a[3]_clock_0, , , FE1_q_a[3]_clock_enable_0);
FE1_q_a[3]_clock_0 = GLOBAL(A1L23);
FE1_q_a[3]_clock_enable_0 = !AB1_r_early_rst;
FE1_q_a[3]_PORT_A_data_out = MEMORY(FE1_q_a[3]_PORT_A_data_in_reg, , FE1_q_a[3]_PORT_A_address_reg, , FE1_q_a[3]_PORT_A_write_enable_reg, FE1_q_a[3]_PORT_A_read_enable_reg, , , FE1_q_a[3]_PORT_A_byte_mask_reg, , FE1_q_a[3]_clock_0, , FE1_q_a[3]_clock_enable_0, , , , , );
FE1_q_a[4] = FE1_q_a[3]_PORT_A_data_out[1];


--EC1_data_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[3] at FF_X17_Y6_N5
--register power-up is low

EC1_data_reg[3] = DFFEAS(EC1L33, GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5_rp_valid,  ,  , EC1L2,  );


--EC1_data_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[4] at FF_X15_Y6_N19
--register power-up is low

EC1_data_reg[4] = DFFEAS(EC1L34, GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5_rp_valid,  ,  , EC1L2,  );


--EC1_data_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[5] at FF_X17_Y6_N32
--register power-up is low

EC1_data_reg[5] = DFFEAS(EC1L35, GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5_rp_valid,  ,  , EC1L2,  );


--EC1_data_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[9] at FF_X15_Y6_N40
--register power-up is low

EC1_data_reg[9] = DFFEAS(EC1L36, GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5_rp_valid,  ,  , EC1L2,  );


--AD1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3] at FF_X16_Y8_N7
--register power-up is low

AD1_F_pc[3] = DFFEAS(AD1L697, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1_W_valid, VCC,  ,  , AD1_R_ctrl_exception);


--AD1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27] at FF_X15_Y7_N16
--register power-up is low

AD1_D_iw[27] = DFFEAS(AD1L665, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  , AD1L1049,  );


--AD1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28] at FF_X15_Y7_N56
--register power-up is low

AD1_D_iw[28] = DFFEAS(AD1L666, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  , AD1L1049,  );


--AD1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29] at FF_X15_Y7_N25
--register power-up is low

AD1_D_iw[29] = DFFEAS(AD1L667, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  , AD1L1049,  );


--AD1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30] at FF_X15_Y7_N28
--register power-up is low

AD1_D_iw[30] = DFFEAS(AD1L668, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  , AD1L1049,  );


--AD1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31] at FF_X15_Y7_N31
--register power-up is low

AD1_D_iw[31] = DFFEAS(AD1L669, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  , AD1L1049,  );


--EC1_data_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[10] at FF_X17_Y6_N52
--register power-up is low

EC1_data_reg[10] = DFFEAS(EC1L37, GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5_rp_valid,  ,  , EC1L2,  );


--EC1_data_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[8] at FF_X15_Y6_N22
--register power-up is low

EC1_data_reg[8] = DFFEAS(EC1L38, GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5_rp_valid,  ,  , EC1L2,  );


--AD1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2] at FF_X19_Y8_N25
--register power-up is low

AD1_F_pc[2] = DFFEAS(AD1L687, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1_W_valid,  ,  , AD1_R_ctrl_exception,  );


--AD1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16] at FF_X18_Y10_N8
--register power-up is low

AD1_E_shift_rot_result[16] = DFFEAS(AD1L455, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[16],  ,  , AD1_E_new_inst);


--AD1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8] at FF_X19_Y8_N11
--register power-up is low

AD1_F_pc[8] = DFFEAS(AD1L692, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1_W_valid,  ,  , AD1_R_ctrl_exception,  );


--AD1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7] at FF_X19_Y8_N7
--register power-up is low

AD1_F_pc[7] = DFFEAS(AD1L691, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1_W_valid,  ,  , AD1_R_ctrl_exception,  );


--AD1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6] at FF_X19_Y8_N55
--register power-up is low

AD1_F_pc[6] = DFFEAS(AD1L690, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1_W_valid,  ,  , AD1_R_ctrl_exception,  );


--AD1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5] at FF_X19_Y8_N29
--register power-up is low

AD1_F_pc[5] = DFFEAS(AD1L689, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1_W_valid,  ,  , AD1_R_ctrl_exception,  );


--AD1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4] at FF_X19_Y8_N49
--register power-up is low

AD1_F_pc[4] = DFFEAS(AD1L688, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1_W_valid,  ,  , AD1_R_ctrl_exception,  );


--AD1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0] at FF_X19_Y8_N52
--register power-up is low

AD1_F_pc[0] = DFFEAS(AD1L685, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1_W_valid,  ,  , AD1_R_ctrl_exception,  );


--EC1_data_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[6] at FF_X15_Y6_N58
--register power-up is low

EC1_data_reg[6] = DFFEAS(EC1L39, GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5_rp_valid,  ,  , EC1L2,  );


--AD1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1] at FF_X19_Y8_N31
--register power-up is low

AD1_F_pc[1] = DFFEAS(AD1L686, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1_W_valid,  ,  , AD1_R_ctrl_exception,  );


--EC1_data_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[7] at FF_X17_Y6_N34
--register power-up is low

EC1_data_reg[7] = DFFEAS(EC1L40, GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5_rp_valid,  ,  , EC1L2,  );


--AD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66 at LABCELL_X17_Y10_N0
AD1L119_adder_eqn = ( AD1_E_alu_sub ) + ( VCC ) + ( !VCC );
AD1L119 = CARRY(AD1L119_adder_eqn);


--TD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 at MLABCELL_X6_Y5_N24
TD1L2_adder_eqn = ( TD1_MonAReg[10] ) + ( VCC ) + ( TD1L20 );
TD1L2 = SUM(TD1L2_adder_eqn);


--TC5L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~5 at LABCELL_X17_Y4_N0
TC5L6_adder_eqn = ( !ZB5_mem[0][45] ) + ( (TC5_burst_uncompress_address_offset[0] & ((!ZB5_mem_used[0]) # (!YB5L1))) ) + ( !VCC );
TC5L6 = SUM(TC5L6_adder_eqn);

--TC5L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6 at LABCELL_X17_Y4_N0
TC5L7_adder_eqn = ( !ZB5_mem[0][45] ) + ( (TC5_burst_uncompress_address_offset[0] & ((!ZB5_mem_used[0]) # (!YB5L1))) ) + ( !VCC );
TC5L7 = CARRY(TC5L7_adder_eqn);


--AC1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] at FF_X18_Y5_N4
--register power-up is low

AC1_av_readdata_pre[1] = DFFEAS(AC1L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[1],  ,  , U1_read_0);


--AC1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] at FF_X18_Y4_N16
--register power-up is low

AC1_av_readdata_pre[2] = DFFEAS(AC1L7, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[2],  ,  , U1_read_0);


--AC1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] at FF_X18_Y4_N31
--register power-up is low

AC1_av_readdata_pre[3] = DFFEAS(AC1L9, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[3],  ,  , U1_read_0);


--AC1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] at FF_X18_Y4_N28
--register power-up is low

AC1_av_readdata_pre[4] = DFFEAS(AC1L11, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[4],  ,  , U1_read_0);


--AC1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] at FF_X18_Y6_N14
--register power-up is low

AC1_av_readdata_pre[5] = DFFEAS(AC1L13, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[5],  ,  , U1_read_0);


--AC1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] at FF_X18_Y4_N10
--register power-up is low

AC1_av_readdata_pre[6] = DFFEAS(AC1L15, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[6],  ,  , U1_read_0);


--AC1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] at FF_X18_Y4_N53
--register power-up is low

AC1_av_readdata_pre[7] = DFFEAS(AC1L17, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , PB2_q_b[7],  ,  , U1_read_0);


--EB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7] at FF_X2_Y1_N34
--register power-up is low

EB1_count[7] = AMPP_FUNCTION(A1L5, EB1_count[6], !N1_clr_reg, !Q1_state[4], GND, EB1L65);


--WD1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4] at FF_X3_Y4_N26
--register power-up is low

WD1_sr[4] = DFFEAS(WD1L61, A1L5,  ,  , WD1L16,  ,  , WD1L15,  );


--JD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] at FF_X4_Y4_N41
--register power-up is low

JD1_break_readreg[2] = DFFEAS(JD1L5, GLOBAL(A1L23),  ,  , JD1L13,  ,  , JD1L14,  );


--TD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 at MLABCELL_X6_Y5_N0
TD1L7_adder_eqn = ( TD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
TD1L7 = SUM(TD1L7_adder_eqn);

--TD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6 at MLABCELL_X6_Y5_N0
TD1L8_adder_eqn = ( TD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
TD1L8 = CARRY(TD1L8_adder_eqn);


--TD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 at MLABCELL_X6_Y5_N6
TD1L11_adder_eqn = ( TD1_MonAReg[4] ) + ( GND ) + ( TD1L16 );
TD1L11 = SUM(TD1L11_adder_eqn);

--TD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10 at MLABCELL_X6_Y5_N6
TD1L12_adder_eqn = ( TD1_MonAReg[4] ) + ( GND ) + ( TD1L16 );
TD1L12 = CARRY(TD1L12_adder_eqn);


--TD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 at MLABCELL_X6_Y5_N3
TD1L15_adder_eqn = ( TD1_MonAReg[3] ) + ( GND ) + ( TD1L8 );
TD1L15 = SUM(TD1L15_adder_eqn);

--TD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14 at MLABCELL_X6_Y5_N3
TD1L16_adder_eqn = ( TD1_MonAReg[3] ) + ( GND ) + ( TD1L8 );
TD1L16 = CARRY(TD1L16_adder_eqn);


--TD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] at FF_X6_Y5_N10
--register power-up is low

TD1_MonAReg[5] = DFFEAS(TD1L23, GLOBAL(A1L23),  ,  , VD1L70, VD1_jdo[29],  ,  , VD1_take_action_ocimem_a);


--TD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] at FF_X6_Y5_N13
--register power-up is low

TD1_MonAReg[6] = DFFEAS(TD1L27, GLOBAL(A1L23),  ,  , VD1L70, VD1_jdo[30],  ,  , VD1_take_action_ocimem_a);


--TD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] at FF_X6_Y5_N16
--register power-up is low

TD1_MonAReg[7] = DFFEAS(TD1L31, GLOBAL(A1L23),  ,  , VD1L70, VD1_jdo[31],  ,  , VD1_take_action_ocimem_a);


--TD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] at FF_X6_Y5_N19
--register power-up is low

TD1_MonAReg[8] = DFFEAS(TD1L35, GLOBAL(A1L23),  ,  , VD1L70, VD1_jdo[32],  ,  , VD1_take_action_ocimem_a);


--TD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] at FF_X6_Y5_N22
--register power-up is low

TD1_MonAReg[9] = DFFEAS(TD1L19, GLOBAL(A1L23),  ,  , VD1L70, VD1_jdo[33],  ,  , VD1_take_action_ocimem_a);


--EC2_data_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[0] at FF_X12_Y4_N28
--register power-up is low

EC2_data_reg[0] = DFFEAS(XB2L24, GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  , EC2_use_reg,  );


--DD1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0] at FF_X9_Y4_N17
--register power-up is low

DD1_readdata[0] = DFFEAS(HD1L8, GLOBAL(A1L23),  ,  ,  , EE1_q_a[0],  ,  , !DD1_address[8]);


--PB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0] at M10K_X14_Y1_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L72;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[0] = PB2_q_b[0]_PORT_B_data_out[0];

--PB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7] at M10K_X14_Y1_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L72;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[7] = PB2_q_b[0]_PORT_B_data_out[7];

--PB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6] at M10K_X14_Y1_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L72;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[6] = PB2_q_b[0]_PORT_B_data_out[6];

--PB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5] at M10K_X14_Y1_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L72;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[5] = PB2_q_b[0]_PORT_B_data_out[5];

--PB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4] at M10K_X14_Y1_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L72;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[4] = PB2_q_b[0]_PORT_B_data_out[4];

--PB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3] at M10K_X14_Y1_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L72;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[3] = PB2_q_b[0]_PORT_B_data_out[3];

--PB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2] at M10K_X14_Y1_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L72;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[2] = PB2_q_b[0]_PORT_B_data_out[2];

--PB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1] at M10K_X14_Y1_N0
PB2_q_b[0]_PORT_A_data_in = BUS(EB1_wdata[0], EB1_wdata[1], EB1_wdata[2], EB1_wdata[3], EB1_wdata[4], EB1_wdata[5], EB1_wdata[6], EB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = GLOBAL(A1L23);
PB2_q_b[0]_clock_1 = GLOBAL(A1L23);
PB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = U1L72;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[1] = PB2_q_b[0]_PORT_B_data_out[1];


--AC2_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[0] at M10K_X26_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[0]_PORT_A_data_in = BUS(AD1_d_writedata[0], AD1_d_writedata[1]);
AC2_av_readdata_pre[0]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[0]_PORT_A_data_in, AC2_av_readdata_pre[0]_clock_0, , , );
AC2_av_readdata_pre[0]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[0]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[0]_PORT_A_address, AC2_av_readdata_pre[0]_clock_0, , , );
AC2_av_readdata_pre[0]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[0]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[0]_PORT_A_write_enable, AC2_av_readdata_pre[0]_clock_0, , , );
AC2_av_readdata_pre[0]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[0]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[0]_PORT_A_read_enable, AC2_av_readdata_pre[0]_clock_0, , , );
AC2_av_readdata_pre[0]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[0]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[0]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[0]_PORT_A_data_in_reg, , AC2_av_readdata_pre[0]_PORT_A_address_reg, , AC2_av_readdata_pre[0]_PORT_A_write_enable_reg, AC2_av_readdata_pre[0]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[0]_clock_0, , , , , , AC2_av_readdata_pre[0]_clear_0, );
AC2_av_readdata_pre[0]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[0]_PORT_A_data_out, AC2_av_readdata_pre[0]_clock_0, AC2_av_readdata_pre[0]_clear_0, , );
AC2_av_readdata_pre[0] = AC2_av_readdata_pre[0]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[1] at M10K_X26_Y3_N0
AC2_av_readdata_pre[0]_PORT_A_data_in = BUS(AD1_d_writedata[0], AD1_d_writedata[1]);
AC2_av_readdata_pre[0]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[0]_PORT_A_data_in, AC2_av_readdata_pre[0]_clock_0, , , );
AC2_av_readdata_pre[0]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[0]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[0]_PORT_A_address, AC2_av_readdata_pre[0]_clock_0, , , );
AC2_av_readdata_pre[0]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[0]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[0]_PORT_A_write_enable, AC2_av_readdata_pre[0]_clock_0, , , );
AC2_av_readdata_pre[0]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[0]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[0]_PORT_A_read_enable, AC2_av_readdata_pre[0]_clock_0, , , );
AC2_av_readdata_pre[0]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[0]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[0]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[0]_PORT_A_data_in_reg, , AC2_av_readdata_pre[0]_PORT_A_address_reg, , AC2_av_readdata_pre[0]_PORT_A_write_enable_reg, AC2_av_readdata_pre[0]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[0]_clock_0, , , , , , AC2_av_readdata_pre[0]_clear_0, );
AC2_av_readdata_pre[0]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[0]_PORT_A_data_out, AC2_av_readdata_pre[0]_clock_0, AC2_av_readdata_pre[0]_clear_0, , );
AC2_av_readdata_pre[1] = AC2_av_readdata_pre[0]_PORT_A_data_out_reg[1];


--AD1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69 at LABCELL_X17_Y9_N36
AD1L122_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_invert_arith_src_msb $ (AD1L556Q)) ) + ( !AD1L510Q $ (!AD1_E_invert_arith_src_msb) ) + ( AD1L127 );
AD1L122 = SUM(AD1L122_adder_eqn);

--AD1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70 at LABCELL_X17_Y9_N36
AD1L123_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_invert_arith_src_msb $ (AD1L556Q)) ) + ( !AD1L510Q $ (!AD1_E_invert_arith_src_msb) ) + ( AD1L127 );
AD1L123 = CARRY(AD1L123_adder_eqn);


--FD1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X14_Y9_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[0] = FD1_q_b[0]_PORT_B_data_out[0];

--FD1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[31] = FD1_q_b[0]_PORT_B_data_out[31];

--FD1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[30] = FD1_q_b[0]_PORT_B_data_out[30];

--FD1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[29] = FD1_q_b[0]_PORT_B_data_out[29];

--FD1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[28] = FD1_q_b[0]_PORT_B_data_out[28];

--FD1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[27] = FD1_q_b[0]_PORT_B_data_out[27];

--FD1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[26] = FD1_q_b[0]_PORT_B_data_out[26];

--FD1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[25] = FD1_q_b[0]_PORT_B_data_out[25];

--FD1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[24] = FD1_q_b[0]_PORT_B_data_out[24];

--FD1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[23] = FD1_q_b[0]_PORT_B_data_out[23];

--FD1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[22] = FD1_q_b[0]_PORT_B_data_out[22];

--FD1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[21] = FD1_q_b[0]_PORT_B_data_out[21];

--FD1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[20] = FD1_q_b[0]_PORT_B_data_out[20];

--FD1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[19] = FD1_q_b[0]_PORT_B_data_out[19];

--FD1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[18] = FD1_q_b[0]_PORT_B_data_out[18];

--FD1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[17] = FD1_q_b[0]_PORT_B_data_out[17];

--FD1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[16] = FD1_q_b[0]_PORT_B_data_out[16];

--FD1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[15] = FD1_q_b[0]_PORT_B_data_out[15];

--FD1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[14] = FD1_q_b[0]_PORT_B_data_out[14];

--FD1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[13] = FD1_q_b[0]_PORT_B_data_out[13];

--FD1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[12] = FD1_q_b[0]_PORT_B_data_out[12];

--FD1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[11] = FD1_q_b[0]_PORT_B_data_out[11];

--FD1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[10] = FD1_q_b[0]_PORT_B_data_out[10];

--FD1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[9] = FD1_q_b[0]_PORT_B_data_out[9];

--FD1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[8] = FD1_q_b[0]_PORT_B_data_out[8];

--FD1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[7] = FD1_q_b[0]_PORT_B_data_out[7];

--FD1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[6] = FD1_q_b[0]_PORT_B_data_out[6];

--FD1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[5] = FD1_q_b[0]_PORT_B_data_out[5];

--FD1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[4] = FD1_q_b[0]_PORT_B_data_out[4];

--FD1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[3] = FD1_q_b[0]_PORT_B_data_out[3];

--FD1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[2] = FD1_q_b[0]_PORT_B_data_out[2];

--FD1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X14_Y9_N0
FD1_q_b[0]_PORT_A_data_in = BUS(AD1L834, AD1L838, AD1L839, AD1L840, AD1L841, AD1L842, AD1L843, AD1L844, AD1L845, AD1L846, AD1L847, AD1L848, AD1L849, AD1L850, AD1L851, AD1L852, AD1L853, AD1L854, AD1L855, AD1L856, AD1L857, AD1L858, AD1L859, AD1L860, AD1L861, AD1L862, AD1L863, AD1L864, AD1L865, AD1L866, AD1L867, AD1L868, , , , , , , , );
FD1_q_b[0]_PORT_A_data_in_reg = DFFE(FD1_q_b[0]_PORT_A_data_in, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_A_address = BUS(AD1_R_dst_regnum[0], AD1_R_dst_regnum[1], AD1_R_dst_regnum[2], AD1_R_dst_regnum[3], AD1_R_dst_regnum[4]);
FD1_q_b[0]_PORT_A_address_reg = DFFE(FD1_q_b[0]_PORT_A_address, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_address = BUS(AD1_D_iw[27], AD1_D_iw[28], AD1_D_iw[29], AD1_D_iw[30], AD1_D_iw[31]);
FD1_q_b[0]_PORT_B_address_reg = DFFE(FD1_q_b[0]_PORT_B_address, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_PORT_A_write_enable = AD1_W_rf_wren;
FD1_q_b[0]_PORT_A_write_enable_reg = DFFE(FD1_q_b[0]_PORT_A_write_enable, FD1_q_b[0]_clock_0, , , );
FD1_q_b[0]_PORT_B_read_enable = VCC;
FD1_q_b[0]_PORT_B_read_enable_reg = DFFE(FD1_q_b[0]_PORT_B_read_enable, FD1_q_b[0]_clock_1, , , );
FD1_q_b[0]_clock_0 = GLOBAL(A1L23);
FD1_q_b[0]_clock_1 = GLOBAL(A1L23);
FD1_q_b[0]_clock_enable_0 = AD1_W_rf_wren;
FD1_q_b[0]_PORT_B_data_out = MEMORY(FD1_q_b[0]_PORT_A_data_in_reg, , FD1_q_b[0]_PORT_A_address_reg, FD1_q_b[0]_PORT_B_address_reg, FD1_q_b[0]_PORT_A_write_enable_reg, , , FD1_q_b[0]_PORT_B_read_enable_reg, , , FD1_q_b[0]_clock_0, FD1_q_b[0]_clock_1, FD1_q_b[0]_clock_enable_0, , , , , );
FD1_q_b[1] = FD1_q_b[0]_PORT_B_data_out[1];


--AD1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31] at FF_X18_Y9_N19
--register power-up is low

AD1_E_shift_rot_result[31] = DFFEAS(AD1L470, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1L510Q,  ,  , AD1_E_new_inst);


--DD1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22] at FF_X10_Y6_N52
--register power-up is low

DD1_readdata[22] = DFFEAS(DD1L60, GLOBAL(A1L23),  ,  ,  , EE1_q_a[22],  ,  , !DD1_address[8]);


--EC2_data_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[6] at FF_X11_Y6_N50
--register power-up is low

EC2_data_reg[6] = DFFEAS(XB2L25, GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  , EC2_use_reg,  );


--DD1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23] at FF_X9_Y6_N37
--register power-up is low

DD1_readdata[23] = DFFEAS(DD1L62, GLOBAL(A1L23),  ,  ,  , EE1_q_a[23],  ,  , !DD1_address[8]);


--EC2_data_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[7] at FF_X11_Y6_N53
--register power-up is low

EC2_data_reg[7] = DFFEAS(XB2L26, GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  , EC2_use_reg,  );


--DD1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24] at FF_X9_Y6_N31
--register power-up is low

DD1_readdata[24] = DFFEAS(DD1L64, GLOBAL(A1L23),  ,  ,  , EE1_q_a[24],  ,  , !DD1_address[8]);


--EC2_data_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[8] at FF_X11_Y6_N20
--register power-up is low

EC2_data_reg[8] = DFFEAS(XB2L27, GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  , EC2_use_reg,  );


--AD1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8] at FF_X12_Y8_N29
--register power-up is low

AD1_d_writedata[8] = DFFEAS(AD1L1005, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[8],  ,  , AD1L230);


--DD1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25] at FF_X9_Y6_N35
--register power-up is low

DD1_readdata[25] = DFFEAS(DD1L66, GLOBAL(A1L23),  ,  ,  , EE1_q_a[25],  ,  , !DD1_address[8]);


--EC2_data_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[9] at FF_X11_Y5_N41
--register power-up is low

EC2_data_reg[9] = DFFEAS(XB2L28, GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  , EC2_use_reg,  );


--AD1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9] at FF_X12_Y8_N35
--register power-up is low

AD1_d_writedata[9] = DFFEAS(AD1L1007, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[9],  ,  , AD1L230);


--DD1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26] at FF_X9_Y6_N28
--register power-up is low

DD1_readdata[26] = DFFEAS(DD1L68, GLOBAL(A1L23),  ,  ,  , EE1_q_a[26],  ,  , !DD1_address[8]);


--EC2_data_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[10] at FF_X11_Y5_N23
--register power-up is low

EC2_data_reg[10] = DFFEAS(XB2L29, GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  , EC2_use_reg,  );


--AD1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10] at FF_X12_Y8_N17
--register power-up is low

AD1_d_writedata[10] = DFFEAS(AD1L1009, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[10],  ,  , AD1L230);


--DD1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11] at FF_X9_Y6_N20
--register power-up is low

DD1_readdata[11] = DFFEAS(DD1L38, GLOBAL(A1L23),  ,  ,  , EE1_q_a[11],  ,  , !DD1_address[8]);


--EC2_data_reg[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[11] at FF_X11_Y5_N25
--register power-up is low

EC2_data_reg[11] = DFFEAS(XB2L30, GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  , EC2_use_reg,  );


--AD1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11] at FF_X12_Y8_N11
--register power-up is low

AD1_d_writedata[11] = DFFEAS(AD1L1011, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[11],  ,  , AD1L230);


--DD1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12] at FF_X9_Y6_N4
--register power-up is low

DD1_readdata[12] = DFFEAS(DD1L40, GLOBAL(A1L23),  ,  ,  , EE1_q_a[12],  ,  , !DD1_address[8]);


--EC2_data_reg[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[12] at FF_X11_Y6_N38
--register power-up is low

EC2_data_reg[12] = DFFEAS(XB2L31, GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  , EC2_use_reg,  );


--AD1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12] at FF_X12_Y8_N41
--register power-up is low

AD1_d_writedata[12] = DFFEAS(AD1L1013, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[12],  ,  , AD1L230);


--DD1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13] at FF_X9_Y6_N58
--register power-up is low

DD1_readdata[13] = DFFEAS(DD1L42, GLOBAL(A1L23),  ,  ,  , EE1_q_a[13],  ,  , !DD1_address[8]);


--EC2_data_reg[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[13] at FF_X11_Y5_N11
--register power-up is low

EC2_data_reg[13] = DFFEAS(XB2L32, GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  , EC2_use_reg,  );


--AD1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13] at FF_X12_Y8_N47
--register power-up is low

AD1_d_writedata[13] = DFFEAS(AD1L1015, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[13],  ,  , AD1L230);


--DD1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14] at FF_X9_Y6_N49
--register power-up is low

DD1_readdata[14] = DFFEAS(DD1L44, GLOBAL(A1L23),  ,  ,  , EE1_q_a[14],  ,  , !DD1_address[8]);


--EC2_data_reg[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[14] at FF_X11_Y6_N8
--register power-up is low

EC2_data_reg[14] = DFFEAS(XB2L33, GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  , EC2_use_reg,  );


--AD1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14] at FF_X12_Y8_N44
--register power-up is low

AD1_d_writedata[14] = DFFEAS(AD1L1017, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[14],  ,  , AD1L230);


--DD1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15] at FF_X9_Y6_N52
--register power-up is low

DD1_readdata[15] = DFFEAS(DD1L46, GLOBAL(A1L23),  ,  ,  , EE1_q_a[15],  ,  , !DD1_address[8]);


--EC2_data_reg[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[15] at FF_X11_Y6_N11
--register power-up is low

EC2_data_reg[15] = DFFEAS(XB2L34, GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  , EC2_use_reg,  );


--AD1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15] at FF_X12_Y8_N5
--register power-up is low

AD1_d_writedata[15] = DFFEAS(AD1L1019, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[15],  ,  , AD1L230);


--DD1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16] at FF_X13_Y7_N5
--register power-up is low

DD1_readdata[16] = DFFEAS(DD1L48, GLOBAL(A1L23),  ,  ,  , EE1_q_a[16],  ,  , !DD1_address[8]);


--DD1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1] at FF_X9_Y4_N46
--register power-up is low

DD1_readdata[1] = DFFEAS(DD1L78, GLOBAL(A1L23),  ,  ,  , EE1_q_a[1],  ,  , !DD1_address[8]);


--EC2_data_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[1] at FF_X11_Y6_N2
--register power-up is low

EC2_data_reg[1] = DFFEAS(XB2L35, GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  , EC2_use_reg,  );


--DD1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2] at FF_X9_Y4_N13
--register power-up is low

DD1_readdata[2] = DFFEAS(DD1L79, GLOBAL(A1L23),  ,  ,  , EE1_q_a[2],  ,  , !DD1_address[8]);


--EC2_data_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[2] at FF_X11_Y5_N7
--register power-up is low

EC2_data_reg[2] = DFFEAS(XB2L36, GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  , EC2_use_reg,  );


--DD1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3] at FF_X9_Y4_N52
--register power-up is low

DD1_readdata[3] = DFFEAS(DD1L80, GLOBAL(A1L23),  ,  ,  , EE1_q_a[3],  ,  , !DD1_address[8]);


--EC2_data_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[3] at FF_X11_Y6_N5
--register power-up is low

EC2_data_reg[3] = DFFEAS(XB2L37, GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  , EC2_use_reg,  );


--DD1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4] at FF_X10_Y6_N22
--register power-up is low

DD1_readdata[4] = DFFEAS(DD1L24, GLOBAL(A1L23),  ,  ,  , EE1_q_a[4],  ,  , !DD1_address[8]);


--EC2_data_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[4] at FF_X11_Y6_N22
--register power-up is low

EC2_data_reg[4] = DFFEAS(XB2L38, GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  , EC2_use_reg,  );


--DD1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5] at FF_X9_Y6_N40
--register power-up is low

DD1_readdata[5] = DFFEAS(DD1L26, GLOBAL(A1L23),  ,  ,  , EE1_q_a[5],  ,  , !DD1_address[8]);


--EC2_data_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[5] at FF_X12_Y4_N35
--register power-up is low

EC2_data_reg[5] = DFFEAS(XB2L39, GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  , EC2_use_reg,  );


--DD1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9] at FF_X9_Y6_N1
--register power-up is low

DD1_readdata[9] = DFFEAS(DD1L34, GLOBAL(A1L23),  ,  ,  , EE1_q_a[9],  ,  , !DD1_address[8]);


--DD1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10] at FF_X10_Y6_N4
--register power-up is low

DD1_readdata[10] = DFFEAS(DD1L36, GLOBAL(A1L23),  ,  ,  , EE1_q_a[10],  ,  , !DD1_address[8]);


--DD1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8] at FF_X7_Y6_N13
--register power-up is low

DD1_readdata[8] = DFFEAS(DD1L32, GLOBAL(A1L23),  ,  ,  , EE1_q_a[8],  ,  , !DD1_address[8]);


--AD1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17] at FF_X18_Y10_N10
--register power-up is low

AD1_E_shift_rot_result[17] = DFFEAS(AD1L456, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[17],  ,  , AD1_E_new_inst);


--DD1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18] at FF_X9_Y6_N55
--register power-up is low

DD1_readdata[18] = DFFEAS(DD1L52, GLOBAL(A1L23),  ,  ,  , EE1_q_a[18],  ,  , !DD1_address[8]);


--DD1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20] at FF_X9_Y6_N46
--register power-up is low

DD1_readdata[20] = DFFEAS(DD1L56, GLOBAL(A1L23),  ,  ,  , EE1_q_a[20],  ,  , !DD1_address[8]);


--DD1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19] at FF_X9_Y6_N43
--register power-up is low

DD1_readdata[19] = DFFEAS(DD1L54, GLOBAL(A1L23),  ,  ,  , EE1_q_a[19],  ,  , !DD1_address[8]);


--DD1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17] at FF_X13_Y7_N23
--register power-up is low

DD1_readdata[17] = DFFEAS(DD1L50, GLOBAL(A1L23),  ,  ,  , EE1_q_a[17],  ,  , !DD1_address[8]);


--DD1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6] at FF_X10_Y6_N55
--register power-up is low

DD1_readdata[6] = DFFEAS(DD1L28, GLOBAL(A1L23),  ,  ,  , EE1_q_a[6],  ,  , !DD1_address[8]);


--DD1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7] at FF_X9_Y6_N22
--register power-up is low

DD1_readdata[7] = DFFEAS(DD1L30, GLOBAL(A1L23),  ,  ,  , EE1_q_a[7],  ,  , !DD1_address[8]);


--WD1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17] at FF_X2_Y4_N41
--register power-up is low

WD1_sr[17] = DFFEAS(WD1L66, A1L5,  ,  , WD1L30,  ,  , WD1L31,  );


--TD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] at FF_X6_Y5_N56
--register power-up is low

TD1_MonAReg[10] = DFFEAS(TD1L3, GLOBAL(A1L23),  ,  , VD1L70, VD1_jdo[17],  ,  , VD1_take_action_ocimem_a);


--TD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 at MLABCELL_X6_Y5_N21
TD1L19_adder_eqn = ( TD1_MonAReg[9] ) + ( GND ) + ( TD1L36 );
TD1L19 = SUM(TD1L19_adder_eqn);

--TD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18 at MLABCELL_X6_Y5_N21
TD1L20_adder_eqn = ( TD1_MonAReg[9] ) + ( GND ) + ( TD1L36 );
TD1L20 = CARRY(TD1L20_adder_eqn);


--AC2_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[2] at M10K_X5_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[2]_PORT_A_data_in = BUS(AD1_d_writedata[2], AD1_d_writedata[3]);
AC2_av_readdata_pre[2]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[2]_PORT_A_data_in, AC2_av_readdata_pre[2]_clock_0, , , );
AC2_av_readdata_pre[2]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[2]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[2]_PORT_A_address, AC2_av_readdata_pre[2]_clock_0, , , );
AC2_av_readdata_pre[2]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[2]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[2]_PORT_A_write_enable, AC2_av_readdata_pre[2]_clock_0, , , );
AC2_av_readdata_pre[2]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[2]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[2]_PORT_A_read_enable, AC2_av_readdata_pre[2]_clock_0, , , );
AC2_av_readdata_pre[2]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[2]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[2]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[2]_PORT_A_data_in_reg, , AC2_av_readdata_pre[2]_PORT_A_address_reg, , AC2_av_readdata_pre[2]_PORT_A_write_enable_reg, AC2_av_readdata_pre[2]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[2]_clock_0, , , , , , AC2_av_readdata_pre[2]_clear_0, );
AC2_av_readdata_pre[2]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[2]_PORT_A_data_out, AC2_av_readdata_pre[2]_clock_0, AC2_av_readdata_pre[2]_clear_0, , );
AC2_av_readdata_pre[2] = AC2_av_readdata_pre[2]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[3] at M10K_X5_Y8_N0
AC2_av_readdata_pre[2]_PORT_A_data_in = BUS(AD1_d_writedata[2], AD1_d_writedata[3]);
AC2_av_readdata_pre[2]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[2]_PORT_A_data_in, AC2_av_readdata_pre[2]_clock_0, , , );
AC2_av_readdata_pre[2]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[2]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[2]_PORT_A_address, AC2_av_readdata_pre[2]_clock_0, , , );
AC2_av_readdata_pre[2]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[2]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[2]_PORT_A_write_enable, AC2_av_readdata_pre[2]_clock_0, , , );
AC2_av_readdata_pre[2]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[2]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[2]_PORT_A_read_enable, AC2_av_readdata_pre[2]_clock_0, , , );
AC2_av_readdata_pre[2]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[2]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[2]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[2]_PORT_A_data_in_reg, , AC2_av_readdata_pre[2]_PORT_A_address_reg, , AC2_av_readdata_pre[2]_PORT_A_write_enable_reg, AC2_av_readdata_pre[2]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[2]_clock_0, , , , , , AC2_av_readdata_pre[2]_clear_0, );
AC2_av_readdata_pre[2]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[2]_PORT_A_data_out, AC2_av_readdata_pre[2]_clock_0, AC2_av_readdata_pre[2]_clear_0, , );
AC2_av_readdata_pre[3] = AC2_av_readdata_pre[2]_PORT_A_data_out_reg[1];


--AC2_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[4] at M10K_X26_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[4]_PORT_A_data_in = BUS(AD1_d_writedata[4], AD1_d_writedata[5]);
AC2_av_readdata_pre[4]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[4]_PORT_A_data_in, AC2_av_readdata_pre[4]_clock_0, , , );
AC2_av_readdata_pre[4]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[4]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[4]_PORT_A_address, AC2_av_readdata_pre[4]_clock_0, , , );
AC2_av_readdata_pre[4]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[4]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[4]_PORT_A_write_enable, AC2_av_readdata_pre[4]_clock_0, , , );
AC2_av_readdata_pre[4]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[4]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[4]_PORT_A_read_enable, AC2_av_readdata_pre[4]_clock_0, , , );
AC2_av_readdata_pre[4]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[4]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[4]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[4]_PORT_A_data_in_reg, , AC2_av_readdata_pre[4]_PORT_A_address_reg, , AC2_av_readdata_pre[4]_PORT_A_write_enable_reg, AC2_av_readdata_pre[4]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[4]_clock_0, , , , , , AC2_av_readdata_pre[4]_clear_0, );
AC2_av_readdata_pre[4]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[4]_PORT_A_data_out, AC2_av_readdata_pre[4]_clock_0, AC2_av_readdata_pre[4]_clear_0, , );
AC2_av_readdata_pre[4] = AC2_av_readdata_pre[4]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[5] at M10K_X26_Y6_N0
AC2_av_readdata_pre[4]_PORT_A_data_in = BUS(AD1_d_writedata[4], AD1_d_writedata[5]);
AC2_av_readdata_pre[4]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[4]_PORT_A_data_in, AC2_av_readdata_pre[4]_clock_0, , , );
AC2_av_readdata_pre[4]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[4]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[4]_PORT_A_address, AC2_av_readdata_pre[4]_clock_0, , , );
AC2_av_readdata_pre[4]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[4]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[4]_PORT_A_write_enable, AC2_av_readdata_pre[4]_clock_0, , , );
AC2_av_readdata_pre[4]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[4]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[4]_PORT_A_read_enable, AC2_av_readdata_pre[4]_clock_0, , , );
AC2_av_readdata_pre[4]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[4]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[4]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[4]_PORT_A_data_in_reg, , AC2_av_readdata_pre[4]_PORT_A_address_reg, , AC2_av_readdata_pre[4]_PORT_A_write_enable_reg, AC2_av_readdata_pre[4]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[4]_clock_0, , , , , , AC2_av_readdata_pre[4]_clear_0, );
AC2_av_readdata_pre[4]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[4]_PORT_A_data_out, AC2_av_readdata_pre[4]_clock_0, AC2_av_readdata_pre[4]_clear_0, , );
AC2_av_readdata_pre[5] = AC2_av_readdata_pre[4]_PORT_A_data_out_reg[1];


--AC2_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[6] at M10K_X5_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[6]_PORT_A_data_in = BUS(AD1_d_writedata[6], AD1_d_writedata[7]);
AC2_av_readdata_pre[6]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[6]_PORT_A_data_in, AC2_av_readdata_pre[6]_clock_0, , , );
AC2_av_readdata_pre[6]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[6]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[6]_PORT_A_address, AC2_av_readdata_pre[6]_clock_0, , , );
AC2_av_readdata_pre[6]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[6]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[6]_PORT_A_write_enable, AC2_av_readdata_pre[6]_clock_0, , , );
AC2_av_readdata_pre[6]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[6]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[6]_PORT_A_read_enable, AC2_av_readdata_pre[6]_clock_0, , , );
AC2_av_readdata_pre[6]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[6]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[6]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[6]_PORT_A_data_in_reg, , AC2_av_readdata_pre[6]_PORT_A_address_reg, , AC2_av_readdata_pre[6]_PORT_A_write_enable_reg, AC2_av_readdata_pre[6]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[6]_clock_0, , , , , , AC2_av_readdata_pre[6]_clear_0, );
AC2_av_readdata_pre[6]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[6]_PORT_A_data_out, AC2_av_readdata_pre[6]_clock_0, AC2_av_readdata_pre[6]_clear_0, , );
AC2_av_readdata_pre[6] = AC2_av_readdata_pre[6]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[7] at M10K_X5_Y4_N0
AC2_av_readdata_pre[6]_PORT_A_data_in = BUS(AD1_d_writedata[6], AD1_d_writedata[7]);
AC2_av_readdata_pre[6]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[6]_PORT_A_data_in, AC2_av_readdata_pre[6]_clock_0, , , );
AC2_av_readdata_pre[6]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[6]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[6]_PORT_A_address, AC2_av_readdata_pre[6]_clock_0, , , );
AC2_av_readdata_pre[6]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[6]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[6]_PORT_A_write_enable, AC2_av_readdata_pre[6]_clock_0, , , );
AC2_av_readdata_pre[6]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[6]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[6]_PORT_A_read_enable, AC2_av_readdata_pre[6]_clock_0, , , );
AC2_av_readdata_pre[6]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[6]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[6]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[6]_PORT_A_data_in_reg, , AC2_av_readdata_pre[6]_PORT_A_address_reg, , AC2_av_readdata_pre[6]_PORT_A_write_enable_reg, AC2_av_readdata_pre[6]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[6]_clock_0, , , , , , AC2_av_readdata_pre[6]_clear_0, );
AC2_av_readdata_pre[6]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[6]_PORT_A_data_out, AC2_av_readdata_pre[6]_clock_0, AC2_av_readdata_pre[6]_clear_0, , );
AC2_av_readdata_pre[7] = AC2_av_readdata_pre[6]_PORT_A_data_out_reg[1];


--EB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0] at M10K_X5_Y3_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
EB1_rdata[0] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L26, U1L83, U1_fifo_wr, AB1_r_sync_rst, AD1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, AD1_d_writedata[1], AD1_d_writedata[2], AD1_d_writedata[3], AD1_d_writedata[4], AD1_d_writedata[5], AD1_d_writedata[6], AD1_d_writedata[7]);

--EB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7] at M10K_X5_Y3_N0
EB1_rdata[7] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L26, U1L83, U1_fifo_wr, AB1_r_sync_rst, AD1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, AD1_d_writedata[1], AD1_d_writedata[2], AD1_d_writedata[3], AD1_d_writedata[4], AD1_d_writedata[5], AD1_d_writedata[6], AD1_d_writedata[7]);

--EB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6] at M10K_X5_Y3_N0
EB1_rdata[6] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L26, U1L83, U1_fifo_wr, AB1_r_sync_rst, AD1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, AD1_d_writedata[1], AD1_d_writedata[2], AD1_d_writedata[3], AD1_d_writedata[4], AD1_d_writedata[5], AD1_d_writedata[6], AD1_d_writedata[7]);

--EB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5] at M10K_X5_Y3_N0
EB1_rdata[5] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L26, U1L83, U1_fifo_wr, AB1_r_sync_rst, AD1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, AD1_d_writedata[1], AD1_d_writedata[2], AD1_d_writedata[3], AD1_d_writedata[4], AD1_d_writedata[5], AD1_d_writedata[6], AD1_d_writedata[7]);

--EB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4] at M10K_X5_Y3_N0
EB1_rdata[4] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L26, U1L83, U1_fifo_wr, AB1_r_sync_rst, AD1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, AD1_d_writedata[1], AD1_d_writedata[2], AD1_d_writedata[3], AD1_d_writedata[4], AD1_d_writedata[5], AD1_d_writedata[6], AD1_d_writedata[7]);

--EB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3] at M10K_X5_Y3_N0
EB1_rdata[3] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L26, U1L83, U1_fifo_wr, AB1_r_sync_rst, AD1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, AD1_d_writedata[1], AD1_d_writedata[2], AD1_d_writedata[3], AD1_d_writedata[4], AD1_d_writedata[5], AD1_d_writedata[6], AD1_d_writedata[7]);

--EB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2] at M10K_X5_Y3_N0
EB1_rdata[2] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L26, U1L83, U1_fifo_wr, AB1_r_sync_rst, AD1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, AD1_d_writedata[1], AD1_d_writedata[2], AD1_d_writedata[3], AD1_d_writedata[4], AD1_d_writedata[5], AD1_d_writedata[6], AD1_d_writedata[7]);

--EB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1] at M10K_X5_Y3_N0
EB1_rdata[1] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, EB1L26, U1L83, U1_fifo_wr, AB1_r_sync_rst, AD1_d_writedata[0], QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5], QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5], GND, GND, GND, GND, AD1_d_writedata[1], AD1_d_writedata[2], AD1_d_writedata[3], AD1_d_writedata[4], AD1_d_writedata[5], AD1_d_writedata[6], AD1_d_writedata[7]);


--EB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6] at FF_X2_Y1_N19
--register power-up is low

EB1_count[6] = AMPP_FUNCTION(A1L5, EB1L13, !N1_clr_reg, !Q1_state[4], EB1L65);


--WD1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25] at FF_X2_Y4_N59
--register power-up is low

WD1_sr[25] = DFFEAS(WD1L67, A1L5,  ,  , WD1L30,  ,  , WD1L31,  );


--WD1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5] at FF_X3_Y4_N29
--register power-up is low

WD1_sr[5] = DFFEAS(WD1L68, A1L5,  ,  , WD1L16,  ,  , WD1L15,  );


--JD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] at FF_X4_Y4_N2
--register power-up is low

JD1_break_readreg[3] = DFFEAS(JD1L7, GLOBAL(A1L23),  ,  , JD1L13,  ,  , JD1L14,  );


--WD1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26] at FF_X6_Y3_N2
--register power-up is low

WD1_sr[26] = DFFEAS(WD1L69, A1L5,  ,  , WD1L30,  ,  , WD1L31,  );


--WD1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28] at FF_X6_Y3_N8
--register power-up is low

WD1_sr[28] = DFFEAS(WD1L70, A1L5,  ,  , WD1L30,  ,  , WD1L31,  );


--WD1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27] at FF_X6_Y3_N53
--register power-up is low

WD1_sr[27] = DFFEAS(WD1L71, A1L5,  ,  , WD1L30,  ,  , WD1L31,  );


--TD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 at MLABCELL_X6_Y5_N9
TD1L23_adder_eqn = ( TD1_MonAReg[5] ) + ( GND ) + ( TD1L12 );
TD1L23 = SUM(TD1L23_adder_eqn);

--TD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22 at MLABCELL_X6_Y5_N9
TD1L24_adder_eqn = ( TD1_MonAReg[5] ) + ( GND ) + ( TD1L12 );
TD1L24 = CARRY(TD1L24_adder_eqn);


--TD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 at MLABCELL_X6_Y5_N12
TD1L27_adder_eqn = ( TD1_MonAReg[6] ) + ( GND ) + ( TD1L24 );
TD1L27 = SUM(TD1L27_adder_eqn);

--TD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26 at MLABCELL_X6_Y5_N12
TD1L28_adder_eqn = ( TD1_MonAReg[6] ) + ( GND ) + ( TD1L24 );
TD1L28 = CARRY(TD1L28_adder_eqn);


--TD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 at MLABCELL_X6_Y5_N15
TD1L31_adder_eqn = ( TD1_MonAReg[7] ) + ( GND ) + ( TD1L28 );
TD1L31 = SUM(TD1L31_adder_eqn);

--TD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30 at MLABCELL_X6_Y5_N15
TD1L32_adder_eqn = ( TD1_MonAReg[7] ) + ( GND ) + ( TD1L28 );
TD1L32 = CARRY(TD1L32_adder_eqn);


--TD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 at MLABCELL_X6_Y5_N18
TD1L35_adder_eqn = ( TD1_MonAReg[8] ) + ( GND ) + ( TD1L32 );
TD1L35 = SUM(TD1L35_adder_eqn);

--TD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34 at MLABCELL_X6_Y5_N18
TD1L36_adder_eqn = ( TD1_MonAReg[8] ) + ( GND ) + ( TD1L32 );
TD1L36 = CARRY(TD1L36_adder_eqn);


--DD1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21] at FF_X13_Y7_N14
--register power-up is low

DD1_readdata[21] = DFFEAS(DD1L58, GLOBAL(A1L23),  ,  ,  , EE1_q_a[21],  ,  , !DD1_address[8]);


--AD1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16] at FF_X12_Y7_N2
--register power-up is low

AD1_d_writedata[16] = DFFEAS(AD1L1021, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[16],  ,  , AD1L557);


--AC2_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[8] at M10K_X14_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[8]_PORT_A_data_in = BUS(AD1_d_writedata[8], AD1_d_writedata[14]);
AC2_av_readdata_pre[8]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[8]_PORT_A_data_in, AC2_av_readdata_pre[8]_clock_0, , , );
AC2_av_readdata_pre[8]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[8]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[8]_PORT_A_address, AC2_av_readdata_pre[8]_clock_0, , , );
AC2_av_readdata_pre[8]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[8]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[8]_PORT_A_write_enable, AC2_av_readdata_pre[8]_clock_0, , , );
AC2_av_readdata_pre[8]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[8]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[8]_PORT_A_read_enable, AC2_av_readdata_pre[8]_clock_0, , , );
AC2_av_readdata_pre[8]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[8]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[8]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[8]_PORT_A_data_in_reg, , AC2_av_readdata_pre[8]_PORT_A_address_reg, , AC2_av_readdata_pre[8]_PORT_A_write_enable_reg, AC2_av_readdata_pre[8]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[8]_clock_0, , , , , , AC2_av_readdata_pre[8]_clear_0, );
AC2_av_readdata_pre[8]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[8]_PORT_A_data_out, AC2_av_readdata_pre[8]_clock_0, AC2_av_readdata_pre[8]_clear_0, , );
AC2_av_readdata_pre[8] = AC2_av_readdata_pre[8]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[14] at M10K_X14_Y6_N0
AC2_av_readdata_pre[8]_PORT_A_data_in = BUS(AD1_d_writedata[8], AD1_d_writedata[14]);
AC2_av_readdata_pre[8]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[8]_PORT_A_data_in, AC2_av_readdata_pre[8]_clock_0, , , );
AC2_av_readdata_pre[8]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[8]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[8]_PORT_A_address, AC2_av_readdata_pre[8]_clock_0, , , );
AC2_av_readdata_pre[8]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[8]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[8]_PORT_A_write_enable, AC2_av_readdata_pre[8]_clock_0, , , );
AC2_av_readdata_pre[8]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[8]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[8]_PORT_A_read_enable, AC2_av_readdata_pre[8]_clock_0, , , );
AC2_av_readdata_pre[8]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[8]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[8]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[8]_PORT_A_data_in_reg, , AC2_av_readdata_pre[8]_PORT_A_address_reg, , AC2_av_readdata_pre[8]_PORT_A_write_enable_reg, AC2_av_readdata_pre[8]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[8]_clock_0, , , , , , AC2_av_readdata_pre[8]_clear_0, );
AC2_av_readdata_pre[8]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[8]_PORT_A_data_out, AC2_av_readdata_pre[8]_clock_0, AC2_av_readdata_pre[8]_clear_0, , );
AC2_av_readdata_pre[14] = AC2_av_readdata_pre[8]_PORT_A_data_out_reg[1];


--AC1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] at FF_X16_Y5_N31
--register power-up is low

AC1_av_readdata_pre[16] = DFFEAS(U1L30, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , RB2_counter_reg_bit[0],  ,  , U1_read_0);


--AD1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0] at FF_X17_Y7_N25
--register power-up is low

AD1_av_ld_byte3_data[0] = DFFEAS(MC1L32, GLOBAL(A1L23), !AB1_r_sync_rst,  , !AD1L983, AD1L876,  ,  , AD1_av_ld_aligning_data);


--AD1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~73 at LABCELL_X17_Y9_N33
AD1L126_adder_eqn = ( AD1_E_src1[30] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[30]) ) + ( AD1L131 );
AD1L126 = SUM(AD1L126_adder_eqn);

--AD1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74 at LABCELL_X17_Y9_N33
AD1L127_adder_eqn = ( AD1_E_src1[30] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[30]) ) + ( AD1L131 );
AD1L127 = CARRY(AD1L127_adder_eqn);


--AD1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3] at FF_X17_Y7_N8
--register power-up is low

AD1_av_ld_byte3_data[3] = DFFEAS(MC1L33, GLOBAL(A1L23), !AB1_r_sync_rst,  , !AD1L983, AD1L876,  ,  , AD1_av_ld_aligning_data);


--AD1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27] at FF_X15_Y11_N4
--register power-up is low

AD1_W_alu_result[27] = DFFEAS(AD1L332, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2] at FF_X17_Y7_N37
--register power-up is low

AD1_av_ld_byte3_data[2] = DFFEAS(MC1L35, GLOBAL(A1L23), !AB1_r_sync_rst,  , !AD1L983, AD1L876,  ,  , AD1_av_ld_aligning_data);


--AD1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26] at FF_X15_Y11_N46
--register power-up is low

AD1_W_alu_result[26] = DFFEAS(AD1L331, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1] at FF_X17_Y7_N19
--register power-up is low

AD1_av_ld_byte3_data[1] = DFFEAS(MC1L37, GLOBAL(A1L23), !AB1_r_sync_rst,  , !AD1L983, AD1L876,  ,  , AD1_av_ld_aligning_data);


--AD1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25] at FF_X16_Y9_N13
--register power-up is low

AD1_W_alu_result[25] = DFFEAS(AD1L330, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7] at FF_X16_Y7_N2
--register power-up is low

AD1_av_ld_byte3_data[7] = DFFEAS(MC1L38, GLOBAL(A1L23), !AB1_r_sync_rst,  , !AD1L983, AD1L876,  ,  , AD1_av_ld_aligning_data);


--AD1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31] at FF_X16_Y9_N46
--register power-up is low

AD1_W_alu_result[31] = DFFEAS(AD1L336, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6] at FF_X17_Y7_N50
--register power-up is low

AD1_av_ld_byte3_data[6] = DFFEAS(MC1L40, GLOBAL(A1L23), !AB1_r_sync_rst,  , !AD1L983, AD1L876,  ,  , AD1_av_ld_aligning_data);


--AD1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30] at FF_X16_Y9_N40
--register power-up is low

AD1_W_alu_result[30] = DFFEAS(AD1L335, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5] at FF_X17_Y7_N31
--register power-up is low

AD1_av_ld_byte3_data[5] = DFFEAS(MC1L42, GLOBAL(A1L23), !AB1_r_sync_rst,  , !AD1L983, AD1L876,  ,  , AD1_av_ld_aligning_data);


--AD1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29] at FF_X16_Y9_N19
--register power-up is low

AD1_W_alu_result[29] = DFFEAS(AD1L334, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4] at FF_X16_Y7_N7
--register power-up is low

AD1_av_ld_byte3_data[4] = DFFEAS(MC1L44, GLOBAL(A1L23), !AB1_r_sync_rst,  , !AD1L983, AD1L876,  ,  , AD1_av_ld_aligning_data);


--AD1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28] at FF_X16_Y9_N49
--register power-up is low

AD1_W_alu_result[28] = DFFEAS(AD1L333, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16] at FF_X15_Y11_N40
--register power-up is low

AD1_W_alu_result[16] = DFFEAS(AD1L321, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15] at FF_X15_Y11_N31
--register power-up is low

AD1_W_alu_result[15] = DFFEAS(AD1L320, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18] at FF_X15_Y11_N25
--register power-up is low

AD1_W_alu_result[18] = DFFEAS(AD1L323, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17] at FF_X15_Y11_N35
--register power-up is low

AD1_W_alu_result[17] = DFFEAS(AD1L322, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20] at FF_X15_Y11_N7
--register power-up is low

AD1_W_alu_result[20] = DFFEAS(AD1L325, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19] at FF_X15_Y11_N49
--register power-up is low

AD1_W_alu_result[19] = DFFEAS(AD1L324, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24] at FF_X16_Y9_N10
--register power-up is low

AD1_W_alu_result[24] = DFFEAS(AD1L329, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23] at FF_X19_Y10_N1
--register power-up is low

AD1_W_alu_result[23] = DFFEAS(AD1L328, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22] at FF_X16_Y9_N16
--register power-up is low

AD1_W_alu_result[22] = DFFEAS(AD1L327, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--AD1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21] at FF_X16_Y9_N7
--register power-up is low

AD1_W_alu_result[21] = DFFEAS(AD1L326, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L337,  );


--U1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1 at LABCELL_X19_Y5_N39
U1L2_adder_eqn = ( !RB2_counter_reg_bit[4] ) + ( GND ) + ( U1L19 );
U1L2 = SUM(U1L2_adder_eqn);

--U1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2 at LABCELL_X19_Y5_N39
U1L3_adder_eqn = ( !RB2_counter_reg_bit[4] ) + ( GND ) + ( U1L19 );
U1L3 = CARRY(U1L3_adder_eqn);


--U1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5 at LABCELL_X19_Y5_N42
U1L6_adder_eqn = ( !RB2_counter_reg_bit[5] ) + ( GND ) + ( U1L3 );
U1L6 = SUM(U1L6_adder_eqn);

--U1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6 at LABCELL_X19_Y5_N42
U1L7_adder_eqn = ( !RB2_counter_reg_bit[5] ) + ( GND ) + ( U1L3 );
U1L7 = CARRY(U1L7_adder_eqn);


--U1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9 at LABCELL_X19_Y5_N45
U1L10_adder_eqn = ( !NB2L7Q ) + ( VCC ) + ( U1L7 );
U1L10 = SUM(U1L10_adder_eqn);

--U1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10 at LABCELL_X19_Y5_N45
U1L11_adder_eqn = ( !NB2L7Q ) + ( VCC ) + ( U1L7 );
U1L11 = CARRY(U1L11_adder_eqn);


--U1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13 at LABCELL_X19_Y5_N48
U1L14_adder_eqn = ( VCC ) + ( GND ) + ( U1L11 );
U1L14 = SUM(U1L14_adder_eqn);


--U1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17 at LABCELL_X19_Y5_N36
U1L18_adder_eqn = ( !RB2_counter_reg_bit[3] ) + ( GND ) + ( U1L27 );
U1L18 = SUM(U1L18_adder_eqn);

--U1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18 at LABCELL_X19_Y5_N36
U1L19_adder_eqn = ( !RB2_counter_reg_bit[3] ) + ( GND ) + ( U1L27 );
U1L19 = CARRY(U1L19_adder_eqn);


--U1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21 at LABCELL_X19_Y5_N30
U1L22_adder_eqn = ( !RB2_counter_reg_bit[0] ) + ( !RB2_counter_reg_bit[1] ) + ( !VCC );
U1L22 = SUM(U1L22_adder_eqn);

--U1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22 at LABCELL_X19_Y5_N30
U1L23_adder_eqn = ( !RB2_counter_reg_bit[0] ) + ( !RB2_counter_reg_bit[1] ) + ( !VCC );
U1L23 = CARRY(U1L23_adder_eqn);


--U1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25 at LABCELL_X19_Y5_N33
U1L26_adder_eqn = ( !RB2_counter_reg_bit[2] ) + ( GND ) + ( U1L23 );
U1L26 = SUM(U1L26_adder_eqn);

--U1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26 at LABCELL_X19_Y5_N33
U1L27_adder_eqn = ( !RB2_counter_reg_bit[2] ) + ( GND ) + ( U1L23 );
U1L27 = CARRY(U1L27_adder_eqn);


--AD1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30] at FF_X18_Y9_N17
--register power-up is low

AD1_E_shift_rot_result[30] = DFFEAS(AD1L469, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[30],  ,  , AD1_E_new_inst);


--AD1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22] at FF_X12_Y7_N5
--register power-up is low

AD1_d_writedata[22] = DFFEAS(AD1L1033, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[22],  ,  , AD1L557);


--WD1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21] at FF_X2_Y4_N29
--register power-up is low

WD1_sr[21] = DFFEAS(WD1L72, A1L5,  ,  , WD1L30,  ,  , WD1L31,  );


--WD1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20] at FF_X2_Y4_N8
--register power-up is low

WD1_sr[20] = DFFEAS(WD1L73, A1L5,  ,  , WD1L30,  ,  , WD1L31,  );


--AD1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23] at FF_X12_Y7_N32
--register power-up is low

AD1_d_writedata[23] = DFFEAS(AD1L1035, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[23],  ,  , AD1L557);


--AD1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17] at FF_X12_Y7_N35
--register power-up is low

AD1_d_writedata[17] = DFFEAS(AD1L1023, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[17],  ,  , AD1L557);


--AD1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18] at FF_X12_Y7_N14
--register power-up is low

AD1_d_writedata[18] = DFFEAS(AD1L1025, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[18],  ,  , AD1L557);


--AD1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19] at FF_X12_Y7_N17
--register power-up is low

AD1_d_writedata[19] = DFFEAS(AD1L1027, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[19],  ,  , AD1L557);


--AD1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20] at FF_X12_Y7_N8
--register power-up is low

AD1_d_writedata[20] = DFFEAS(AD1L1029, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[20],  ,  , AD1L557);


--AD1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21] at FF_X12_Y7_N11
--register power-up is low

AD1_d_writedata[21] = DFFEAS(AD1L1031, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[21],  ,  , AD1L557);


--DD1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27] at FF_X10_Y6_N25
--register power-up is low

DD1_readdata[27] = DFFEAS(DD1L70, GLOBAL(A1L23),  ,  ,  , EE1_q_a[27],  ,  , !DD1_address[8]);


--DD1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28] at FF_X9_Y6_N13
--register power-up is low

DD1_readdata[28] = DFFEAS(DD1L72, GLOBAL(A1L23),  ,  ,  , EE1_q_a[28],  ,  , !DD1_address[8]);


--DD1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29] at FF_X9_Y6_N7
--register power-up is low

DD1_readdata[29] = DFFEAS(DD1L74, GLOBAL(A1L23),  ,  ,  , EE1_q_a[29],  ,  , !DD1_address[8]);


--DD1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30] at FF_X9_Y6_N10
--register power-up is low

DD1_readdata[30] = DFFEAS(DD1L76, GLOBAL(A1L23),  ,  ,  , EE1_q_a[30],  ,  , !DD1_address[8]);


--DD1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31] at FF_X9_Y4_N43
--register power-up is low

DD1_readdata[31] = DFFEAS(HD1L9, GLOBAL(A1L23),  ,  ,  , EE1_q_a[31],  ,  , !DD1_address[8]);


--EE1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8] at M10K_X5_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, TD1L176, TD1L177, TD1L178, , , TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, TD1L192, TD1L193, TD1L194, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L195;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L195;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L159, TD1L161);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[8] = EE1_q_a[8]_PORT_A_data_out[0];

--EE1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31] at M10K_X5_Y6_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, TD1L176, TD1L177, TD1L178, , , TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, TD1L192, TD1L193, TD1L194, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L195;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L195;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L159, TD1L161);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[31] = EE1_q_a[8]_PORT_A_data_out[17];

--EE1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30] at M10K_X5_Y6_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, TD1L176, TD1L177, TD1L178, , , TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, TD1L192, TD1L193, TD1L194, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L195;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L195;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L159, TD1L161);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[30] = EE1_q_a[8]_PORT_A_data_out[16];

--EE1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29] at M10K_X5_Y6_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, TD1L176, TD1L177, TD1L178, , , TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, TD1L192, TD1L193, TD1L194, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L195;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L195;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L159, TD1L161);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[29] = EE1_q_a[8]_PORT_A_data_out[15];

--EE1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28] at M10K_X5_Y6_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, TD1L176, TD1L177, TD1L178, , , TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, TD1L192, TD1L193, TD1L194, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L195;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L195;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L159, TD1L161);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[28] = EE1_q_a[8]_PORT_A_data_out[14];

--EE1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27] at M10K_X5_Y6_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, TD1L176, TD1L177, TD1L178, , , TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, TD1L192, TD1L193, TD1L194, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L195;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L195;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L159, TD1L161);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[27] = EE1_q_a[8]_PORT_A_data_out[13];

--EE1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26] at M10K_X5_Y6_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, TD1L176, TD1L177, TD1L178, , , TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, TD1L192, TD1L193, TD1L194, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L195;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L195;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L159, TD1L161);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[26] = EE1_q_a[8]_PORT_A_data_out[12];

--EE1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25] at M10K_X5_Y6_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, TD1L176, TD1L177, TD1L178, , , TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, TD1L192, TD1L193, TD1L194, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L195;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L195;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L159, TD1L161);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[25] = EE1_q_a[8]_PORT_A_data_out[11];

--EE1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24] at M10K_X5_Y6_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, TD1L176, TD1L177, TD1L178, , , TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, TD1L192, TD1L193, TD1L194, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L195;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L195;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L159, TD1L161);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[24] = EE1_q_a[8]_PORT_A_data_out[10];

--EE1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15] at M10K_X5_Y6_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, TD1L176, TD1L177, TD1L178, , , TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, TD1L192, TD1L193, TD1L194, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L195;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L195;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L159, TD1L161);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[15] = EE1_q_a[8]_PORT_A_data_out[7];

--EE1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14] at M10K_X5_Y6_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, TD1L176, TD1L177, TD1L178, , , TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, TD1L192, TD1L193, TD1L194, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L195;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L195;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L159, TD1L161);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[14] = EE1_q_a[8]_PORT_A_data_out[6];

--EE1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13] at M10K_X5_Y6_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, TD1L176, TD1L177, TD1L178, , , TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, TD1L192, TD1L193, TD1L194, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L195;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L195;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L159, TD1L161);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[13] = EE1_q_a[8]_PORT_A_data_out[5];

--EE1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12] at M10K_X5_Y6_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, TD1L176, TD1L177, TD1L178, , , TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, TD1L192, TD1L193, TD1L194, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L195;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L195;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L159, TD1L161);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[12] = EE1_q_a[8]_PORT_A_data_out[4];

--EE1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11] at M10K_X5_Y6_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, TD1L176, TD1L177, TD1L178, , , TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, TD1L192, TD1L193, TD1L194, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L195;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L195;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L159, TD1L161);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[11] = EE1_q_a[8]_PORT_A_data_out[3];

--EE1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10] at M10K_X5_Y6_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, TD1L176, TD1L177, TD1L178, , , TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, TD1L192, TD1L193, TD1L194, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L195;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L195;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L159, TD1L161);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[10] = EE1_q_a[8]_PORT_A_data_out[2];

--EE1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9] at M10K_X5_Y6_N0
EE1_q_a[8]_PORT_A_data_in = BUS(TD1L171, TD1L172, TD1L173, TD1L174, TD1L175, TD1L176, TD1L177, TD1L178, , , TD1L187, TD1L188, TD1L189, TD1L190, TD1L191, TD1L192, TD1L193, TD1L194, , );
EE1_q_a[8]_PORT_A_data_in_reg = DFFE(EE1_q_a[8]_PORT_A_data_in, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_address = BUS(TD1L150, TD1L151, TD1L152, TD1L153, TD1L154, TD1L155, TD1L156, TD1L157);
EE1_q_a[8]_PORT_A_address_reg = DFFE(EE1_q_a[8]_PORT_A_address, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_write_enable = TD1L195;
EE1_q_a[8]_PORT_A_write_enable_reg = DFFE(EE1_q_a[8]_PORT_A_write_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_read_enable = !TD1L195;
EE1_q_a[8]_PORT_A_read_enable_reg = DFFE(EE1_q_a[8]_PORT_A_read_enable, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_PORT_A_byte_mask = BUS(TD1L159, TD1L161);
EE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(EE1_q_a[8]_PORT_A_byte_mask, EE1_q_a[8]_clock_0, , , EE1_q_a[8]_clock_enable_0);
EE1_q_a[8]_clock_0 = GLOBAL(A1L23);
EE1_q_a[8]_clock_enable_0 = TD1_ociram_reset_req;
EE1_q_a[8]_PORT_A_data_out = MEMORY(EE1_q_a[8]_PORT_A_data_in_reg, , EE1_q_a[8]_PORT_A_address_reg, , EE1_q_a[8]_PORT_A_write_enable_reg, EE1_q_a[8]_PORT_A_read_enable_reg, , , EE1_q_a[8]_PORT_A_byte_mask_reg, , EE1_q_a[8]_clock_0, , EE1_q_a[8]_clock_enable_0, , , , , );
EE1_q_a[9] = EE1_q_a[8]_PORT_A_data_out[1];


--AD1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18] at FF_X18_Y10_N38
--register power-up is low

AD1_E_shift_rot_result[18] = DFFEAS(AD1L457, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1L494Q,  ,  , AD1_E_new_inst);


--AC1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] at FF_X16_Y5_N49
--register power-up is low

AC1_av_readdata_pre[22] = DFFEAS(U1L34, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , NB2_b_full,  ,  , U1_read_0);


--AC1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] at FF_X16_Y5_N47
--register power-up is low

AC1_av_readdata_pre[21] = DFFEAS(U1L38, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , RB2_counter_reg_bit[5],  ,  , U1_read_0);


--AC2_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[12] at M10K_X26_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[12]_PORT_A_data_in = BUS(AD1_d_writedata[12], AD1_d_writedata[13]);
AC2_av_readdata_pre[12]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[12]_PORT_A_data_in, AC2_av_readdata_pre[12]_clock_0, , , );
AC2_av_readdata_pre[12]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[12]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[12]_PORT_A_address, AC2_av_readdata_pre[12]_clock_0, , , );
AC2_av_readdata_pre[12]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[12]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[12]_PORT_A_write_enable, AC2_av_readdata_pre[12]_clock_0, , , );
AC2_av_readdata_pre[12]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[12]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[12]_PORT_A_read_enable, AC2_av_readdata_pre[12]_clock_0, , , );
AC2_av_readdata_pre[12]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[12]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[12]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[12]_PORT_A_data_in_reg, , AC2_av_readdata_pre[12]_PORT_A_address_reg, , AC2_av_readdata_pre[12]_PORT_A_write_enable_reg, AC2_av_readdata_pre[12]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[12]_clock_0, , , , , , AC2_av_readdata_pre[12]_clear_0, );
AC2_av_readdata_pre[12]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[12]_PORT_A_data_out, AC2_av_readdata_pre[12]_clock_0, AC2_av_readdata_pre[12]_clear_0, , );
AC2_av_readdata_pre[12] = AC2_av_readdata_pre[12]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[13] at M10K_X26_Y8_N0
AC2_av_readdata_pre[12]_PORT_A_data_in = BUS(AD1_d_writedata[12], AD1_d_writedata[13]);
AC2_av_readdata_pre[12]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[12]_PORT_A_data_in, AC2_av_readdata_pre[12]_clock_0, , , );
AC2_av_readdata_pre[12]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[12]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[12]_PORT_A_address, AC2_av_readdata_pre[12]_clock_0, , , );
AC2_av_readdata_pre[12]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[12]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[12]_PORT_A_write_enable, AC2_av_readdata_pre[12]_clock_0, , , );
AC2_av_readdata_pre[12]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[12]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[12]_PORT_A_read_enable, AC2_av_readdata_pre[12]_clock_0, , , );
AC2_av_readdata_pre[12]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[12]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[12]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[12]_PORT_A_data_in_reg, , AC2_av_readdata_pre[12]_PORT_A_address_reg, , AC2_av_readdata_pre[12]_PORT_A_write_enable_reg, AC2_av_readdata_pre[12]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[12]_clock_0, , , , , , AC2_av_readdata_pre[12]_clear_0, );
AC2_av_readdata_pre[12]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[12]_PORT_A_data_out, AC2_av_readdata_pre[12]_clock_0, AC2_av_readdata_pre[12]_clear_0, , );
AC2_av_readdata_pre[13] = AC2_av_readdata_pre[12]_PORT_A_data_out_reg[1];


--AC1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] at FF_X16_Y5_N44
--register power-up is low

AC1_av_readdata_pre[20] = DFFEAS(U1L42, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , RB2_counter_reg_bit[4],  ,  , U1_read_0);


--AC1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] at FF_X16_Y5_N40
--register power-up is low

AC1_av_readdata_pre[19] = DFFEAS(U1L46, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , RB2_counter_reg_bit[3],  ,  , U1_read_0);


--AC2_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[10] at M10K_X26_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[10]_PORT_A_data_in = BUS(AD1_d_writedata[10], AD1_d_writedata[11]);
AC2_av_readdata_pre[10]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[10]_PORT_A_data_in, AC2_av_readdata_pre[10]_clock_0, , , );
AC2_av_readdata_pre[10]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[10]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[10]_PORT_A_address, AC2_av_readdata_pre[10]_clock_0, , , );
AC2_av_readdata_pre[10]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[10]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[10]_PORT_A_write_enable, AC2_av_readdata_pre[10]_clock_0, , , );
AC2_av_readdata_pre[10]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[10]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[10]_PORT_A_read_enable, AC2_av_readdata_pre[10]_clock_0, , , );
AC2_av_readdata_pre[10]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[10]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[10]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[10]_PORT_A_data_in_reg, , AC2_av_readdata_pre[10]_PORT_A_address_reg, , AC2_av_readdata_pre[10]_PORT_A_write_enable_reg, AC2_av_readdata_pre[10]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[10]_clock_0, , , , , , AC2_av_readdata_pre[10]_clear_0, );
AC2_av_readdata_pre[10]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[10]_PORT_A_data_out, AC2_av_readdata_pre[10]_clock_0, AC2_av_readdata_pre[10]_clear_0, , );
AC2_av_readdata_pre[10] = AC2_av_readdata_pre[10]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[11] at M10K_X26_Y2_N0
AC2_av_readdata_pre[10]_PORT_A_data_in = BUS(AD1_d_writedata[10], AD1_d_writedata[11]);
AC2_av_readdata_pre[10]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[10]_PORT_A_data_in, AC2_av_readdata_pre[10]_clock_0, , , );
AC2_av_readdata_pre[10]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[10]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[10]_PORT_A_address, AC2_av_readdata_pre[10]_clock_0, , , );
AC2_av_readdata_pre[10]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[10]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[10]_PORT_A_write_enable, AC2_av_readdata_pre[10]_clock_0, , , );
AC2_av_readdata_pre[10]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[10]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[10]_PORT_A_read_enable, AC2_av_readdata_pre[10]_clock_0, , , );
AC2_av_readdata_pre[10]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[10]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[10]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[10]_PORT_A_data_in_reg, , AC2_av_readdata_pre[10]_PORT_A_address_reg, , AC2_av_readdata_pre[10]_PORT_A_write_enable_reg, AC2_av_readdata_pre[10]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[10]_clock_0, , , , , , AC2_av_readdata_pre[10]_clear_0, );
AC2_av_readdata_pre[10]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[10]_PORT_A_data_out, AC2_av_readdata_pre[10]_clock_0, AC2_av_readdata_pre[10]_clear_0, , );
AC2_av_readdata_pre[11] = AC2_av_readdata_pre[10]_PORT_A_data_out_reg[1];


--AC1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] at FF_X16_Y5_N37
--register power-up is low

AC1_av_readdata_pre[18] = DFFEAS(U1L50, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , RB2_counter_reg_bit[2],  ,  , U1_read_0);


--AC2_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[9] at M10K_X26_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[9]_PORT_A_data_in = BUS(AD1_d_writedata[9], AD1_d_writedata[15]);
AC2_av_readdata_pre[9]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[9]_PORT_A_data_in, AC2_av_readdata_pre[9]_clock_0, , , );
AC2_av_readdata_pre[9]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[9]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[9]_PORT_A_address, AC2_av_readdata_pre[9]_clock_0, , , );
AC2_av_readdata_pre[9]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[9]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[9]_PORT_A_write_enable, AC2_av_readdata_pre[9]_clock_0, , , );
AC2_av_readdata_pre[9]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[9]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[9]_PORT_A_read_enable, AC2_av_readdata_pre[9]_clock_0, , , );
AC2_av_readdata_pre[9]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[9]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[9]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[9]_PORT_A_data_in_reg, , AC2_av_readdata_pre[9]_PORT_A_address_reg, , AC2_av_readdata_pre[9]_PORT_A_write_enable_reg, AC2_av_readdata_pre[9]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[9]_clock_0, , , , , , AC2_av_readdata_pre[9]_clear_0, );
AC2_av_readdata_pre[9]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[9]_PORT_A_data_out, AC2_av_readdata_pre[9]_clock_0, AC2_av_readdata_pre[9]_clear_0, , );
AC2_av_readdata_pre[9] = AC2_av_readdata_pre[9]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[15] at M10K_X26_Y4_N0
AC2_av_readdata_pre[9]_PORT_A_data_in = BUS(AD1_d_writedata[9], AD1_d_writedata[15]);
AC2_av_readdata_pre[9]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[9]_PORT_A_data_in, AC2_av_readdata_pre[9]_clock_0, , , );
AC2_av_readdata_pre[9]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[9]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[9]_PORT_A_address, AC2_av_readdata_pre[9]_clock_0, , , );
AC2_av_readdata_pre[9]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[9]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[9]_PORT_A_write_enable, AC2_av_readdata_pre[9]_clock_0, , , );
AC2_av_readdata_pre[9]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[9]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[9]_PORT_A_read_enable, AC2_av_readdata_pre[9]_clock_0, , , );
AC2_av_readdata_pre[9]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[9]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[9]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[9]_PORT_A_data_in_reg, , AC2_av_readdata_pre[9]_PORT_A_address_reg, , AC2_av_readdata_pre[9]_PORT_A_write_enable_reg, AC2_av_readdata_pre[9]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[9]_clock_0, , , , , , AC2_av_readdata_pre[9]_clear_0, );
AC2_av_readdata_pre[9]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[9]_PORT_A_data_out, AC2_av_readdata_pre[9]_clock_0, AC2_av_readdata_pre[9]_clear_0, , );
AC2_av_readdata_pre[15] = AC2_av_readdata_pre[9]_PORT_A_data_out_reg[1];


--AC1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] at FF_X16_Y5_N35
--register power-up is low

AC1_av_readdata_pre[17] = DFFEAS(U1L54, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , RB2_counter_reg_bit[1],  ,  , U1_read_0);


--WD1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18] at FF_X2_Y4_N2
--register power-up is low

WD1_sr[18] = DFFEAS(WD1L74, A1L5,  ,  , WD1L30,  ,  , WD1L31,  );


--JD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] at FF_X4_Y4_N34
--register power-up is low

JD1_break_readreg[16] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L13, VD1_jdo[16],  , JD1L14, VCC);


--TD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] at FF_X8_Y6_N37
--register power-up is low

TD1_MonDReg[16] = DFFEAS(TD1L86, GLOBAL(A1L23),  ,  , TD1L52, EE1_q_a[16],  , TD1L63, !VD1_take_action_ocimem_b);


--QB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at LABCELL_X7_Y3_N30
QB2_counter_comb_bita0_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2_counter_comb_bita0 = SUM(QB2_counter_comb_bita0_adder_eqn);

--QB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at LABCELL_X7_Y3_N30
QB2L3_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2L3 = CARRY(QB2L3_adder_eqn);


--QB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at LABCELL_X7_Y3_N33
QB2_counter_comb_bita1_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( GND ) + ( QB2L3 );
QB2_counter_comb_bita1 = SUM(QB2_counter_comb_bita1_adder_eqn);

--QB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at LABCELL_X7_Y3_N33
QB2L7_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( GND ) + ( QB2L3 );
QB2L7 = CARRY(QB2L7_adder_eqn);


--QB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at LABCELL_X7_Y3_N36
QB2_counter_comb_bita2_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( GND ) + ( QB2L7 );
QB2_counter_comb_bita2 = SUM(QB2_counter_comb_bita2_adder_eqn);

--QB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at LABCELL_X7_Y3_N36
QB2L11_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( GND ) + ( QB2L7 );
QB2L11 = CARRY(QB2L11_adder_eqn);


--QB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at LABCELL_X7_Y3_N39
QB2_counter_comb_bita3_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( GND ) + ( QB2L11 );
QB2_counter_comb_bita3 = SUM(QB2_counter_comb_bita3_adder_eqn);

--QB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at LABCELL_X7_Y3_N39
QB2L15_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( GND ) + ( QB2L11 );
QB2L15 = CARRY(QB2L15_adder_eqn);


--QB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at LABCELL_X7_Y3_N42
QB2_counter_comb_bita4_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( GND ) + ( QB2L15 );
QB2_counter_comb_bita4 = SUM(QB2_counter_comb_bita4_adder_eqn);

--QB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at LABCELL_X7_Y3_N42
QB2L19_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( GND ) + ( QB2L15 );
QB2L19 = CARRY(QB2L19_adder_eqn);


--QB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at LABCELL_X7_Y3_N45
QB2_counter_comb_bita5_adder_eqn = ( QB2_counter_reg_bit[5] ) + ( GND ) + ( QB2L19 );
QB2_counter_comb_bita5 = SUM(QB2_counter_comb_bita5_adder_eqn);


--QB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at LABCELL_X7_Y3_N0
QB1_counter_comb_bita0_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1_counter_comb_bita0 = SUM(QB1_counter_comb_bita0_adder_eqn);

--QB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at LABCELL_X7_Y3_N0
QB1L3_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1L3 = CARRY(QB1L3_adder_eqn);


--QB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at LABCELL_X7_Y3_N3
QB1_counter_comb_bita1_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( GND ) + ( QB1L3 );
QB1_counter_comb_bita1 = SUM(QB1_counter_comb_bita1_adder_eqn);

--QB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at LABCELL_X7_Y3_N3
QB1L7_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( GND ) + ( QB1L3 );
QB1L7 = CARRY(QB1L7_adder_eqn);


--QB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at LABCELL_X7_Y3_N6
QB1_counter_comb_bita2_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( GND ) + ( QB1L7 );
QB1_counter_comb_bita2 = SUM(QB1_counter_comb_bita2_adder_eqn);

--QB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at LABCELL_X7_Y3_N6
QB1L11_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( GND ) + ( QB1L7 );
QB1L11 = CARRY(QB1L11_adder_eqn);


--QB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at LABCELL_X7_Y3_N9
QB1_counter_comb_bita3_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( GND ) + ( QB1L11 );
QB1_counter_comb_bita3 = SUM(QB1_counter_comb_bita3_adder_eqn);

--QB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at LABCELL_X7_Y3_N9
QB1L15_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( GND ) + ( QB1L11 );
QB1L15 = CARRY(QB1L15_adder_eqn);


--QB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at LABCELL_X7_Y3_N12
QB1_counter_comb_bita4_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( GND ) + ( QB1L15 );
QB1_counter_comb_bita4 = SUM(QB1_counter_comb_bita4_adder_eqn);

--QB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at LABCELL_X7_Y3_N12
QB1L19_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( GND ) + ( QB1L15 );
QB1L19 = CARRY(QB1L19_adder_eqn);


--QB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at LABCELL_X7_Y3_N15
QB1_counter_comb_bita5_adder_eqn = ( QB1_counter_reg_bit[5] ) + ( GND ) + ( QB1L19 );
QB1_counter_comb_bita5 = SUM(QB1_counter_comb_bita5_adder_eqn);


--RB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X19_Y5_N3
RB2_counter_comb_bita1_adder_eqn = ( RB2_counter_reg_bit[1] ) + ( !U1_wr_rfifo ) + ( RB2L3 );
RB2_counter_comb_bita1 = SUM(RB2_counter_comb_bita1_adder_eqn);

--RB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X19_Y5_N3
RB2L7_adder_eqn = ( RB2_counter_reg_bit[1] ) + ( !U1_wr_rfifo ) + ( RB2L3 );
RB2L7 = CARRY(RB2L7_adder_eqn);


--RB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X19_Y5_N0
RB2_counter_comb_bita0_adder_eqn = ( RB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB2_counter_comb_bita0 = SUM(RB2_counter_comb_bita0_adder_eqn);

--RB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X19_Y5_N0
RB2L3_adder_eqn = ( RB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB2L3 = CARRY(RB2L3_adder_eqn);


--RB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X19_Y5_N15
RB2_counter_comb_bita5_adder_eqn = ( RB2_counter_reg_bit[5] ) + ( !U1_wr_rfifo ) + ( RB2L19 );
RB2_counter_comb_bita5 = SUM(RB2_counter_comb_bita5_adder_eqn);


--RB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X19_Y5_N12
RB2_counter_comb_bita4_adder_eqn = ( RB2_counter_reg_bit[4] ) + ( !U1_wr_rfifo ) + ( RB2L15 );
RB2_counter_comb_bita4 = SUM(RB2_counter_comb_bita4_adder_eqn);

--RB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X19_Y5_N12
RB2L19_adder_eqn = ( RB2_counter_reg_bit[4] ) + ( !U1_wr_rfifo ) + ( RB2L15 );
RB2L19 = CARRY(RB2L19_adder_eqn);


--RB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X19_Y5_N9
RB2_counter_comb_bita3_adder_eqn = ( RB2_counter_reg_bit[3] ) + ( !U1_wr_rfifo ) + ( RB2L11 );
RB2_counter_comb_bita3 = SUM(RB2_counter_comb_bita3_adder_eqn);

--RB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X19_Y5_N9
RB2L15_adder_eqn = ( RB2_counter_reg_bit[3] ) + ( !U1_wr_rfifo ) + ( RB2L11 );
RB2L15 = CARRY(RB2L15_adder_eqn);


--RB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X19_Y5_N6
RB2_counter_comb_bita2_adder_eqn = ( RB2_counter_reg_bit[2] ) + ( !U1_wr_rfifo ) + ( RB2L7 );
RB2_counter_comb_bita2 = SUM(RB2_counter_comb_bita2_adder_eqn);

--RB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X19_Y5_N6
RB2L11_adder_eqn = ( RB2_counter_reg_bit[2] ) + ( !U1_wr_rfifo ) + ( RB2L7 );
RB2L11 = CARRY(RB2L11_adder_eqn);


--EB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5] at FF_X2_Y1_N22
--register power-up is low

EB1_count[5] = AMPP_FUNCTION(A1L5, EB1_count[4], !N1_clr_reg, !Q1_state[4], GND, EB1L65);


--JD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] at FF_X4_Y4_N29
--register power-up is low

JD1_break_readreg[24] = DFFEAS(JD1L41, GLOBAL(A1L23),  ,  , JD1L13,  ,  , JD1L14,  );


--TD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] at FF_X6_Y6_N49
--register power-up is low

TD1_MonDReg[24] = DFFEAS(TD1L103, GLOBAL(A1L23),  ,  , TD1L52, EE1_q_a[24],  , TD1L63, !VD1_take_action_ocimem_b);


--WD1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6] at FF_X3_Y4_N50
--register power-up is low

WD1_sr[6] = DFFEAS(WD1L75, A1L5,  ,  , WD1L16,  ,  , WD1L15,  );


--JD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] at FF_X4_Y4_N4
--register power-up is low

JD1_break_readreg[4] = DFFEAS(JD1L9, GLOBAL(A1L23),  ,  , JD1L13,  ,  , JD1L14,  );


--TD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] at FF_X8_Y6_N10
--register power-up is low

TD1_MonDReg[4] = DFFEAS(TD1L60, GLOBAL(A1L23),  ,  , TD1L52, EE1_q_a[4],  , TD1L63, !VD1_take_action_ocimem_b);


--JD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] at FF_X4_Y4_N1
--register power-up is low

JD1_break_readreg[25] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L13, VD1_jdo[25],  , JD1L14, VCC);


--TD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] at FF_X6_Y6_N8
--register power-up is low

TD1_MonDReg[25] = DFFEAS(TD1L105, GLOBAL(A1L23),  ,  , TD1L52, EE1_q_a[25],  , TD1L63, !VD1_take_action_ocimem_b);


--WD1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29] at FF_X6_Y3_N11
--register power-up is low

WD1_sr[29] = DFFEAS(WD1L76, A1L5,  ,  , WD1L30,  ,  , WD1L31,  );


--JD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] at FF_X4_Y4_N40
--register power-up is low

JD1_break_readreg[27] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L13, VD1_jdo[27],  , JD1L14, VCC);


--TD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] at FF_X6_Y6_N10
--register power-up is low

TD1_MonDReg[27] = DFFEAS(TD1L109, GLOBAL(A1L23),  ,  , TD1L52, EE1_q_a[27],  , TD1L63, !VD1_take_action_ocimem_b);


--JD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] at FF_X4_Y4_N5
--register power-up is low

JD1_break_readreg[26] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L13, VD1_jdo[26],  , JD1L14, VCC);


--TD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] at FF_X6_Y6_N4
--register power-up is low

TD1_MonDReg[26] = DFFEAS(TD1L107, GLOBAL(A1L23),  ,  , TD1L52, EE1_q_a[26],  , TD1L63, !VD1_take_action_ocimem_b);


--WD1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30] at FF_X6_Y3_N56
--register power-up is low

WD1_sr[30] = DFFEAS(WD1L77, A1L5,  ,  , WD1L30,  ,  , WD1L31,  );


--WD1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32] at FF_X2_Y4_N20
--register power-up is low

WD1_sr[32] = DFFEAS(WD1L81, A1L5,  ,  , WD1L30,  ,  , WD1L31,  );


--QB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X15_Y1_N30
QB4_counter_comb_bita0_adder_eqn = ( QB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB4_counter_comb_bita0 = SUM(QB4_counter_comb_bita0_adder_eqn);

--QB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X15_Y1_N30
QB4L3_adder_eqn = ( QB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB4L3 = CARRY(QB4L3_adder_eqn);


--QB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X15_Y1_N33
QB4_counter_comb_bita1_adder_eqn = ( QB4_counter_reg_bit[1] ) + ( GND ) + ( QB4L3 );
QB4_counter_comb_bita1 = SUM(QB4_counter_comb_bita1_adder_eqn);

--QB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X15_Y1_N33
QB4L7_adder_eqn = ( QB4_counter_reg_bit[1] ) + ( GND ) + ( QB4L3 );
QB4L7 = CARRY(QB4L7_adder_eqn);


--QB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X15_Y1_N36
QB4_counter_comb_bita2_adder_eqn = ( QB4_counter_reg_bit[2] ) + ( GND ) + ( QB4L7 );
QB4_counter_comb_bita2 = SUM(QB4_counter_comb_bita2_adder_eqn);

--QB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X15_Y1_N36
QB4L11_adder_eqn = ( QB4_counter_reg_bit[2] ) + ( GND ) + ( QB4L7 );
QB4L11 = CARRY(QB4L11_adder_eqn);


--QB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X15_Y1_N39
QB4_counter_comb_bita3_adder_eqn = ( QB4_counter_reg_bit[3] ) + ( GND ) + ( QB4L11 );
QB4_counter_comb_bita3 = SUM(QB4_counter_comb_bita3_adder_eqn);

--QB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X15_Y1_N39
QB4L15_adder_eqn = ( QB4_counter_reg_bit[3] ) + ( GND ) + ( QB4L11 );
QB4L15 = CARRY(QB4L15_adder_eqn);


--QB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X15_Y1_N42
QB4_counter_comb_bita4_adder_eqn = ( QB4_counter_reg_bit[4] ) + ( GND ) + ( QB4L15 );
QB4_counter_comb_bita4 = SUM(QB4_counter_comb_bita4_adder_eqn);

--QB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X15_Y1_N42
QB4L19_adder_eqn = ( QB4_counter_reg_bit[4] ) + ( GND ) + ( QB4L15 );
QB4L19 = CARRY(QB4L19_adder_eqn);


--QB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X15_Y1_N45
QB4_counter_comb_bita5_adder_eqn = ( QB4_counter_reg_bit[5] ) + ( GND ) + ( QB4L19 );
QB4_counter_comb_bita5 = SUM(QB4_counter_comb_bita5_adder_eqn);


--QB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X15_Y1_N0
QB3_counter_comb_bita0_adder_eqn = ( QB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB3_counter_comb_bita0 = SUM(QB3_counter_comb_bita0_adder_eqn);

--QB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X15_Y1_N0
QB3L3_adder_eqn = ( QB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB3L3 = CARRY(QB3L3_adder_eqn);


--QB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X15_Y1_N3
QB3_counter_comb_bita1_adder_eqn = ( QB3_counter_reg_bit[1] ) + ( GND ) + ( QB3L3 );
QB3_counter_comb_bita1 = SUM(QB3_counter_comb_bita1_adder_eqn);

--QB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X15_Y1_N3
QB3L7_adder_eqn = ( QB3_counter_reg_bit[1] ) + ( GND ) + ( QB3L3 );
QB3L7 = CARRY(QB3L7_adder_eqn);


--QB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X15_Y1_N6
QB3_counter_comb_bita2_adder_eqn = ( QB3_counter_reg_bit[2] ) + ( GND ) + ( QB3L7 );
QB3_counter_comb_bita2 = SUM(QB3_counter_comb_bita2_adder_eqn);

--QB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X15_Y1_N6
QB3L11_adder_eqn = ( QB3_counter_reg_bit[2] ) + ( GND ) + ( QB3L7 );
QB3L11 = CARRY(QB3L11_adder_eqn);


--QB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X15_Y1_N9
QB3_counter_comb_bita3_adder_eqn = ( QB3_counter_reg_bit[3] ) + ( GND ) + ( QB3L11 );
QB3_counter_comb_bita3 = SUM(QB3_counter_comb_bita3_adder_eqn);

--QB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X15_Y1_N9
QB3L15_adder_eqn = ( QB3_counter_reg_bit[3] ) + ( GND ) + ( QB3L11 );
QB3L15 = CARRY(QB3L15_adder_eqn);


--QB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X15_Y1_N12
QB3_counter_comb_bita4_adder_eqn = ( QB3_counter_reg_bit[4] ) + ( GND ) + ( QB3L15 );
QB3_counter_comb_bita4 = SUM(QB3_counter_comb_bita4_adder_eqn);

--QB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X15_Y1_N12
QB3L19_adder_eqn = ( QB3_counter_reg_bit[4] ) + ( GND ) + ( QB3L15 );
QB3L19 = CARRY(QB3L19_adder_eqn);


--QB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X15_Y1_N15
QB3_counter_comb_bita5_adder_eqn = ( QB3_counter_reg_bit[5] ) + ( GND ) + ( QB3L19 );
QB3_counter_comb_bita5 = SUM(QB3_counter_comb_bita5_adder_eqn);


--U1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1 at LABCELL_X16_Y5_N30
U1L30_adder_eqn = ( !RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
U1L30 = SUM(U1L30_adder_eqn);

--U1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2 at LABCELL_X16_Y5_N30
U1L31_adder_eqn = ( !RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
U1L31 = CARRY(U1L31_adder_eqn);


--AC2_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[16] at M10K_X5_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[16]_PORT_A_data_in = BUS(AD1_d_writedata[16], AD1_d_writedata[22]);
AC2_av_readdata_pre[16]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[16]_PORT_A_data_in, AC2_av_readdata_pre[16]_clock_0, , , );
AC2_av_readdata_pre[16]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[16]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[16]_PORT_A_address, AC2_av_readdata_pre[16]_clock_0, , , );
AC2_av_readdata_pre[16]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[16]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[16]_PORT_A_write_enable, AC2_av_readdata_pre[16]_clock_0, , , );
AC2_av_readdata_pre[16]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[16]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[16]_PORT_A_read_enable, AC2_av_readdata_pre[16]_clock_0, , , );
AC2_av_readdata_pre[16]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[16]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[16]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[16]_PORT_A_data_in_reg, , AC2_av_readdata_pre[16]_PORT_A_address_reg, , AC2_av_readdata_pre[16]_PORT_A_write_enable_reg, AC2_av_readdata_pre[16]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[16]_clock_0, , , , , , AC2_av_readdata_pre[16]_clear_0, );
AC2_av_readdata_pre[16]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[16]_PORT_A_data_out, AC2_av_readdata_pre[16]_clock_0, AC2_av_readdata_pre[16]_clear_0, , );
AC2_av_readdata_pre[16] = AC2_av_readdata_pre[16]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[22] at M10K_X5_Y5_N0
AC2_av_readdata_pre[16]_PORT_A_data_in = BUS(AD1_d_writedata[16], AD1_d_writedata[22]);
AC2_av_readdata_pre[16]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[16]_PORT_A_data_in, AC2_av_readdata_pre[16]_clock_0, , , );
AC2_av_readdata_pre[16]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[16]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[16]_PORT_A_address, AC2_av_readdata_pre[16]_clock_0, , , );
AC2_av_readdata_pre[16]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[16]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[16]_PORT_A_write_enable, AC2_av_readdata_pre[16]_clock_0, , , );
AC2_av_readdata_pre[16]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[16]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[16]_PORT_A_read_enable, AC2_av_readdata_pre[16]_clock_0, , , );
AC2_av_readdata_pre[16]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[16]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[16]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[16]_PORT_A_data_in_reg, , AC2_av_readdata_pre[16]_PORT_A_address_reg, , AC2_av_readdata_pre[16]_PORT_A_write_enable_reg, AC2_av_readdata_pre[16]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[16]_clock_0, , , , , , AC2_av_readdata_pre[16]_clear_0, );
AC2_av_readdata_pre[16]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[16]_PORT_A_data_out, AC2_av_readdata_pre[16]_clock_0, AC2_av_readdata_pre[16]_clear_0, , );
AC2_av_readdata_pre[22] = AC2_av_readdata_pre[16]_PORT_A_data_out_reg[1];


--AD1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77 at LABCELL_X17_Y9_N30
AD1L130_adder_eqn = ( AD1_E_src1[29] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[29]) ) + ( AD1L147 );
AD1L130 = SUM(AD1L130_adder_eqn);

--AD1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78 at LABCELL_X17_Y9_N30
AD1L131_adder_eqn = ( AD1_E_src1[29] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[29]) ) + ( AD1L147 );
AD1L131 = CARRY(AD1L131_adder_eqn);


--AD1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27] at FF_X18_Y9_N8
--register power-up is low

AD1_E_shift_rot_result[27] = DFFEAS(AD1L466, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[27],  ,  , AD1_E_new_inst);


--AD1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81 at LABCELL_X17_Y9_N24
AD1L134_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[27]) ) + ( AD1_E_src1[27] ) + ( AD1L139 );
AD1L134 = SUM(AD1L134_adder_eqn);

--AD1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82 at LABCELL_X17_Y9_N24
AD1L135_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[27]) ) + ( AD1_E_src1[27] ) + ( AD1L139 );
AD1L135 = CARRY(AD1L135_adder_eqn);


--AD1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26] at FF_X18_Y9_N41
--register power-up is low

AD1_E_shift_rot_result[26] = DFFEAS(AD1L465, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[26],  ,  , AD1_E_new_inst);


--AD1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85 at LABCELL_X17_Y9_N21
AD1L138_adder_eqn = ( AD1_E_src1[26] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[26]) ) + ( AD1L143 );
AD1L138 = SUM(AD1L138_adder_eqn);

--AD1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86 at LABCELL_X17_Y9_N21
AD1L139_adder_eqn = ( AD1_E_src1[26] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[26]) ) + ( AD1L143 );
AD1L139 = CARRY(AD1L139_adder_eqn);


--AD1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25] at FF_X18_Y9_N58
--register power-up is low

AD1_E_shift_rot_result[25] = DFFEAS(AD1L464, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[25],  ,  , AD1_E_new_inst);


--AD1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89 at LABCELL_X17_Y9_N18
AD1L142_adder_eqn = ( AD1_E_src1[25] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[25]) ) + ( AD1L175 );
AD1L142 = SUM(AD1L142_adder_eqn);

--AD1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90 at LABCELL_X17_Y9_N18
AD1L143_adder_eqn = ( AD1_E_src1[25] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[25]) ) + ( AD1L175 );
AD1L143 = CARRY(AD1L143_adder_eqn);


--AD1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29] at FF_X18_Y9_N13
--register power-up is low

AD1_E_shift_rot_result[29] = DFFEAS(AD1L468, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[29],  ,  , AD1_E_new_inst);


--AD1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28] at FF_X18_Y9_N10
--register power-up is low

AD1_E_shift_rot_result[28] = DFFEAS(AD1L467, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1L505Q,  ,  , AD1_E_new_inst);


--AD1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93 at LABCELL_X17_Y9_N27
AD1L146_adder_eqn = ( AD1L505Q ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[28]) ) + ( AD1L135 );
AD1L146 = SUM(AD1L146_adder_eqn);

--AD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94 at LABCELL_X17_Y9_N27
AD1L147_adder_eqn = ( AD1L505Q ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[28]) ) + ( AD1L135 );
AD1L147 = CARRY(AD1L147_adder_eqn);


--AD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97 at LABCELL_X17_Y10_N51
AD1L150_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[16]) ) + ( AD1_E_src1[16] ) + ( AD1L155 );
AD1L150 = SUM(AD1L150_adder_eqn);

--AD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98 at LABCELL_X17_Y10_N51
AD1L151_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[16]) ) + ( AD1_E_src1[16] ) + ( AD1L155 );
AD1L151 = CARRY(AD1L151_adder_eqn);


--AD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101 at LABCELL_X17_Y10_N48
AD1L154_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[15]) ) + ( AD1L488Q ) + ( AD1L63 );
AD1L154 = SUM(AD1L154_adder_eqn);

--AD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102 at LABCELL_X17_Y10_N48
AD1L155_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[15]) ) + ( AD1L488Q ) + ( AD1L63 );
AD1L155 = CARRY(AD1L155_adder_eqn);


--AD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105 at LABCELL_X17_Y10_N57
AD1L158_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[18]) ) + ( AD1L494Q ) + ( AD1L163 );
AD1L158 = SUM(AD1L158_adder_eqn);

--AD1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106 at LABCELL_X17_Y10_N57
AD1L159_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[18]) ) + ( AD1L494Q ) + ( AD1L163 );
AD1L159 = CARRY(AD1L159_adder_eqn);


--AD1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109 at LABCELL_X17_Y10_N54
AD1L162_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[17]) ) + ( AD1_E_src1[17] ) + ( AD1L151 );
AD1L162 = SUM(AD1L162_adder_eqn);

--AD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110 at LABCELL_X17_Y10_N54
AD1L163_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[17]) ) + ( AD1_E_src1[17] ) + ( AD1L151 );
AD1L163 = CARRY(AD1L163_adder_eqn);


--AD1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20] at FF_X18_Y9_N29
--register power-up is low

AD1_E_shift_rot_result[20] = DFFEAS(AD1L459, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[20],  ,  , AD1_E_new_inst);


--AD1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113 at LABCELL_X17_Y9_N3
AD1L166_adder_eqn = ( AD1_E_src1[20] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[20]) ) + ( AD1L171 );
AD1L166 = SUM(AD1L166_adder_eqn);

--AD1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114 at LABCELL_X17_Y9_N3
AD1L167_adder_eqn = ( AD1_E_src1[20] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[20]) ) + ( AD1L171 );
AD1L167 = CARRY(AD1L167_adder_eqn);


--AD1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19] at FF_X18_Y9_N37
--register power-up is low

AD1_E_shift_rot_result[19] = DFFEAS(AD1L458, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[19],  ,  , AD1_E_new_inst);


--AD1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117 at LABCELL_X17_Y9_N0
AD1L170_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[19]) ) + ( AD1_E_src1[19] ) + ( AD1L159 );
AD1L170 = SUM(AD1L170_adder_eqn);

--AD1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118 at LABCELL_X17_Y9_N0
AD1L171_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[19]) ) + ( AD1_E_src1[19] ) + ( AD1L159 );
AD1L171 = CARRY(AD1L171_adder_eqn);


--AD1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24] at FF_X18_Y9_N56
--register power-up is low

AD1_E_shift_rot_result[24] = DFFEAS(AD1L463, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[24],  ,  , AD1_E_new_inst);


--AD1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121 at LABCELL_X17_Y9_N15
AD1L174_adder_eqn = ( AD1_E_src1[24] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[24]) ) + ( AD1L179 );
AD1L174 = SUM(AD1L174_adder_eqn);

--AD1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122 at LABCELL_X17_Y9_N15
AD1L175_adder_eqn = ( AD1_E_src1[24] ) + ( !AD1_E_alu_sub $ (!AD1_E_src2[24]) ) + ( AD1L179 );
AD1L175 = CARRY(AD1L175_adder_eqn);


--AD1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23] at FF_X18_Y9_N35
--register power-up is low

AD1_E_shift_rot_result[23] = DFFEAS(AD1L462, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[23],  ,  , AD1_E_new_inst);


--AD1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125 at LABCELL_X17_Y9_N12
AD1L178_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[23]) ) + ( AD1_E_src1[23] ) + ( AD1L183 );
AD1L178 = SUM(AD1L178_adder_eqn);

--AD1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126 at LABCELL_X17_Y9_N12
AD1L179_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[23]) ) + ( AD1_E_src1[23] ) + ( AD1L183 );
AD1L179 = CARRY(AD1L179_adder_eqn);


--AD1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22] at FF_X18_Y9_N25
--register power-up is low

AD1_E_shift_rot_result[22] = DFFEAS(AD1L461, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[22],  ,  , AD1_E_new_inst);


--AD1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129 at LABCELL_X17_Y9_N9
AD1L182_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[22]) ) + ( AD1_E_src1[22] ) + ( AD1L187 );
AD1L182 = SUM(AD1L182_adder_eqn);

--AD1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130 at LABCELL_X17_Y9_N9
AD1L183_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[22]) ) + ( AD1_E_src1[22] ) + ( AD1L187 );
AD1L183 = CARRY(AD1L183_adder_eqn);


--AD1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21] at FF_X18_Y9_N31
--register power-up is low

AD1_E_shift_rot_result[21] = DFFEAS(AD1L460, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[21],  ,  , AD1_E_new_inst);


--AD1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133 at LABCELL_X17_Y9_N6
AD1L186_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[21]) ) + ( AD1_E_src1[21] ) + ( AD1L167 );
AD1L186 = SUM(AD1L186_adder_eqn);

--AD1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134 at LABCELL_X17_Y9_N6
AD1L187_adder_eqn = ( !AD1_E_alu_sub $ (!AD1_E_src2[21]) ) + ( AD1_E_src1[21] ) + ( AD1L167 );
AD1L187 = CARRY(AD1L187_adder_eqn);


--RB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at MLABCELL_X15_Y5_N39
RB1_counter_comb_bita3_adder_eqn = ( RB1_counter_reg_bit[3] ) + ( !U1_fifo_wr ) + ( RB1L11 );
RB1_counter_comb_bita3 = SUM(RB1_counter_comb_bita3_adder_eqn);

--RB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at MLABCELL_X15_Y5_N39
RB1L15_adder_eqn = ( RB1_counter_reg_bit[3] ) + ( !U1_fifo_wr ) + ( RB1L11 );
RB1L15 = CARRY(RB1L15_adder_eqn);


--RB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at MLABCELL_X15_Y5_N30
RB1_counter_comb_bita0_adder_eqn = ( RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB1_counter_comb_bita0 = SUM(RB1_counter_comb_bita0_adder_eqn);

--RB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at MLABCELL_X15_Y5_N30
RB1L3_adder_eqn = ( RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB1L3 = CARRY(RB1L3_adder_eqn);


--RB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at MLABCELL_X15_Y5_N36
RB1_counter_comb_bita2_adder_eqn = ( RB1_counter_reg_bit[2] ) + ( !U1_fifo_wr ) + ( RB1L7 );
RB1_counter_comb_bita2 = SUM(RB1_counter_comb_bita2_adder_eqn);

--RB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at MLABCELL_X15_Y5_N36
RB1L11_adder_eqn = ( RB1_counter_reg_bit[2] ) + ( !U1_fifo_wr ) + ( RB1L7 );
RB1L11 = CARRY(RB1L11_adder_eqn);


--RB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at MLABCELL_X15_Y5_N33
RB1_counter_comb_bita1_adder_eqn = ( RB1_counter_reg_bit[1] ) + ( !U1_fifo_wr ) + ( RB1L3 );
RB1_counter_comb_bita1 = SUM(RB1_counter_comb_bita1_adder_eqn);

--RB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at MLABCELL_X15_Y5_N33
RB1L7_adder_eqn = ( RB1_counter_reg_bit[1] ) + ( !U1_fifo_wr ) + ( RB1L3 );
RB1L7 = CARRY(RB1L7_adder_eqn);


--RB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at MLABCELL_X15_Y5_N45
RB1_counter_comb_bita5_adder_eqn = ( RB1_counter_reg_bit[5] ) + ( !U1_fifo_wr ) + ( RB1L19 );
RB1_counter_comb_bita5 = SUM(RB1_counter_comb_bita5_adder_eqn);


--RB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at MLABCELL_X15_Y5_N42
RB1_counter_comb_bita4_adder_eqn = ( RB1_counter_reg_bit[4] ) + ( !U1_fifo_wr ) + ( RB1L15 );
RB1_counter_comb_bita4 = SUM(RB1_counter_comb_bita4_adder_eqn);

--RB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at MLABCELL_X15_Y5_N42
RB1L19_adder_eqn = ( RB1_counter_reg_bit[4] ) + ( !U1_fifo_wr ) + ( RB1L15 );
RB1L19 = CARRY(RB1L19_adder_eqn);


--TD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] at FF_X8_Y6_N49
--register power-up is low

TD1_MonDReg[22] = DFFEAS(TD1L98, GLOBAL(A1L23),  ,  , TD1L52, EE1_q_a[22],  , TD1L63, !VD1_take_action_ocimem_b);


--WD1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22] at FF_X2_Y4_N14
--register power-up is low

WD1_sr[22] = DFFEAS(WD1L83, A1L5,  ,  , WD1L30,  ,  , WD1L31,  );


--JD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] at FF_X4_Y4_N20
--register power-up is low

JD1_break_readreg[20] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L13, VD1_jdo[20],  , JD1L14, VCC);


--TD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] at FF_X6_Y6_N22
--register power-up is low

TD1_MonDReg[20] = DFFEAS(TD1L94, GLOBAL(A1L23),  ,  , TD1L52, EE1_q_a[20],  , TD1L63, !VD1_take_action_ocimem_b);


--JD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] at FF_X4_Y4_N22
--register power-up is low

JD1_break_readreg[19] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L13, VD1_jdo[19],  , JD1L14, VCC);


--TD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] at FF_X6_Y6_N1
--register power-up is low

TD1_MonDReg[19] = DFFEAS(TD1L92, GLOBAL(A1L23),  ,  , TD1L52, EE1_q_a[19],  , TD1L63, !VD1_take_action_ocimem_b);


--WD1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19] at FF_X2_Y4_N5
--register power-up is low

WD1_sr[19] = DFFEAS(WD1L84, A1L5,  ,  , WD1L30,  ,  , WD1L31,  );


--TD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] at FF_X6_Y6_N26
--register power-up is low

TD1_MonDReg[23] = DFFEAS(TD1L101, GLOBAL(A1L23),  ,  , TD1L52, EE1_q_a[23],  , TD1L63, !VD1_take_action_ocimem_b);


--TD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] at FF_X6_Y6_N28
--register power-up is low

TD1_MonDReg[12] = DFFEAS(TD1L74, GLOBAL(A1L23),  ,  , TD1L52, EE1_q_a[12],  , TD1L63, !VD1_take_action_ocimem_b);


--TD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] at FF_X6_Y6_N19
--register power-up is low

TD1_MonDReg[13] = DFFEAS(TD1L76, GLOBAL(A1L23),  ,  , TD1L52, EE1_q_a[13],  , TD1L63, !VD1_take_action_ocimem_b);


--TD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] at FF_X8_Y6_N41
--register power-up is low

TD1_MonDReg[15] = DFFEAS(TD1L84, GLOBAL(A1L23),  ,  , TD1L52, EE1_q_a[15],  , TD1L63, !VD1_take_action_ocimem_b);


--U1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5 at LABCELL_X16_Y5_N48
U1L34_adder_eqn = ( !NB1_b_full ) + ( VCC ) + ( U1L39 );
U1L34 = SUM(U1L34_adder_eqn);


--U1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9 at LABCELL_X16_Y5_N45
U1L38_adder_eqn = ( !RB1_counter_reg_bit[5] ) + ( GND ) + ( U1L43 );
U1L38 = SUM(U1L38_adder_eqn);

--U1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10 at LABCELL_X16_Y5_N45
U1L39_adder_eqn = ( !RB1_counter_reg_bit[5] ) + ( GND ) + ( U1L43 );
U1L39 = CARRY(U1L39_adder_eqn);


--TD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] at FF_X8_Y6_N47
--register power-up is low

TD1_MonDReg[17] = DFFEAS(TD1L89, GLOBAL(A1L23),  ,  , TD1L52, EE1_q_a[17],  , TD1L63, !VD1_take_action_ocimem_b);


--U1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13 at LABCELL_X16_Y5_N42
U1L42_adder_eqn = ( !RB1_counter_reg_bit[4] ) + ( GND ) + ( U1L47 );
U1L42 = SUM(U1L42_adder_eqn);

--U1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14 at LABCELL_X16_Y5_N42
U1L43_adder_eqn = ( !RB1_counter_reg_bit[4] ) + ( GND ) + ( U1L47 );
U1L43 = CARRY(U1L43_adder_eqn);


--AC2_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[20] at M10K_X14_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[20]_PORT_A_data_in = BUS(AD1_d_writedata[20], AD1_d_writedata[21]);
AC2_av_readdata_pre[20]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[20]_PORT_A_data_in, AC2_av_readdata_pre[20]_clock_0, , , );
AC2_av_readdata_pre[20]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[20]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[20]_PORT_A_address, AC2_av_readdata_pre[20]_clock_0, , , );
AC2_av_readdata_pre[20]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[20]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[20]_PORT_A_write_enable, AC2_av_readdata_pre[20]_clock_0, , , );
AC2_av_readdata_pre[20]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[20]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[20]_PORT_A_read_enable, AC2_av_readdata_pre[20]_clock_0, , , );
AC2_av_readdata_pre[20]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[20]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[20]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[20]_PORT_A_data_in_reg, , AC2_av_readdata_pre[20]_PORT_A_address_reg, , AC2_av_readdata_pre[20]_PORT_A_write_enable_reg, AC2_av_readdata_pre[20]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[20]_clock_0, , , , , , AC2_av_readdata_pre[20]_clear_0, );
AC2_av_readdata_pre[20]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[20]_PORT_A_data_out, AC2_av_readdata_pre[20]_clock_0, AC2_av_readdata_pre[20]_clear_0, , );
AC2_av_readdata_pre[20] = AC2_av_readdata_pre[20]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[21] at M10K_X14_Y7_N0
AC2_av_readdata_pre[20]_PORT_A_data_in = BUS(AD1_d_writedata[20], AD1_d_writedata[21]);
AC2_av_readdata_pre[20]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[20]_PORT_A_data_in, AC2_av_readdata_pre[20]_clock_0, , , );
AC2_av_readdata_pre[20]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[20]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[20]_PORT_A_address, AC2_av_readdata_pre[20]_clock_0, , , );
AC2_av_readdata_pre[20]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[20]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[20]_PORT_A_write_enable, AC2_av_readdata_pre[20]_clock_0, , , );
AC2_av_readdata_pre[20]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[20]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[20]_PORT_A_read_enable, AC2_av_readdata_pre[20]_clock_0, , , );
AC2_av_readdata_pre[20]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[20]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[20]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[20]_PORT_A_data_in_reg, , AC2_av_readdata_pre[20]_PORT_A_address_reg, , AC2_av_readdata_pre[20]_PORT_A_write_enable_reg, AC2_av_readdata_pre[20]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[20]_clock_0, , , , , , AC2_av_readdata_pre[20]_clear_0, );
AC2_av_readdata_pre[20]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[20]_PORT_A_data_out, AC2_av_readdata_pre[20]_clock_0, AC2_av_readdata_pre[20]_clear_0, , );
AC2_av_readdata_pre[21] = AC2_av_readdata_pre[20]_PORT_A_data_out_reg[1];


--U1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17 at LABCELL_X16_Y5_N39
U1L46_adder_eqn = ( !RB1_counter_reg_bit[3] ) + ( GND ) + ( U1L51 );
U1L46 = SUM(U1L46_adder_eqn);

--U1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18 at LABCELL_X16_Y5_N39
U1L47_adder_eqn = ( !RB1_counter_reg_bit[3] ) + ( GND ) + ( U1L51 );
U1L47 = CARRY(U1L47_adder_eqn);


--U1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21 at LABCELL_X16_Y5_N36
U1L50_adder_eqn = ( !RB1_counter_reg_bit[2] ) + ( GND ) + ( U1L55 );
U1L50 = SUM(U1L50_adder_eqn);

--U1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~22 at LABCELL_X16_Y5_N36
U1L51_adder_eqn = ( !RB1_counter_reg_bit[2] ) + ( GND ) + ( U1L55 );
U1L51 = CARRY(U1L51_adder_eqn);


--AC2_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[18] at M10K_X14_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[18]_PORT_A_data_in = BUS(AD1_d_writedata[18], AD1_d_writedata[19]);
AC2_av_readdata_pre[18]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[18]_PORT_A_data_in, AC2_av_readdata_pre[18]_clock_0, , , );
AC2_av_readdata_pre[18]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[18]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[18]_PORT_A_address, AC2_av_readdata_pre[18]_clock_0, , , );
AC2_av_readdata_pre[18]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[18]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[18]_PORT_A_write_enable, AC2_av_readdata_pre[18]_clock_0, , , );
AC2_av_readdata_pre[18]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[18]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[18]_PORT_A_read_enable, AC2_av_readdata_pre[18]_clock_0, , , );
AC2_av_readdata_pre[18]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[18]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[18]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[18]_PORT_A_data_in_reg, , AC2_av_readdata_pre[18]_PORT_A_address_reg, , AC2_av_readdata_pre[18]_PORT_A_write_enable_reg, AC2_av_readdata_pre[18]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[18]_clock_0, , , , , , AC2_av_readdata_pre[18]_clear_0, );
AC2_av_readdata_pre[18]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[18]_PORT_A_data_out, AC2_av_readdata_pre[18]_clock_0, AC2_av_readdata_pre[18]_clear_0, , );
AC2_av_readdata_pre[18] = AC2_av_readdata_pre[18]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[19] at M10K_X14_Y10_N0
AC2_av_readdata_pre[18]_PORT_A_data_in = BUS(AD1_d_writedata[18], AD1_d_writedata[19]);
AC2_av_readdata_pre[18]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[18]_PORT_A_data_in, AC2_av_readdata_pre[18]_clock_0, , , );
AC2_av_readdata_pre[18]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[18]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[18]_PORT_A_address, AC2_av_readdata_pre[18]_clock_0, , , );
AC2_av_readdata_pre[18]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[18]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[18]_PORT_A_write_enable, AC2_av_readdata_pre[18]_clock_0, , , );
AC2_av_readdata_pre[18]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[18]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[18]_PORT_A_read_enable, AC2_av_readdata_pre[18]_clock_0, , , );
AC2_av_readdata_pre[18]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[18]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[18]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[18]_PORT_A_data_in_reg, , AC2_av_readdata_pre[18]_PORT_A_address_reg, , AC2_av_readdata_pre[18]_PORT_A_write_enable_reg, AC2_av_readdata_pre[18]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[18]_clock_0, , , , , , AC2_av_readdata_pre[18]_clear_0, );
AC2_av_readdata_pre[18]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[18]_PORT_A_data_out, AC2_av_readdata_pre[18]_clock_0, AC2_av_readdata_pre[18]_clear_0, , );
AC2_av_readdata_pre[19] = AC2_av_readdata_pre[18]_PORT_A_data_out_reg[1];


--U1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25 at LABCELL_X16_Y5_N33
U1L54_adder_eqn = ( !RB1_counter_reg_bit[1] ) + ( GND ) + ( U1L31 );
U1L54 = SUM(U1L54_adder_eqn);

--U1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~26 at LABCELL_X16_Y5_N33
U1L55_adder_eqn = ( !RB1_counter_reg_bit[1] ) + ( GND ) + ( U1L31 );
U1L55 = CARRY(U1L55_adder_eqn);


--AC2_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[17] at M10K_X26_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[17]_PORT_A_data_in = BUS(AD1_d_writedata[17], AD1_d_writedata[23]);
AC2_av_readdata_pre[17]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[17]_PORT_A_data_in, AC2_av_readdata_pre[17]_clock_0, , , );
AC2_av_readdata_pre[17]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[17]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[17]_PORT_A_address, AC2_av_readdata_pre[17]_clock_0, , , );
AC2_av_readdata_pre[17]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[17]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[17]_PORT_A_write_enable, AC2_av_readdata_pre[17]_clock_0, , , );
AC2_av_readdata_pre[17]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[17]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[17]_PORT_A_read_enable, AC2_av_readdata_pre[17]_clock_0, , , );
AC2_av_readdata_pre[17]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[17]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[17]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[17]_PORT_A_data_in_reg, , AC2_av_readdata_pre[17]_PORT_A_address_reg, , AC2_av_readdata_pre[17]_PORT_A_write_enable_reg, AC2_av_readdata_pre[17]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[17]_clock_0, , , , , , AC2_av_readdata_pre[17]_clear_0, );
AC2_av_readdata_pre[17]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[17]_PORT_A_data_out, AC2_av_readdata_pre[17]_clock_0, AC2_av_readdata_pre[17]_clear_0, , );
AC2_av_readdata_pre[17] = AC2_av_readdata_pre[17]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[23] at M10K_X26_Y7_N0
AC2_av_readdata_pre[17]_PORT_A_data_in = BUS(AD1_d_writedata[17], AD1_d_writedata[23]);
AC2_av_readdata_pre[17]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[17]_PORT_A_data_in, AC2_av_readdata_pre[17]_clock_0, , , );
AC2_av_readdata_pre[17]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[17]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[17]_PORT_A_address, AC2_av_readdata_pre[17]_clock_0, , , );
AC2_av_readdata_pre[17]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[17]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[17]_PORT_A_write_enable, AC2_av_readdata_pre[17]_clock_0, , , );
AC2_av_readdata_pre[17]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[17]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[17]_PORT_A_read_enable, AC2_av_readdata_pre[17]_clock_0, , , );
AC2_av_readdata_pre[17]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[17]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[17]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[17]_PORT_A_data_in_reg, , AC2_av_readdata_pre[17]_PORT_A_address_reg, , AC2_av_readdata_pre[17]_PORT_A_write_enable_reg, AC2_av_readdata_pre[17]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[17]_clock_0, , , , , , AC2_av_readdata_pre[17]_clear_0, );
AC2_av_readdata_pre[17]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[17]_PORT_A_data_out, AC2_av_readdata_pre[17]_clock_0, AC2_av_readdata_pre[17]_clear_0, , );
AC2_av_readdata_pre[23] = AC2_av_readdata_pre[17]_PORT_A_data_out_reg[1];


--TD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] at FF_X6_Y6_N47
--register power-up is low

TD1_MonDReg[6] = DFFEAS(TD1L64, GLOBAL(A1L23),  ,  , TD1L52, EE1_q_a[6],  , TD1L63, !VD1_take_action_ocimem_b);


--TD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] at FF_X6_Y6_N53
--register power-up is low

TD1_MonDReg[7] = DFFEAS(TD1L66, GLOBAL(A1L23),  ,  , TD1L52, EE1_q_a[7],  , TD1L63, !VD1_take_action_ocimem_b);


--JD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] at FF_X8_Y4_N29
--register power-up is low

JD1_break_readreg[17] = DFFEAS(JD1L32, GLOBAL(A1L23),  ,  , JD1L13,  ,  , JD1L14,  );


--EB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8] at FF_X1_Y3_N47
--register power-up is low

EB1_td_shift[8] = AMPP_FUNCTION(A1L5, EB1L87, !N1_clr_reg, !Q1_state[4], EB1L65);


--EB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4] at FF_X2_Y1_N52
--register power-up is low

EB1_count[4] = AMPP_FUNCTION(A1L5, EB1_count[3], !N1_clr_reg, !Q1_state[4], GND, EB1L65);


--JD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] at FF_X4_Y4_N19
--register power-up is low

JD1_break_readreg[5] = DFFEAS(JD1L11, GLOBAL(A1L23),  ,  , JD1L13,  ,  , JD1L14,  );


--JD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] at FF_X4_Y4_N14
--register power-up is low

JD1_break_readreg[28] = DFFEAS(JD1L46, GLOBAL(A1L23),  ,  , JD1L13,  ,  , JD1L14,  );


--TD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] at FF_X6_Y6_N37
--register power-up is low

TD1_MonDReg[28] = DFFEAS(TD1L111, GLOBAL(A1L23),  ,  , TD1L52, EE1_q_a[28],  , TD1L63, !VD1_take_action_ocimem_b);


--JD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] at FF_X8_Y4_N43
--register power-up is low

JD1_break_readreg[29] = DFFEAS(JD1L48, GLOBAL(A1L23),  ,  , JD1L13,  ,  , JD1L14,  );


--TD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] at FF_X6_Y6_N43
--register power-up is low

TD1_MonDReg[30] = DFFEAS(TD1L114, GLOBAL(A1L23),  ,  , TD1L52, EE1_q_a[30],  , TD1L63, !VD1_take_action_ocimem_b);


--JD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] at FF_X4_Y4_N17
--register power-up is low

JD1_break_readreg[30] = DFFEAS(JD1L50, GLOBAL(A1L23),  ,  , JD1L13,  ,  , JD1L14,  );


--JD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] at FF_X8_Y4_N4
--register power-up is low

JD1_break_readreg[31] = DFFEAS(JD1L52, GLOBAL(A1L23),  ,  , JD1L13,  ,  , JD1L14,  );


--TD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] at FF_X6_Y6_N40
--register power-up is low

TD1_MonDReg[31] = DFFEAS(TD1L116, GLOBAL(A1L23),  ,  , TD1L52, EE1_q_a[31],  , TD1L63, !VD1_take_action_ocimem_b);


--TD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] at FF_X8_Y6_N43
--register power-up is low

TD1_MonDReg[21] = DFFEAS(TD1L96, GLOBAL(A1L23),  ,  , TD1L52, EE1_q_a[21],  , TD1L63, !VD1_take_action_ocimem_b);


--AC2_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[24] at M10K_X5_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[24]_PORT_A_data_in = BUS(AD1_d_writedata[24], AD1_d_writedata[27]);
AC2_av_readdata_pre[24]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[24]_PORT_A_data_in, AC2_av_readdata_pre[24]_clock_0, , , );
AC2_av_readdata_pre[24]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[24]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[24]_PORT_A_address, AC2_av_readdata_pre[24]_clock_0, , , );
AC2_av_readdata_pre[24]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[24]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[24]_PORT_A_write_enable, AC2_av_readdata_pre[24]_clock_0, , , );
AC2_av_readdata_pre[24]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[24]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[24]_PORT_A_read_enable, AC2_av_readdata_pre[24]_clock_0, , , );
AC2_av_readdata_pre[24]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[24]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[24]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[24]_PORT_A_data_in_reg, , AC2_av_readdata_pre[24]_PORT_A_address_reg, , AC2_av_readdata_pre[24]_PORT_A_write_enable_reg, AC2_av_readdata_pre[24]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[24]_clock_0, , , , , , AC2_av_readdata_pre[24]_clear_0, );
AC2_av_readdata_pre[24]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[24]_PORT_A_data_out, AC2_av_readdata_pre[24]_clock_0, AC2_av_readdata_pre[24]_clear_0, , );
AC2_av_readdata_pre[24] = AC2_av_readdata_pre[24]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[27] at M10K_X5_Y7_N0
AC2_av_readdata_pre[24]_PORT_A_data_in = BUS(AD1_d_writedata[24], AD1_d_writedata[27]);
AC2_av_readdata_pre[24]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[24]_PORT_A_data_in, AC2_av_readdata_pre[24]_clock_0, , , );
AC2_av_readdata_pre[24]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[24]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[24]_PORT_A_address, AC2_av_readdata_pre[24]_clock_0, , , );
AC2_av_readdata_pre[24]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[24]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[24]_PORT_A_write_enable, AC2_av_readdata_pre[24]_clock_0, , , );
AC2_av_readdata_pre[24]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[24]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[24]_PORT_A_read_enable, AC2_av_readdata_pre[24]_clock_0, , , );
AC2_av_readdata_pre[24]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[24]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[24]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[24]_PORT_A_data_in_reg, , AC2_av_readdata_pre[24]_PORT_A_address_reg, , AC2_av_readdata_pre[24]_PORT_A_write_enable_reg, AC2_av_readdata_pre[24]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[24]_clock_0, , , , , , AC2_av_readdata_pre[24]_clear_0, );
AC2_av_readdata_pre[24]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[24]_PORT_A_data_out, AC2_av_readdata_pre[24]_clock_0, AC2_av_readdata_pre[24]_clear_0, , );
AC2_av_readdata_pre[27] = AC2_av_readdata_pre[24]_PORT_A_data_out_reg[1];


--AC2_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[25] at M10K_X26_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[25]_PORT_A_data_in = BUS(AD1_d_writedata[25], AD1_d_writedata[26]);
AC2_av_readdata_pre[25]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[25]_PORT_A_data_in, AC2_av_readdata_pre[25]_clock_0, , , );
AC2_av_readdata_pre[25]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[25]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[25]_PORT_A_address, AC2_av_readdata_pre[25]_clock_0, , , );
AC2_av_readdata_pre[25]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[25]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[25]_PORT_A_write_enable, AC2_av_readdata_pre[25]_clock_0, , , );
AC2_av_readdata_pre[25]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[25]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[25]_PORT_A_read_enable, AC2_av_readdata_pre[25]_clock_0, , , );
AC2_av_readdata_pre[25]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[25]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[25]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[25]_PORT_A_data_in_reg, , AC2_av_readdata_pre[25]_PORT_A_address_reg, , AC2_av_readdata_pre[25]_PORT_A_write_enable_reg, AC2_av_readdata_pre[25]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[25]_clock_0, , , , , , AC2_av_readdata_pre[25]_clear_0, );
AC2_av_readdata_pre[25]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[25]_PORT_A_data_out, AC2_av_readdata_pre[25]_clock_0, AC2_av_readdata_pre[25]_clear_0, , );
AC2_av_readdata_pre[25] = AC2_av_readdata_pre[25]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[26] at M10K_X26_Y5_N0
AC2_av_readdata_pre[25]_PORT_A_data_in = BUS(AD1_d_writedata[25], AD1_d_writedata[26]);
AC2_av_readdata_pre[25]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[25]_PORT_A_data_in, AC2_av_readdata_pre[25]_clock_0, , , );
AC2_av_readdata_pre[25]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[25]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[25]_PORT_A_address, AC2_av_readdata_pre[25]_clock_0, , , );
AC2_av_readdata_pre[25]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[25]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[25]_PORT_A_write_enable, AC2_av_readdata_pre[25]_clock_0, , , );
AC2_av_readdata_pre[25]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[25]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[25]_PORT_A_read_enable, AC2_av_readdata_pre[25]_clock_0, , , );
AC2_av_readdata_pre[25]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[25]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[25]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[25]_PORT_A_data_in_reg, , AC2_av_readdata_pre[25]_PORT_A_address_reg, , AC2_av_readdata_pre[25]_PORT_A_write_enable_reg, AC2_av_readdata_pre[25]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[25]_clock_0, , , , , , AC2_av_readdata_pre[25]_clear_0, );
AC2_av_readdata_pre[25]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[25]_PORT_A_data_out, AC2_av_readdata_pre[25]_clock_0, AC2_av_readdata_pre[25]_clear_0, , );
AC2_av_readdata_pre[26] = AC2_av_readdata_pre[25]_PORT_A_data_out_reg[1];


--AC2_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[30] at M10K_X5_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[30]_PORT_A_data_in = BUS(AD1_d_writedata[30], AD1_d_writedata[31]);
AC2_av_readdata_pre[30]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[30]_PORT_A_data_in, AC2_av_readdata_pre[30]_clock_0, , , );
AC2_av_readdata_pre[30]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[30]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[30]_PORT_A_address, AC2_av_readdata_pre[30]_clock_0, , , );
AC2_av_readdata_pre[30]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[30]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[30]_PORT_A_write_enable, AC2_av_readdata_pre[30]_clock_0, , , );
AC2_av_readdata_pre[30]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[30]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[30]_PORT_A_read_enable, AC2_av_readdata_pre[30]_clock_0, , , );
AC2_av_readdata_pre[30]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[30]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[30]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[30]_PORT_A_data_in_reg, , AC2_av_readdata_pre[30]_PORT_A_address_reg, , AC2_av_readdata_pre[30]_PORT_A_write_enable_reg, AC2_av_readdata_pre[30]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[30]_clock_0, , , , , , AC2_av_readdata_pre[30]_clear_0, );
AC2_av_readdata_pre[30]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[30]_PORT_A_data_out, AC2_av_readdata_pre[30]_clock_0, AC2_av_readdata_pre[30]_clear_0, , );
AC2_av_readdata_pre[30] = AC2_av_readdata_pre[30]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[31] at M10K_X5_Y9_N0
AC2_av_readdata_pre[30]_PORT_A_data_in = BUS(AD1_d_writedata[30], AD1_d_writedata[31]);
AC2_av_readdata_pre[30]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[30]_PORT_A_data_in, AC2_av_readdata_pre[30]_clock_0, , , );
AC2_av_readdata_pre[30]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[30]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[30]_PORT_A_address, AC2_av_readdata_pre[30]_clock_0, , , );
AC2_av_readdata_pre[30]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[30]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[30]_PORT_A_write_enable, AC2_av_readdata_pre[30]_clock_0, , , );
AC2_av_readdata_pre[30]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[30]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[30]_PORT_A_read_enable, AC2_av_readdata_pre[30]_clock_0, , , );
AC2_av_readdata_pre[30]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[30]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[30]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[30]_PORT_A_data_in_reg, , AC2_av_readdata_pre[30]_PORT_A_address_reg, , AC2_av_readdata_pre[30]_PORT_A_write_enable_reg, AC2_av_readdata_pre[30]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[30]_clock_0, , , , , , AC2_av_readdata_pre[30]_clear_0, );
AC2_av_readdata_pre[30]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[30]_PORT_A_data_out, AC2_av_readdata_pre[30]_clock_0, AC2_av_readdata_pre[30]_clear_0, , );
AC2_av_readdata_pre[31] = AC2_av_readdata_pre[30]_PORT_A_data_out_reg[1];


--AC2_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[28] at M10K_X26_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[28]_PORT_A_data_in = BUS(AD1_d_writedata[28], AD1_d_writedata[29]);
AC2_av_readdata_pre[28]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[28]_PORT_A_data_in, AC2_av_readdata_pre[28]_clock_0, , , );
AC2_av_readdata_pre[28]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[28]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[28]_PORT_A_address, AC2_av_readdata_pre[28]_clock_0, , , );
AC2_av_readdata_pre[28]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[28]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[28]_PORT_A_write_enable, AC2_av_readdata_pre[28]_clock_0, , , );
AC2_av_readdata_pre[28]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[28]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[28]_PORT_A_read_enable, AC2_av_readdata_pre[28]_clock_0, , , );
AC2_av_readdata_pre[28]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[28]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[28]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[28]_PORT_A_data_in_reg, , AC2_av_readdata_pre[28]_PORT_A_address_reg, , AC2_av_readdata_pre[28]_PORT_A_write_enable_reg, AC2_av_readdata_pre[28]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[28]_clock_0, , , , , , AC2_av_readdata_pre[28]_clear_0, );
AC2_av_readdata_pre[28]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[28]_PORT_A_data_out, AC2_av_readdata_pre[28]_clock_0, AC2_av_readdata_pre[28]_clear_0, , );
AC2_av_readdata_pre[28] = AC2_av_readdata_pre[28]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[29] at M10K_X26_Y9_N0
AC2_av_readdata_pre[28]_PORT_A_data_in = BUS(AD1_d_writedata[28], AD1_d_writedata[29]);
AC2_av_readdata_pre[28]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[28]_PORT_A_data_in, AC2_av_readdata_pre[28]_clock_0, , , );
AC2_av_readdata_pre[28]_PORT_A_address = BUS(AD1_W_alu_result[2], AD1_W_alu_result[3], AD1_W_alu_result[4], AD1_W_alu_result[5], AD1_W_alu_result[6], AD1_W_alu_result[7], AD1_W_alu_result[8], AD1_W_alu_result[9], AD1_W_alu_result[10], AD1_W_alu_result[11], AD1_W_alu_result[12], AD1_W_alu_result[13]);
AC2_av_readdata_pre[28]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[28]_PORT_A_address, AC2_av_readdata_pre[28]_clock_0, , , );
AC2_av_readdata_pre[28]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[28]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[28]_PORT_A_write_enable, AC2_av_readdata_pre[28]_clock_0, , , );
AC2_av_readdata_pre[28]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[28]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[28]_PORT_A_read_enable, AC2_av_readdata_pre[28]_clock_0, , , );
AC2_av_readdata_pre[28]_clock_0 = GLOBAL(A1L23);
AC2_av_readdata_pre[28]_clear_0 = AB1_r_sync_rst;
AC2_av_readdata_pre[28]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[28]_PORT_A_data_in_reg, , AC2_av_readdata_pre[28]_PORT_A_address_reg, , AC2_av_readdata_pre[28]_PORT_A_write_enable_reg, AC2_av_readdata_pre[28]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[28]_clock_0, , , , , , AC2_av_readdata_pre[28]_clear_0, );
AC2_av_readdata_pre[28]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[28]_PORT_A_data_out, AC2_av_readdata_pre[28]_clock_0, AC2_av_readdata_pre[28]_clear_0, , );
AC2_av_readdata_pre[29] = AC2_av_readdata_pre[28]_PORT_A_data_out_reg[1];


--WD1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23] at FF_X2_Y4_N17
--register power-up is low

WD1_sr[23] = DFFEAS(WD1L87, A1L5,  ,  , WD1L30,  ,  , WD1L31,  );


--JD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] at FF_X4_Y4_N13
--register power-up is low

JD1_break_readreg[21] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L13, VD1_jdo[21],  , JD1L14, VCC);


--JD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] at FF_X8_Y4_N8
--register power-up is low

JD1_break_readreg[18] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L13, VD1_jdo[18],  , JD1L14, VCC);


--WD1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16] at FF_X2_Y4_N32
--register power-up is low

WD1_sr[16] = DFFEAS(WD1L88, A1L5,  ,  , WD1L30,  ,  , WD1L31,  );


--EB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3] at FF_X2_Y1_N11
--register power-up is low

EB1_count[3] = AMPP_FUNCTION(A1L5, EB1_count[2], !N1_clr_reg, !Q1_state[4], GND, EB1L65);


--WD1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24] at FF_X2_Y4_N50
--register power-up is low

WD1_sr[24] = DFFEAS(WD1L89, A1L5,  ,  , WD1L30,  ,  , WD1L31,  );


--WD1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8] at FF_X3_Y4_N20
--register power-up is low

WD1_sr[8] = DFFEAS(WD1L90, A1L5,  ,  , WD1L16,  ,  , WD1L15,  );


--JD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] at FF_X4_Y4_N23
--register power-up is low

JD1_break_readreg[6] = DFFEAS(JD1L15, GLOBAL(A1L23),  ,  , JD1L13,  ,  , JD1L14,  );


--JD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] at FF_X8_Y4_N2
--register power-up is low

JD1_break_readreg[22] = DFFEAS(JD1L38, GLOBAL(A1L23),  ,  , JD1L13,  ,  , JD1L14,  );


--WD1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] at FF_X3_Y4_N2
--register power-up is low

WD1_sr[14] = DFFEAS(WD1L91, A1L5,  ,  , WD1L16,  ,  , WD1L15,  );


--WD1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12] at FF_X3_Y4_N32
--register power-up is low

WD1_sr[12] = DFFEAS(WD1L94, A1L5,  ,  , WD1L16,  ,  , WD1L15,  );


--WD1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13] at FF_X3_Y4_N35
--register power-up is low

WD1_sr[13] = DFFEAS(WD1L95, A1L5,  ,  , WD1L16,  ,  , WD1L15,  );


--WD1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11] at FF_X3_Y4_N17
--register power-up is low

WD1_sr[11] = DFFEAS(WD1L96, A1L5,  ,  , WD1L16,  ,  , WD1L15,  );


--WD1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9] at FF_X3_Y4_N23
--register power-up is low

WD1_sr[9] = DFFEAS(WD1L97, A1L5,  ,  , WD1L16,  ,  , WD1L15,  );


--WD1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10] at FF_X3_Y4_N14
--register power-up is low

WD1_sr[10] = DFFEAS(WD1L98, A1L5,  ,  , WD1L16,  ,  , WD1L15,  );


--JD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] at FF_X8_Y4_N40
--register power-up is low

JD1_break_readreg[15] = DFFEAS(JD1L29, GLOBAL(A1L23),  ,  , JD1L13,  ,  , JD1L14,  );


--EB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2] at FF_X2_Y1_N40
--register power-up is low

EB1_count[2] = AMPP_FUNCTION(A1L5, EB1_count[1], !N1_clr_reg, !Q1_state[4], GND, EB1L65);


--JD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] at FF_X4_Y4_N16
--register power-up is low

JD1_break_readreg[23] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L13, VD1_jdo[23],  , JD1L14, VCC);


--JD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] at FF_X8_Y4_N34
--register power-up is low

JD1_break_readreg[7] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L13, VD1_jdo[7],  , JD1L14, VCC);


--JD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] at FF_X4_Y4_N55
--register power-up is low

JD1_break_readreg[13] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L13, VD1_jdo[13],  , JD1L14, VCC);


--JD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] at FF_X4_Y4_N32
--register power-up is low

JD1_break_readreg[14] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L13, VD1_jdo[14],  , JD1L14, VCC);


--JD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] at FF_X4_Y4_N31
--register power-up is low

JD1_break_readreg[11] = DFFEAS(JD1L23, GLOBAL(A1L23),  ,  , JD1L13,  ,  , JD1L14,  );


--JD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] at FF_X4_Y4_N35
--register power-up is low

JD1_break_readreg[12] = DFFEAS(JD1L25, GLOBAL(A1L23),  ,  , JD1L13,  ,  , JD1L14,  );


--JD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] at FF_X4_Y4_N56
--register power-up is low

JD1_break_readreg[10] = DFFEAS(JD1L21, GLOBAL(A1L23),  ,  , JD1L13,  ,  , JD1L14,  );


--JD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] at FF_X4_Y4_N26
--register power-up is low

JD1_break_readreg[8] = DFFEAS( , GLOBAL(A1L23),  ,  , JD1L13, VD1_jdo[8],  , JD1L14, VCC);


--JD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] at FF_X4_Y4_N59
--register power-up is low

JD1_break_readreg[9] = DFFEAS(JD1L19, GLOBAL(A1L23),  ,  , JD1L13,  ,  , JD1L14,  );


--TD1L125 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12 at MLABCELL_X6_Y5_N48
TD1L125 = ( !TD1_jtag_ram_rd_d1 & ( (!VD1_take_action_ocimem_b & (!TD1_MonAReg[3] & (!TD1_MonAReg[2] & (TD1_MonAReg[4])))) # (VD1_take_action_ocimem_b & ((((VD1_jdo[32]))))) ) ) # ( TD1_jtag_ram_rd_d1 & ( ((!VD1_take_action_ocimem_b & (EE1_q_a[29])) # (VD1_take_action_ocimem_b & (((VD1_jdo[32]))))) ) );


--TD1L129 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16 at MLABCELL_X6_Y5_N42
TD1L129 = ( !TD1_jtag_ram_rd_d1 & ( (!VD1_take_action_ocimem_b & (TD1_MonAReg[3] & (((!TD1_MonAReg[2] & !TD1_MonAReg[4]))))) # (VD1_take_action_ocimem_b & (((VD1_jdo[21])))) ) ) # ( TD1_jtag_ram_rd_d1 & ( ((!VD1_take_action_ocimem_b & (((EE1_q_a[18])))) # (VD1_take_action_ocimem_b & (VD1_jdo[21]))) ) );


--TD1L133 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20 at MLABCELL_X6_Y5_N36
TD1L133 = ( !TD1_jtag_ram_rd_d1 & ( (!VD1_take_action_ocimem_b & (!TD1_MonAReg[3] & (((!TD1_MonAReg[2] & !TD1_MonAReg[4]))))) # (VD1_take_action_ocimem_b & (((VD1_jdo[8])))) ) ) # ( TD1_jtag_ram_rd_d1 & ( ((!VD1_take_action_ocimem_b & (((EE1_q_a[5])))) # (VD1_take_action_ocimem_b & (VD1_jdo[8]))) ) );


--TD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~24 at MLABCELL_X6_Y5_N30
TD1L79 = ( !TD1_jtag_ram_rd_d1 & ( (!VD1_take_action_ocimem_b & (((!TD1_MonAReg[3] & (!TD1_MonAReg[2] $ (TD1_MonAReg[4])))))) # (VD1_take_action_ocimem_b & (((VD1_jdo[17])))) ) ) # ( TD1_jtag_ram_rd_d1 & ( ((!VD1_take_action_ocimem_b & (((EE1_q_a[14])))) # (VD1_take_action_ocimem_b & (VD1_jdo[17]))) ) );


--AD1L968 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~22 at LABCELL_X16_Y7_N36
AD1L968 = ( !AD1L702 & ( (!AD1_av_ld_aligning_data & ((((FE1_q_a[7] & MC1L31)) # (AD1L967)))) # (AD1_av_ld_aligning_data & (((AD1L876)))) ) ) # ( AD1L702 & ( (!AD1_av_ld_aligning_data & ((((FE1_q_a[7] & MC1L31)) # (AD1L967)))) # (AD1_av_ld_aligning_data & (((AD1_av_ld_byte3_data[7])))) ) );


--AD1L781 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1 at LABCELL_X11_Y9_N48
AD1L781 = ( !AD1_D_iw[14] & ( (AD1_D_iw[12] & (!AD1_D_iw[11] & (!AD1_D_iw[16] & (AD1L572 & !AD1_D_iw[13])))) ) ) # ( AD1_D_iw[14] & ( (AD1_D_iw[12] & (!AD1_D_iw[11] & (AD1_D_iw[15] & (AD1L572 & !AD1_D_iw[13])))) ) );


--AD1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1 at MLABCELL_X15_Y8_N36
AD1L342 = ( !AD1_D_iw[7] & ( (AD1L618 & (!AD1_D_iw[6] & (AD1_W_ipending_reg[0] & (AD1_D_iw[8])))) ) ) # ( AD1_D_iw[7] & ( (AD1L618 & (!AD1_D_iw[8] & ((!AD1_D_iw[6] & (AD1L822Q)) # (AD1_D_iw[6] & ((AD1_W_ienable_reg[0])))))) ) );


--EB1L53 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1 at LABCELL_X2_Y1_N42
EB1L53 = AMPP_FUNCTION(!H1_splitter_nodes_receive_0[3], !Q1_state[4], !Q1_state[3], !A1L6, !EB1_state, !N1_virtual_ir_scan_reg, !N1_irf_reg[1][0]);


--AD1L834 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31 at LABCELL_X18_Y8_N3
AD1L834 = ( !AD1_R_ctrl_rd_ctl_reg & ( (!AD1_R_ctrl_ld & ((!AD1_R_ctrl_br_cmp & (((AD1_W_alu_result[0])))) # (AD1_R_ctrl_br_cmp & (AD1_W_cmp_result)))) # (AD1_R_ctrl_ld & ((((AD1_av_ld_byte0_data[0]))))) ) ) # ( AD1_R_ctrl_rd_ctl_reg & ( (!AD1_R_ctrl_ld & ((!AD1_R_ctrl_br_cmp & (((AD1_W_control_rd_data[0])))) # (AD1_R_ctrl_br_cmp & (AD1_W_cmp_result)))) # (AD1_R_ctrl_ld & ((((AD1_av_ld_byte0_data[0]))))) ) );


--V1_data_out[0] is nios_system:u0|nios_system_leds:leds|data_out[0] at FF_X11_Y8_N28
--register power-up is low

V1_data_out[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , V1L3, AD1_d_writedata[0],  ,  , VCC);


--V1_data_out[1] is nios_system:u0|nios_system_leds:leds|data_out[1] at FF_X12_Y7_N28
--register power-up is low

V1_data_out[1] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , V1L3, AD1_d_writedata[1],  ,  , VCC);


--V1_data_out[2] is nios_system:u0|nios_system_leds:leds|data_out[2] at FF_X11_Y8_N46
--register power-up is low

V1_data_out[2] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , V1L3, AD1_d_writedata[2],  ,  , VCC);


--V1_data_out[3] is nios_system:u0|nios_system_leds:leds|data_out[3] at FF_X10_Y7_N50
--register power-up is low

V1_data_out[3] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , V1L3, AD1_d_writedata[3],  ,  , VCC);


--V1_data_out[4] is nios_system:u0|nios_system_leds:leds|data_out[4] at FF_X11_Y8_N17
--register power-up is low

V1_data_out[4] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , V1L3, AD1_d_writedata[4],  ,  , VCC);


--V1_data_out[5] is nios_system:u0|nios_system_leds:leds|data_out[5] at FF_X18_Y6_N20
--register power-up is low

V1_data_out[5] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , V1L3, AD1_d_writedata[5],  ,  , VCC);


--V1_data_out[6] is nios_system:u0|nios_system_leds:leds|data_out[6] at FF_X9_Y5_N37
--register power-up is low

V1_data_out[6] = DFFEAS(V1L14, GLOBAL(A1L23), !AB1_r_sync_rst,  , V1L3,  ,  ,  ,  );


--V1_data_out[7] is nios_system:u0|nios_system_leds:leds|data_out[7] at FF_X11_Y7_N14
--register power-up is low

V1_data_out[7] = DFFEAS(V1L16, GLOBAL(A1L23), !AB1_r_sync_rst,  , V1L3,  ,  ,  ,  );


--EB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo at FF_X7_Y2_N2
--register power-up is low

EB1_adapted_tdo = AMPP_FUNCTION(!A1L5, EB1L2, !N1_clr_reg);


--WD1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0] at FF_X1_Y4_N50
--register power-up is low

WD1_sr[0] = DFFEAS(WD1L57, A1L5,  ,  ,  ,  ,  ,  ,  );


--WD1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] at FF_X1_Y4_N11
--register power-up is low

WD1_ir_out[0] = DFFEAS( , A1L5,  ,  ,  , YD3_dreg[0],  ,  , VCC);


--WD1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] at FF_X1_Y4_N40
--register power-up is low

WD1_ir_out[1] = DFFEAS( , A1L5,  ,  ,  , YD2_dreg[0],  ,  , VCC);


--AD1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0] at FF_X11_Y6_N32
--register power-up is low

AD1_d_writedata[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[0],  ,  , VCC);


--AB1_r_sync_rst is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst at FF_X10_Y7_N11
--register power-up is low

AB1_r_sync_rst = DFFEAS(AB1L1, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--FC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0 at LABCELL_X11_Y7_N6
FC1L3 = ( AD1_W_alu_result[14] & ( !AD1_W_alu_result[10] & ( (AD1_W_alu_result[13] & (!AD1_W_alu_result[9] & (!AD1_W_alu_result[11] & !AD1_W_alu_result[12]))) ) ) );


--FC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~1 at LABCELL_X11_Y7_N27
FC1L4 = ( !AD1_W_alu_result[7] & ( !AD1_W_alu_result[8] & ( !AD1_W_alu_result[6] ) ) );


--EB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1 at FF_X7_Y2_N56
--register power-up is low

EB1_rst1 = AMPP_FUNCTION(A1L23, EB1L45, !AB1_r_sync_rst);


--AC7_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1] at FF_X12_Y3_N38
--register power-up is low

AC7_wait_latency_counter[1] = DFFEAS(AC7L19, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1L1 is nios_system:u0|nios_system_leds:leds|always0~0 at LABCELL_X12_Y3_N30
V1L1 = (EB1L44Q & !AC7_wait_latency_counter[1]);


--AC7_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0] at FF_X12_Y3_N40
--register power-up is low

AC7_wait_latency_counter[0] = DFFEAS(AC7L20, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB7_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1] at FF_X12_Y3_N35
--register power-up is low

ZB7_mem_used[1] = DFFEAS(ZB7L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write at FF_X15_Y4_N38
--register power-up is low

AD1_d_write = DFFEAS(AD1_E_st_stall, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted at FF_X15_Y4_N43
--register power-up is low

CC1_write_accepted = DFFEAS(CC1L11, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1L2 is nios_system:u0|nios_system_leds:leds|always0~1 at LABCELL_X11_Y7_N33
V1L2 = ( !AD1_W_alu_result[2] & ( !AD1_W_alu_result[3] & ( (AD1L1044Q & (!CC1_write_accepted & (!ZB7L6Q & !AC7_wait_latency_counter[0]))) ) ) );


--V1L3 is nios_system:u0|nios_system_leds:leds|always0~2 at LABCELL_X11_Y7_N0
V1L3 = ( !AD1_W_alu_result[4] & ( FC1L3 & ( (!AD1_W_alu_result[5] & (FC1L4 & (V1L2 & V1L1))) ) ) );


--AD1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1] at FF_X11_Y6_N26
--register power-up is low

AD1_d_writedata[1] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[1],  ,  , VCC);


--AD1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2] at FF_X11_Y5_N14
--register power-up is low

AD1_d_writedata[2] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[2],  ,  , VCC);


--AD1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3] at FF_X11_Y6_N56
--register power-up is low

AD1_d_writedata[3] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[3],  ,  , VCC);


--AD1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4] at FF_X11_Y6_N59
--register power-up is low

AD1_d_writedata[4] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[4],  ,  , VCC);


--AD1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5] at FF_X15_Y10_N26
--register power-up is low

AD1_d_writedata[5] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[5],  ,  , VCC);


--AD1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6] at FF_X11_Y6_N29
--register power-up is low

AD1_d_writedata[6] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[6],  ,  , VCC);


--AD1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7] at FF_X11_Y6_N14
--register power-up is low

AD1_d_writedata[7] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD2_q_b[7],  ,  , VCC);


--UD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 at LABCELL_X1_Y3_N51
UD1L3 = ( !N1_virtual_ir_scan_reg & ( (H1_splitter_nodes_receive_1[3] & Q1_state[4]) ) );


--WD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5 at LABCELL_X1_Y3_N33
WD1L55 = ( H1_splitter_nodes_receive_1[3] & ( (WD1_sr[0] & ((!Q1_state[3]) # (N1_virtual_ir_scan_reg))) ) ) # ( !H1_splitter_nodes_receive_1[3] & ( WD1_sr[0] ) );


--YD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] at FF_X1_Y4_N59
--register power-up is low

YD3_dreg[0] = DFFEAS( , A1L5,  ,  ,  , YD3_din_s1,  ,  , VCC);


--WD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6 at LABCELL_X1_Y4_N9
WD1L56 = ( !N1_irf_reg[2][0] & ( YD3_dreg[0] & ( (!N1_virtual_ir_scan_reg & (H1_splitter_nodes_receive_1[3] & (!N1_irf_reg[2][1] & Q1_state[3]))) ) ) );


--WD1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 at FF_X1_Y4_N2
--register power-up is low

WD1_DRsize.000 = DFFEAS(WD1L2, A1L5,  ,  , UD1_virtual_state_uir,  ,  ,  ,  );


--WD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7 at LABCELL_X1_Y4_N48
WD1L57 = ( A1L6 & ( WD1L56 & ( ((!UD1L3) # (!WD1_DRsize.000)) # (WD1_sr[1]) ) ) ) # ( !A1L6 & ( WD1L56 & ( (!UD1L3) # ((WD1_sr[1] & WD1_DRsize.000)) ) ) ) # ( A1L6 & ( !WD1L56 & ( (!UD1L3 & (((WD1L55)))) # (UD1L3 & (((!WD1_DRsize.000)) # (WD1_sr[1]))) ) ) ) # ( !A1L6 & ( !WD1L56 & ( (!UD1L3 & (((WD1L55)))) # (UD1L3 & (WD1_sr[1] & ((WD1_DRsize.000)))) ) ) );


--YD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] at FF_X1_Y4_N20
--register power-up is low

YD2_dreg[0] = DFFEAS( , A1L5,  ,  ,  , YD2_din_s1,  ,  , VCC);


--AB1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4] at FF_X10_Y7_N26
--register power-up is low

AB1_altera_reset_synchronizer_int_chain[4] = DFFEAS(AB1L10, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AB1_r_sync_rst_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1] at FF_X10_Y7_N23
--register power-up is low

AB1_r_sync_rst_chain[1] = DFFEAS(AB1L19, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AB1L1 is nios_system:u0|altera_reset_controller:rst_controller|WideOr0~0 at LABCELL_X10_Y7_N9
AB1L1 = ( AB1_r_sync_rst & ( AB1_altera_reset_synchronizer_int_chain[4] ) ) # ( !AB1_r_sync_rst & ( AB1_altera_reset_synchronizer_int_chain[4] ) ) # ( AB1_r_sync_rst & ( !AB1_altera_reset_synchronizer_int_chain[4] & ( !AB1_r_sync_rst_chain[1] ) ) );


--AD1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot at FF_X17_Y11_N49
--register power-up is low

AD1_R_ctrl_shift_rot = DFFEAS(AD1L242, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic at FF_X17_Y8_N43
--register power-up is low

AD1_R_ctrl_logic = DFFEAS(AD1L227, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1] at FF_X13_Y9_N37
--register power-up is low

AD1_R_logic_op[1] = DFFEAS(AD1L296, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0] at FF_X13_Y9_N40
--register power-up is low

AD1_R_logic_op[0] = DFFEAS(AD1L295, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5] at FF_X16_Y10_N16
--register power-up is low

AD1_E_src1[5] = DFFEAS(AD1L744, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~0 at LABCELL_X19_Y10_N9
AD1L354 = ( AD1_R_logic_op[1] & ( (!AD1_E_src2[5] & ((AD1_E_src1[5]))) # (AD1_E_src2[5] & ((!AD1_R_logic_op[0]) # (!AD1_E_src1[5]))) ) ) # ( !AD1_R_logic_op[1] & ( (!AD1_R_logic_op[0] & (!AD1_E_src2[5] & !AD1_E_src1[5])) # (AD1_R_logic_op[0] & (AD1_E_src2[5] & AD1_E_src1[5])) ) );


--AD1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~0 at LABCELL_X19_Y10_N12
AD1L310 = ( AD1L354 & ( (!AD1_R_ctrl_shift_rot & (((AD1L54)) # (AD1_R_ctrl_logic))) # (AD1_R_ctrl_shift_rot & (((AD1L404Q)))) ) ) # ( !AD1L354 & ( (!AD1_R_ctrl_shift_rot & (!AD1_R_ctrl_logic & ((AD1L54)))) # (AD1_R_ctrl_shift_rot & (((AD1L404Q)))) ) );


--AD1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg at FF_X19_Y11_N52
--register power-up is low

AD1_R_ctrl_rd_ctl_reg = DFFEAS(AD1_D_op_rdctl, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp at FF_X13_Y8_N37
--register power-up is low

AD1_R_ctrl_br_cmp = DFFEAS(AD1L203, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1 at LABCELL_X16_Y9_N21
AD1L337 = ( AD1_R_ctrl_rd_ctl_reg ) # ( !AD1_R_ctrl_rd_ctl_reg & ( AD1_R_ctrl_br_cmp ) );


--AD1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4] at FF_X15_Y8_N19
--register power-up is low

AD1_E_src2[4] = DFFEAS(AD1L777, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4] at FF_X16_Y10_N22
--register power-up is low

AD1_E_src1[4] = DFFEAS(AD1L743, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L353 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~1 at MLABCELL_X21_Y10_N36
AD1L353 = ( AD1_E_src1[4] & ( !AD1_R_logic_op[1] $ (((!AD1_E_src2[4]) # (!AD1_R_logic_op[0]))) ) ) # ( !AD1_E_src1[4] & ( (!AD1_R_logic_op[1] & (!AD1_E_src2[4] & !AD1_R_logic_op[0])) # (AD1_R_logic_op[1] & (AD1_E_src2[4])) ) );


--AD1L309 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~2 at MLABCELL_X21_Y10_N3
AD1L309 = ( AD1L353 & ( AD1L402Q & ( ((AD1_R_ctrl_shift_rot) # (AD1L58)) # (AD1_R_ctrl_logic) ) ) ) # ( !AD1L353 & ( AD1L402Q & ( ((!AD1_R_ctrl_logic & AD1L58)) # (AD1_R_ctrl_shift_rot) ) ) ) # ( AD1L353 & ( !AD1L402Q & ( (!AD1_R_ctrl_shift_rot & ((AD1L58) # (AD1_R_ctrl_logic))) ) ) ) # ( !AD1L353 & ( !AD1L402Q & ( (!AD1_R_ctrl_logic & (AD1L58 & !AD1_R_ctrl_shift_rot)) ) ) );


--AD1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14] at FF_X13_Y9_N55
--register power-up is low

AD1_E_src1[14] = DFFEAS(AD1L753, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~2 at MLABCELL_X15_Y10_N12
AD1L363 = (!AD1_E_src1[14] & ((!AD1_E_src2[14] & (!AD1_R_logic_op[1] & !AD1_R_logic_op[0])) # (AD1_E_src2[14] & (AD1_R_logic_op[1])))) # (AD1_E_src1[14] & (!AD1_R_logic_op[1] $ (((!AD1_E_src2[14]) # (!AD1_R_logic_op[0])))));


--AD1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~3 at LABCELL_X19_Y10_N54
AD1L319 = ( AD1L363 & ( AD1L62 & ( (!AD1_R_ctrl_shift_rot) # (AD1_E_shift_rot_result[14]) ) ) ) # ( !AD1L363 & ( AD1L62 & ( (!AD1_R_ctrl_shift_rot & (!AD1_R_ctrl_logic)) # (AD1_R_ctrl_shift_rot & ((AD1_E_shift_rot_result[14]))) ) ) ) # ( AD1L363 & ( !AD1L62 & ( (!AD1_R_ctrl_shift_rot & (AD1_R_ctrl_logic)) # (AD1_R_ctrl_shift_rot & ((AD1_E_shift_rot_result[14]))) ) ) ) # ( !AD1L363 & ( !AD1L62 & ( (AD1_E_shift_rot_result[14] & AD1_R_ctrl_shift_rot) ) ) );


--AD1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13] at FF_X16_Y10_N49
--register power-up is low

AD1_E_src1[13] = DFFEAS(AD1L752, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~3 at MLABCELL_X21_Y10_N30
AD1L362 = (!AD1_E_src2[13] & ((!AD1_R_logic_op[1] & (!AD1_E_src1[13] & !AD1_R_logic_op[0])) # (AD1_R_logic_op[1] & (AD1_E_src1[13])))) # (AD1_E_src2[13] & (!AD1_R_logic_op[1] $ (((!AD1_E_src1[13]) # (!AD1_R_logic_op[0])))));


--AD1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~4 at MLABCELL_X21_Y10_N57
AD1L318 = ( AD1_E_shift_rot_result[13] & ( ((!AD1_R_ctrl_logic & ((AD1L66))) # (AD1_R_ctrl_logic & (AD1L362))) # (AD1_R_ctrl_shift_rot) ) ) # ( !AD1_E_shift_rot_result[13] & ( (!AD1_R_ctrl_shift_rot & ((!AD1_R_ctrl_logic & ((AD1L66))) # (AD1_R_ctrl_logic & (AD1L362)))) ) );


--AD1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12] at FF_X16_Y10_N55
--register power-up is low

AD1_E_src1[12] = DFFEAS(AD1L751, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~4 at MLABCELL_X21_Y10_N33
AD1L361 = ( AD1_E_src1[12] & ( !AD1_R_logic_op[1] $ (((!AD1_E_src2[12]) # (!AD1_R_logic_op[0]))) ) ) # ( !AD1_E_src1[12] & ( (!AD1_R_logic_op[1] & (!AD1_E_src2[12] & !AD1_R_logic_op[0])) # (AD1_R_logic_op[1] & (AD1_E_src2[12])) ) );


--AD1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~5 at MLABCELL_X21_Y10_N54
AD1L317 = ( AD1L361 & ( (!AD1_R_ctrl_shift_rot & (((AD1L70)) # (AD1_R_ctrl_logic))) # (AD1_R_ctrl_shift_rot & (((AD1_E_shift_rot_result[12])))) ) ) # ( !AD1L361 & ( (!AD1_R_ctrl_shift_rot & (!AD1_R_ctrl_logic & (AD1L70))) # (AD1_R_ctrl_shift_rot & (((AD1_E_shift_rot_result[12])))) ) );


--AD1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11] at FF_X16_Y10_N1
--register power-up is low

AD1_E_src1[11] = DFFEAS(AD1L750, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~5 at MLABCELL_X21_Y10_N51
AD1L360 = ( AD1_E_src1[11] & ( !AD1_R_logic_op[1] $ (((!AD1_E_src2[11]) # (!AD1_R_logic_op[0]))) ) ) # ( !AD1_E_src1[11] & ( (!AD1_R_logic_op[1] & (!AD1_E_src2[11] & !AD1_R_logic_op[0])) # (AD1_R_logic_op[1] & (AD1_E_src2[11])) ) );


--AD1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~6 at MLABCELL_X21_Y10_N12
AD1L316 = ( AD1_E_shift_rot_result[11] & ( AD1_R_ctrl_logic & ( (AD1_R_ctrl_shift_rot) # (AD1L360) ) ) ) # ( !AD1_E_shift_rot_result[11] & ( AD1_R_ctrl_logic & ( (AD1L360 & !AD1_R_ctrl_shift_rot) ) ) ) # ( AD1_E_shift_rot_result[11] & ( !AD1_R_ctrl_logic & ( (AD1L74) # (AD1_R_ctrl_shift_rot) ) ) ) # ( !AD1_E_shift_rot_result[11] & ( !AD1_R_ctrl_logic & ( (!AD1_R_ctrl_shift_rot & AD1L74) ) ) );


--AD1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10] at FF_X16_Y10_N46
--register power-up is low

AD1_E_src1[10] = DFFEAS(AD1L749, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~6 at MLABCELL_X21_Y10_N48
AD1L359 = ( AD1_E_src1[10] & ( !AD1_R_logic_op[1] $ (((!AD1_R_logic_op[0]) # (!AD1_E_src2[10]))) ) ) # ( !AD1_E_src1[10] & ( (!AD1_R_logic_op[1] & (!AD1_R_logic_op[0] & !AD1_E_src2[10])) # (AD1_R_logic_op[1] & ((AD1_E_src2[10]))) ) );


--AD1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~7 at MLABCELL_X21_Y10_N42
AD1L315 = ( AD1_E_shift_rot_result[10] & ( ((!AD1_R_ctrl_logic & ((AD1L78))) # (AD1_R_ctrl_logic & (AD1L359))) # (AD1_R_ctrl_shift_rot) ) ) # ( !AD1_E_shift_rot_result[10] & ( (!AD1_R_ctrl_shift_rot & ((!AD1_R_ctrl_logic & ((AD1L78))) # (AD1_R_ctrl_logic & (AD1L359)))) ) );


--AD1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9] at FF_X16_Y10_N28
--register power-up is low

AD1_E_src1[9] = DFFEAS(AD1L748, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~7 at LABCELL_X19_Y10_N24
AD1L358 = ( AD1_E_src2[9] & ( !AD1_R_logic_op[1] $ (((!AD1_R_logic_op[0]) # (!AD1_E_src1[9]))) ) ) # ( !AD1_E_src2[9] & ( (!AD1_R_logic_op[1] & (!AD1_R_logic_op[0] & !AD1_E_src1[9])) # (AD1_R_logic_op[1] & ((AD1_E_src1[9]))) ) );


--AD1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~8 at LABCELL_X19_Y10_N48
AD1L314 = ( AD1L82 & ( (!AD1_R_ctrl_shift_rot & ((!AD1_R_ctrl_logic) # ((AD1L358)))) # (AD1_R_ctrl_shift_rot & (((AD1_E_shift_rot_result[9])))) ) ) # ( !AD1L82 & ( (!AD1_R_ctrl_shift_rot & (AD1_R_ctrl_logic & (AD1L358))) # (AD1_R_ctrl_shift_rot & (((AD1_E_shift_rot_result[9])))) ) );


--AD1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8] at FF_X16_Y10_N7
--register power-up is low

AD1_E_src1[8] = DFFEAS(AD1L747, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~8 at LABCELL_X19_Y10_N27
AD1L357 = ( AD1_E_src2[8] & ( !AD1_R_logic_op[1] $ (((!AD1_R_logic_op[0]) # (!AD1_E_src1[8]))) ) ) # ( !AD1_E_src2[8] & ( (!AD1_R_logic_op[1] & (!AD1_R_logic_op[0] & !AD1_E_src1[8])) # (AD1_R_logic_op[1] & ((AD1_E_src1[8]))) ) );


--AD1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~9 at LABCELL_X19_Y10_N51
AD1L313 = ( AD1L86 & ( (!AD1_R_ctrl_shift_rot & ((!AD1_R_ctrl_logic) # ((AD1L357)))) # (AD1_R_ctrl_shift_rot & (((AD1_E_shift_rot_result[8])))) ) ) # ( !AD1L86 & ( (!AD1_R_ctrl_shift_rot & (AD1_R_ctrl_logic & ((AD1L357)))) # (AD1_R_ctrl_shift_rot & (((AD1_E_shift_rot_result[8])))) ) );


--AD1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7] at FF_X13_Y9_N4
--register power-up is low

AD1_E_src1[7] = DFFEAS(AD1L746, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~9 at MLABCELL_X21_Y10_N39
AD1L356 = (!AD1_E_src2[7] & ((!AD1_R_logic_op[1] & (!AD1_E_src1[7] & !AD1_R_logic_op[0])) # (AD1_R_logic_op[1] & (AD1_E_src1[7])))) # (AD1_E_src2[7] & (!AD1_R_logic_op[1] $ (((!AD1_E_src1[7]) # (!AD1_R_logic_op[0])))));


--AD1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~10 at MLABCELL_X21_Y10_N45
AD1L312 = ( AD1L356 & ( (!AD1_R_ctrl_shift_rot & (((AD1L90)) # (AD1_R_ctrl_logic))) # (AD1_R_ctrl_shift_rot & (((AD1_E_shift_rot_result[7])))) ) ) # ( !AD1L356 & ( (!AD1_R_ctrl_shift_rot & (!AD1_R_ctrl_logic & (AD1L90))) # (AD1_R_ctrl_shift_rot & (((AD1_E_shift_rot_result[7])))) ) );


--AD1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6] at FF_X13_Y9_N34
--register power-up is low

AD1_E_src1[6] = DFFEAS(AD1L745, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~10 at LABCELL_X19_Y10_N6
AD1L355 = ( AD1_E_src1[6] & ( !AD1_R_logic_op[1] $ (((!AD1_E_src2[6]) # (!AD1_R_logic_op[0]))) ) ) # ( !AD1_E_src1[6] & ( (!AD1_R_logic_op[1] & (!AD1_E_src2[6] & !AD1_R_logic_op[0])) # (AD1_R_logic_op[1] & (AD1_E_src2[6])) ) );


--AD1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~11 at LABCELL_X19_Y10_N21
AD1L311 = ( AD1_E_shift_rot_result[6] & ( ((!AD1_R_ctrl_logic & ((AD1L94))) # (AD1_R_ctrl_logic & (AD1L355))) # (AD1_R_ctrl_shift_rot) ) ) # ( !AD1_E_shift_rot_result[6] & ( (!AD1_R_ctrl_shift_rot & ((!AD1_R_ctrl_logic & ((AD1L94))) # (AD1_R_ctrl_logic & (AD1L355)))) ) );


--V1L4 is nios_system:u0|nios_system_leds:leds|always0~3 at LABCELL_X17_Y5_N3
V1L4 = ( AD1L1044Q & ( !CC1_write_accepted ) );


--FC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~2 at LABCELL_X10_Y2_N51
FC1L5 = ( FC1L4 & ( (FC1L3 & (!AD1_W_alu_result[4] & !AD1_W_alu_result[5])) ) );


--AD1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read at FF_X21_Y8_N58
--register power-up is low

AD1_d_read = DFFEAS(AD1_d_read_nxt, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted at FF_X15_Y4_N25
--register power-up is low

CC1_read_accepted = DFFEAS(CC1L8, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0 at LABCELL_X12_Y5_N0
UB1L8 = ( CC1_write_accepted & ( (!CC1_read_accepted & (AD1_d_read & EB1L44Q)) ) ) # ( !CC1_write_accepted & ( (EB1L44Q & (((!CC1_read_accepted & AD1_d_read)) # (AD1L1044Q))) ) );


--AC7L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]~0 at LABCELL_X12_Y3_N0
AC7L18 = ( AC7_wait_latency_counter[1] & ( FC1L5 & ( (UB1L8 & !ZB7_mem_used[1]) ) ) ) # ( !AC7_wait_latency_counter[1] & ( FC1L5 & ( (UB1L8 & (!ZB7_mem_used[1] & (!AC7_wait_latency_counter[0] $ (V1L4)))) ) ) );


--AC7L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~1 at LABCELL_X12_Y3_N36
AC7L19 = (AC7L18 & (!AC7_wait_latency_counter[0] $ (!AC7_wait_latency_counter[1])));


--AC7L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~2 at LABCELL_X12_Y3_N39
AC7L20 = (AC7L18 & !AC7_wait_latency_counter[0]);


--CC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0 at LABCELL_X12_Y5_N54
CC1L9 = (!CC1_read_accepted & AD1_d_read);


--AC7_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0] at FF_X12_Y3_N43
--register power-up is low

AC7_read_latency_shift_reg[0] = DFFEAS(AC7L14, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB7_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0] at FF_X12_Y3_N47
--register power-up is low

ZB7_mem_used[0] = DFFEAS(ZB7L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB7L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|m0_write~0 at MLABCELL_X15_Y3_N9
YB7L1 = ( EB1L44Q & ( (!CC1_write_accepted & AD1L1044Q) ) );


--AC7L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~0 at LABCELL_X12_Y3_N27
AC7L12 = ( V1L1 & ( (FC1L5 & (!AC7_wait_latency_counter[0] $ (((!YB7L1) # (ZB7_mem_used[1]))))) ) );


--ZB7L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X12_Y3_N33
ZB7L5 = ( AC7L12 & ( (!ZB7_mem_used[0] & (((ZB7_mem_used[1])))) # (ZB7_mem_used[0] & (!AC7_read_latency_shift_reg[0] & ((ZB7_mem_used[1]) # (CC1L9)))) ) ) # ( !AC7L12 & ( (ZB7_mem_used[1] & ((!ZB7_mem_used[0]) # (!AC7_read_latency_shift_reg[0]))) ) );


--AD1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2] at FF_X16_Y10_N40
--register power-up is low

AD1_E_src1[2] = DFFEAS(AD1L741, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2] at FF_X15_Y8_N52
--register power-up is low

AD1_E_src2[2] = DFFEAS(AD1L775, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~11 at LABCELL_X19_Y10_N42
AD1L351 = ( AD1_E_src1[2] & ( !AD1_R_logic_op[1] $ (((!AD1_E_src2[2]) # (!AD1_R_logic_op[0]))) ) ) # ( !AD1_E_src1[2] & ( (!AD1_R_logic_op[1] & (!AD1_E_src2[2] & !AD1_R_logic_op[0])) # (AD1_R_logic_op[1] & (AD1_E_src2[2])) ) );


--AD1L307 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~12 at LABCELL_X19_Y10_N15
AD1L307 = ( AD1L351 & ( (!AD1_R_ctrl_shift_rot & (((AD1L98)) # (AD1_R_ctrl_logic))) # (AD1_R_ctrl_shift_rot & (((AD1L399Q)))) ) ) # ( !AD1L351 & ( (!AD1_R_ctrl_shift_rot & (!AD1_R_ctrl_logic & ((AD1L98)))) # (AD1_R_ctrl_shift_rot & (((AD1L399Q)))) ) );


--AD1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3] at FF_X16_Y10_N31
--register power-up is low

AD1_E_src1[3] = DFFEAS(AD1L742, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3] at FF_X15_Y8_N49
--register power-up is low

AD1_E_src2[3] = DFFEAS(AD1L776, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~12 at MLABCELL_X15_Y9_N33
AD1L352 = ( AD1_E_src1[3] & ( !AD1_R_logic_op[1] $ (((!AD1_R_logic_op[0]) # (!AD1_E_src2[3]))) ) ) # ( !AD1_E_src1[3] & ( (!AD1_R_logic_op[1] & (!AD1_R_logic_op[0] & !AD1_E_src2[3])) # (AD1_R_logic_op[1] & ((AD1_E_src2[3]))) ) );


--AD1L308 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~13 at LABCELL_X16_Y9_N27
AD1L308 = ( AD1L352 & ( AD1_R_ctrl_shift_rot & ( AD1_E_shift_rot_result[3] ) ) ) # ( !AD1L352 & ( AD1_R_ctrl_shift_rot & ( AD1_E_shift_rot_result[3] ) ) ) # ( AD1L352 & ( !AD1_R_ctrl_shift_rot & ( (AD1_R_ctrl_logic) # (AD1L102) ) ) ) # ( !AD1L352 & ( !AD1_R_ctrl_shift_rot & ( (AD1L102 & !AD1_R_ctrl_logic) ) ) );


--AD1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst at FF_X21_Y8_N17
--register power-up is low

AD1_E_new_inst = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_R_valid,  ,  , VCC);


--AD1L994 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0 at MLABCELL_X21_Y8_N9
AD1L994 = (AD1_E_new_inst & AD1_R_ctrl_st);


--CC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0 at MLABCELL_X15_Y4_N54
CC1L1 = (!CC1_write_accepted & !AD1_d_read);


--ZB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1] at FF_X7_Y2_N16
--register power-up is low

ZB2_mem_used[1] = DFFEAS(ZB2L8, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter[1] at FF_X7_Y2_N43
--register power-up is low

AC2_wait_latency_counter[1] = DFFEAS(AC2L42, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter[0] at FF_X7_Y2_N52
--register power-up is low

AC2_wait_latency_counter[0] = DFFEAS(AC2L43, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~0 at LABCELL_X10_Y2_N57
FC1L6 = ( !AD1_W_alu_result[4] & ( (FC1L3 & (AD1_W_alu_result[5] & FC1L4)) ) );


--FC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0 at LABCELL_X10_Y2_N36
FC1L8 = ( FC1L4 & ( AD1_W_alu_result[4] & ( (FC1L3 & (!AD1_W_alu_result[5] & (AD1_d_read & !CC1_read_accepted))) ) ) );


--FC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~0 at LABCELL_X10_Y2_N54
FC1L11 = ( !AD1_W_alu_result[13] & ( (AD1_W_alu_result[14] & ((!AD1_W_alu_result[12]) # (AD1_W_alu_result[11]))) ) );


--FC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~1 at LABCELL_X10_Y2_N30
FC1L12 = ( !FC1L11 & ( !FC1L5 & ( (!FC1L8 & ((!FC1L6) # ((AD1_W_alu_result[3] & !CC1L9)))) ) ) );


--AC2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg~0 at LABCELL_X7_Y2_N30
AC2L37 = ( !AC2_wait_latency_counter[1] & ( YB7L1 & ( (EB1_rst1 & (!ZB2_mem_used[1] & (FC1L12 & !AC2_wait_latency_counter[0]))) ) ) ) # ( !AC2_wait_latency_counter[1] & ( !YB7L1 & ( (EB1_rst1 & (!ZB2_mem_used[1] & (FC1L12 & AC2_wait_latency_counter[0]))) ) ) );


--ZB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] at FF_X15_Y3_N49
--register power-up is low

ZB3_mem_used[1] = DFFEAS(ZB3L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1 at LABCELL_X10_Y2_N3
FC1L9 = ( !CC1_read_accepted & ( AD1_d_read & ( AD1_W_alu_result[3] ) ) );


--YB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|m0_write~0 at LABCELL_X10_Y2_N42
YB3L1 = ( !ZB3_mem_used[1] & ( FC1L3 & ( (FC1L9 & (!AD1_W_alu_result[4] & (FC1L4 & AD1_W_alu_result[5]))) ) ) );


--AC3_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1] at FF_X15_Y3_N20
--register power-up is low

AC3_wait_latency_counter[1] = DFFEAS(AC3L18, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC3_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0] at FF_X15_Y3_N8
--register power-up is low

AC3_wait_latency_counter[0] = DFFEAS(AC3L19, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0 at MLABCELL_X15_Y3_N24
UB1L4 = ( YB7L1 & ( (!AC3_wait_latency_counter[1] & (YB3L1 & (EB1L44Q & !AC3L15Q))) ) ) # ( !YB7L1 & ( (!AC3_wait_latency_counter[1] & (YB3L1 & (EB1L44Q & AC3L15Q))) ) );


--ZB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] at FF_X17_Y4_N20
--register power-up is low

ZB5_mem_used[1] = DFFEAS(ZB5L22, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[0] at FF_X13_Y4_N56
--register power-up is low

XB2_saved_grant[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , XB2L41, RC2L2,  ,  , VCC);


--EC2_use_reg is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|use_reg at FF_X13_Y4_N50
--register power-up is low

EC2_use_reg = DFFEAS(EC2L69, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0] at FF_X12_Y8_N56
--register power-up is low

AD1_d_byteenable[0] = DFFEAS(AD1L384, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[1] at FF_X13_Y4_N32
--register power-up is low

XB2_saved_grant[1] = DFFEAS(RC2L3, GLOBAL(A1L23), !AB1_r_sync_rst,  , XB2L41,  ,  ,  ,  );


--EC2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[16]~0 at LABCELL_X12_Y4_N36
EC2L55 = ( EC2_byteen_reg[0] & ( (((XB2_saved_grant[0] & AD1_d_byteenable[0])) # (EC2_use_reg)) # (XB2_saved_grant[1]) ) ) # ( !EC2_byteen_reg[0] & ( (!EC2_use_reg & (((XB2_saved_grant[0] & AD1_d_byteenable[0])) # (XB2_saved_grant[1]))) ) );


--AD1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1] at FF_X12_Y8_N58
--register power-up is low

AD1_d_byteenable[1] = DFFEAS(AD1L381, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[17]~1 at LABCELL_X12_Y4_N45
EC2L56 = ( EC2_byteen_reg[1] & ( (((XB2_saved_grant[0] & AD1_d_byteenable[1])) # (EC2_use_reg)) # (XB2_saved_grant[1]) ) ) # ( !EC2_byteen_reg[1] & ( (!EC2_use_reg & (((XB2_saved_grant[0] & AD1_d_byteenable[1])) # (XB2_saved_grant[1]))) ) );


--EC2_count[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|count[0] at FF_X13_Y4_N53
--register power-up is low

EC2_count[0] = DFFEAS(EC2L19, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|last_cycle~0 at LABCELL_X13_Y4_N36
XB2L3 = ( !ZB5_mem_used[1] & ( EC2_count[0] & ( ((!EC2L55 & !EC2L56)) # (EB1L44Q) ) ) );


--ZB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1] at FF_X12_Y3_N55
--register power-up is low

ZB6_mem_used[1] = DFFEAS(ZB6L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[1] at FF_X12_Y3_N17
--register power-up is low

AC6_wait_latency_counter[1] = DFFEAS(AC6L10, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[0] at FF_X12_Y3_N14
--register power-up is low

AC6_wait_latency_counter[0] = DFFEAS(AC6L11, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1 at LABCELL_X12_Y3_N9
UB1L5 = ( EB1L44Q & ( !AC6_wait_latency_counter[1] & ( (FC1L8 & (!ZB6L6Q & (!YB7L1 $ (!AC6_wait_latency_counter[0])))) ) ) );


--AC7L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~1 at LABCELL_X12_Y3_N24
AC7L13 = ( V1L1 & ( (!ZB7_mem_used[1] & (FC1L5 & (!YB7L1 $ (!AC7_wait_latency_counter[0])))) ) );


--UB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2 at MLABCELL_X15_Y4_N0
UB1L6 = ( !AD1_W_alu_result[13] & ( XB2_saved_grant[0] & ( (!AD1_W_alu_result[12] & AD1_W_alu_result[14]) ) ) );


--ZB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] at FF_X12_Y5_N37
--register power-up is low

ZB1_mem_used[1] = DFFEAS(ZB1L6, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest at FF_X15_Y5_N28
--register power-up is low

U1_av_waitrequest = DFFEAS(U1L68, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~1 at MLABCELL_X15_Y5_N54
FC1L7 = ( !AD1_W_alu_result[4] & ( (!AD1_W_alu_result[3] & (FC1L3 & (AD1_W_alu_result[5] & FC1L4))) ) );


--XB1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0] at FF_X11_Y3_N49
--register power-up is low

XB1_saved_grant[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , XB1L56, RC1L2,  ,  , VCC);


--TD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest at FF_X10_Y3_N53
--register power-up is low

TD1_waitrequest = DFFEAS(TD1L198, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--ZB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] at FF_X11_Y3_N32
--register power-up is low

ZB4_mem_used[1] = DFFEAS(ZB4L11, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0 at LABCELL_X11_Y3_N39
ZB4L16 = ( !TD1L199Q & ( !ZB4_mem_used[1] ) );


--FC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0 at LABCELL_X11_Y7_N18
FC1L2 = ( AD1_W_alu_result[14] & ( AD1_W_alu_result[12] & ( (AD1_W_alu_result[11] & !AD1_W_alu_result[13]) ) ) );


--UB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0 at LABCELL_X12_Y5_N6
UB1L1 = ( ZB1_mem_used[1] & ( U1_av_waitrequest & ( (FC1L2 & (ZB4L16 & XB1_saved_grant[0])) ) ) ) # ( !ZB1_mem_used[1] & ( U1_av_waitrequest & ( ((FC1L2 & (ZB4L16 & XB1_saved_grant[0]))) # (FC1L7) ) ) ) # ( ZB1_mem_used[1] & ( !U1_av_waitrequest & ( (FC1L2 & (ZB4L16 & XB1_saved_grant[0])) ) ) ) # ( !ZB1_mem_used[1] & ( !U1_av_waitrequest & ( (FC1L2 & (ZB4L16 & XB1_saved_grant[0])) ) ) );


--UB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1 at MLABCELL_X15_Y4_N18
UB1L2 = ( XB2L3 & ( !UB1L4 & ( (!UB1L5 & (!AC7L13 & (!UB1L6 & !UB1L1))) ) ) ) # ( !XB2L3 & ( !UB1L4 & ( (!UB1L5 & (!AC7L13 & !UB1L1)) ) ) );


--CC1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer at FF_X15_Y4_N14
--register power-up is low

CC1_end_begintransfer = DFFEAS(CC1L6, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] at FF_X11_Y3_N8
--register power-up is low

AC4_read_latency_shift_reg[0] = DFFEAS(AC4L39, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_mem[0][72] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][72] at FF_X11_Y3_N14
--register power-up is low

ZB4_mem[0][72] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , ZB4L12, ZB4L14,  ,  , VCC);


--ZB4_mem[0][54] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54] at FF_X11_Y3_N17
--register power-up is low

ZB4_mem[0][54] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , ZB4L12, ZB4L15,  ,  , VCC);


--VB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0 at LABCELL_X11_Y3_N12
VB2L1 = ( ZB4_mem[0][54] & ( (AC4_read_latency_shift_reg[0] & !ZB4_mem[0][72]) ) ) # ( !ZB4_mem[0][54] & ( AC4_read_latency_shift_reg[0] ) );


--AC5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0] at FF_X17_Y4_N53
--register power-up is low

AC5_read_latency_shift_reg[0] = DFFEAS(AC5L4, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB5_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73] at FF_X17_Y4_N10
--register power-up is low

ZB5_mem[0][73] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , ZB5L23, ZB5L25,  ,  , VCC);


--ZB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] at FF_X17_Y4_N50
--register power-up is low

ZB5_mem_used[0] = DFFEAS(ZB5L20, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5_rp_valid is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|rp_valid at LABCELL_X17_Y4_N24
YB5_rp_valid = ( AC5_read_latency_shift_reg[0] ) # ( !AC5_read_latency_shift_reg[0] & ( (ZB5_mem_used[0] & ZB5_mem[0][73]) ) );


--ZB5_mem[0][19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][19] at FF_X17_Y4_N8
--register power-up is low

ZB5_mem[0][19] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , ZB5L23, ZB5L26,  ,  , VCC);


--TC5_burst_uncompress_address_base[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] at FF_X17_Y4_N34
--register power-up is low

TC5_burst_uncompress_address_base[1] = DFFEAS(TC5L11, GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5L2,  ,  ,  ,  );


--TC5_burst_uncompress_address_offset[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] at FF_X17_Y4_N32
--register power-up is low

TC5_burst_uncompress_address_offset[1] = DFFEAS(TC5_p1_burst_uncompress_address_offset[1], GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5L2,  ,  ,  ,  );


--TC5L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0 at LABCELL_X17_Y4_N6
TC5L18 = ( ZB5_mem[0][19] & ( AC5_read_latency_shift_reg[0] & ( (!ZB5_mem_used[0] & (!TC5_burst_uncompress_address_base[1] & !TC5_burst_uncompress_address_offset[1])) ) ) ) # ( !ZB5_mem[0][19] & ( AC5_read_latency_shift_reg[0] & ( ((!TC5_burst_uncompress_address_base[1] & !TC5_burst_uncompress_address_offset[1])) # (ZB5_mem_used[0]) ) ) ) # ( ZB5_mem[0][19] & ( !AC5_read_latency_shift_reg[0] & ( (!TC5_burst_uncompress_address_base[1] & (!TC5_burst_uncompress_address_offset[1] & ((!ZB5_mem_used[0]) # (!ZB5_mem[0][73])))) ) ) ) # ( !ZB5_mem[0][19] & ( !AC5_read_latency_shift_reg[0] & ( (!ZB5_mem_used[0] & (!TC5_burst_uncompress_address_base[1] & ((!TC5_burst_uncompress_address_offset[1])))) # (ZB5_mem_used[0] & (((!TC5_burst_uncompress_address_base[1] & !TC5_burst_uncompress_address_offset[1])) # (ZB5_mem[0][73]))) ) ) );


--ZB5_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74] at FF_X12_Y7_N44
--register power-up is low

ZB5_mem[0][74] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , ZB5L23, ZB5L27,  ,  , VCC);


--ZB5_mem[0][42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][42] at FF_X21_Y6_N43
--register power-up is low

ZB5_mem[0][42] = DFFEAS(ZB5L5, GLOBAL(A1L23), !AB1_r_sync_rst,  , ZB5L23,  ,  ,  ,  );


--EC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|always10~0 at LABCELL_X12_Y7_N42
EC1L1 = (ZB5_mem[0][42] & !ZB5_mem[0][74]);


--ZB5_mem[0][54] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54] at FF_X12_Y7_N38
--register power-up is low

ZB5_mem[0][54] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , ZB5L23, ZB5L29,  ,  , VCC);


--ZB5_mem[0][36] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][36] at FF_X12_Y7_N41
--register power-up is low

ZB5_mem[0][36] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , ZB5L23, ZB5L30,  ,  , VCC);


--VB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src1_valid~0 at LABCELL_X12_Y7_N39
VB3L2 = ( ZB5_mem[0][36] & ( ZB5_mem[0][54] ) );


--AC1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] at FF_X15_Y5_N53
--register power-up is low

AC1_read_latency_shift_reg[0] = DFFEAS(AC1L36, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg[0] at FF_X7_Y2_N49
--register power-up is low

AC2_read_latency_shift_reg[0] = DFFEAS(AC2L38, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] at FF_X15_Y3_N35
--register power-up is low

AC3_read_latency_shift_reg[0] = DFFEAS(AC3L11, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg[0] at FF_X12_Y3_N8
--register power-up is low

AC6_read_latency_shift_reg[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , UB1L5,  ,  , VCC);


--MC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0 at LABCELL_X16_Y3_N15
MC1L2 = ( !AC1_read_latency_shift_reg[0] & ( !AC3_read_latency_shift_reg[0] & ( (!AC6L5Q & (!AC7_read_latency_shift_reg[0] & !AC2_read_latency_shift_reg[0])) ) ) );


--MC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1 at LABCELL_X12_Y7_N18
MC1_WideOr1 = ( TC5L18 & ( !VB2L1 & ( (MC1L2 & (((!YB5_rp_valid) # (VB3L2)) # (EC1L1))) ) ) ) # ( !TC5L18 & ( !VB2L1 & ( (MC1L2 & ((!YB5_rp_valid) # (VB3L2))) ) ) );


--CC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1 at MLABCELL_X15_Y4_N6
CC1L2 = ( CC1_write_accepted & ( CC1_end_begintransfer & ( (!AD1_d_read & (AD1_d_write)) # (AD1_d_read & ((!MC1_WideOr1))) ) ) ) # ( !CC1_write_accepted & ( CC1_end_begintransfer & ( (!AD1_d_read & (AD1_d_write & ((EB1L44Q)))) # (AD1_d_read & (((!MC1_WideOr1)))) ) ) ) # ( CC1_write_accepted & ( !CC1_end_begintransfer & ( (!AD1_d_read & (AD1_d_write)) # (AD1_d_read & ((!MC1_WideOr1))) ) ) ) # ( !CC1_write_accepted & ( !CC1_end_begintransfer & ( (!MC1_WideOr1 & AD1_d_read) ) ) );


--AD1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall at MLABCELL_X15_Y4_N36
AD1_E_st_stall = ( AD1_d_write & ( UB1L2 & ( (!CC1L2) # (((CC1L1 & !AC2L37)) # (AD1L994)) ) ) ) # ( !AD1_d_write & ( UB1L2 & ( AD1L994 ) ) ) # ( AD1_d_write & ( !UB1L2 & ( (!CC1L2) # (AD1L994) ) ) ) # ( !AD1_d_write & ( !UB1L2 & ( AD1L994 ) ) );


--AC3L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0 at LABCELL_X10_Y2_N12
AC3L7 = ( ZB3_mem_used[1] & ( AC3L15Q & ( !AC3L17Q ) ) ) # ( !ZB3_mem_used[1] & ( AC3L15Q & ( (!AC3L17Q & ((!FC1L9) # ((!FC1L6) # (!YB7L1)))) ) ) ) # ( !ZB3_mem_used[1] & ( !AC3L15Q & ( (FC1L9 & (FC1L6 & (!AC3L17Q & YB7L1))) ) ) );


--UB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2 at MLABCELL_X15_Y4_N51
UB1L3 = ( XB2L3 & ( YB3L1 & ( (!UB1L6 & (!UB1L1 & ((!AC3L7) # (!EB1L44Q)))) ) ) ) # ( !XB2L3 & ( YB3L1 & ( (!UB1L1 & ((!AC3L7) # (!EB1L44Q))) ) ) ) # ( XB2L3 & ( !YB3L1 & ( (!UB1L6 & !UB1L1) ) ) ) # ( !XB2L3 & ( !YB3L1 & ( !UB1L1 ) ) );


--CC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2 at MLABCELL_X15_Y4_N30
CC1L3 = ( CC1L1 & ( AC2L37 & ( CC1L2 ) ) ) # ( !CC1L1 & ( AC2L37 & ( CC1L2 ) ) ) # ( CC1L1 & ( !AC2L37 & ( (CC1L2 & (((!UB1L3) # (AC7L13)) # (UB1L5))) ) ) ) # ( !CC1L1 & ( !AC2L37 & ( CC1L2 ) ) );


--CC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0 at MLABCELL_X15_Y4_N42
CC1L11 = ( CC1_write_accepted & ( AC2L37 & ( !CC1L3 ) ) ) # ( !CC1_write_accepted & ( AC2L37 & ( (!CC1L3 & (AD1_d_write & EB1L44Q)) ) ) ) # ( CC1_write_accepted & ( !AC2L37 & ( !CC1L3 ) ) ) # ( !CC1_write_accepted & ( !AC2L37 & ( (!UB1L2 & (!CC1L3 & (AD1_d_write & EB1L44Q))) ) ) );


--EB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state at FF_X2_Y1_N44
--register power-up is low

EB1_state = AMPP_FUNCTION(A1L5, EB1L53, !N1_clr_reg);


--EB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid at FF_X2_Y1_N2
--register power-up is low

EB1_user_saw_rvalid = AMPP_FUNCTION(A1L5, EB1L89, !N1_clr_reg, GND);


--EB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0 at LABCELL_X2_Y1_N6
EB1L76 = AMPP_FUNCTION(!EB1_td_shift[9], !N1_irf_reg[1][0], !EB1_user_saw_rvalid, !EB1_state, !EB1_count[1], !A1L6);


--EB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav at FF_X2_Y1_N56
--register power-up is low

EB1_tck_t_dav = AMPP_FUNCTION(A1L5, EB1L62, !N1_clr_reg);


--EB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1] at FF_X1_Y3_N25
--register power-up is low

EB1_td_shift[1] = AMPP_FUNCTION(A1L5, EB1L80, !N1_clr_reg, EB1L65);


--EB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9] at FF_X2_Y1_N17
--register power-up is low

EB1_count[9] = AMPP_FUNCTION(A1L5, EB1L17, !N1_clr_reg, EB1L65);


--EB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid at FF_X13_Y1_N49
--register power-up is low

EB1_rvalid = AMPP_FUNCTION(A1L23, EB1_rvalid0, !AB1_r_sync_rst, GND);


--EB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1 at LABCELL_X2_Y1_N36
EB1L77 = AMPP_FUNCTION(!EB1_td_shift[1], !EB1L76, !EB1_count[9], !EB1_rvalid, !EB1_state, !EB1_tck_t_dav);


--EB1L65 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 at LABCELL_X2_Y1_N57
EB1L65 = AMPP_FUNCTION(!Q1_state[3], !H1_splitter_nodes_receive_0[3], !N1_virtual_ir_scan_reg, !Q1_state[4]);


--YD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 at FF_X1_Y4_N52
--register power-up is low

YD3_din_s1 = DFFEAS( , A1L5,  ,  ,  , LD1_monitor_ready,  ,  , VCC);


--TD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] at FF_X4_Y4_N44
--register power-up is low

TD1_MonDReg[0] = DFFEAS(TD1L118, GLOBAL(A1L23),  ,  , TD1L52,  ,  ,  ,  );


--WD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8 at MLABCELL_X3_Y4_N51
WD1L58 = ( WD1_sr[2] & ( ((!N1_irf_reg[2][1] & ((TD1_MonDReg[0]))) # (N1_irf_reg[2][1] & (JD1_break_readreg[0]))) # (UD1L3) ) ) # ( !WD1_sr[2] & ( (!UD1L3 & ((!N1_irf_reg[2][1] & ((TD1_MonDReg[0]))) # (N1_irf_reg[2][1] & (JD1_break_readreg[0])))) ) );


--WD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~9 at LABCELL_X1_Y3_N6
WD1L15 = ( N1_irf_reg[2][0] & ( (!H1_splitter_nodes_receive_1[3]) # ((!Q1_state[4]) # (N1_virtual_ir_scan_reg)) ) );


--WD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]~10 at LABCELL_X1_Y3_N9
WD1L16 = ( !N1_virtual_ir_scan_reg & ( (H1_splitter_nodes_receive_1[3] & ((Q1_state[3]) # (Q1_state[4]))) ) );


--UD1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir at LABCELL_X1_Y3_N36
UD1_virtual_state_uir = ( Q1_state[8] & ( N1_virtual_ir_scan_reg & ( H1_splitter_nodes_receive_1[3] ) ) );


--YD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 at FF_X1_Y4_N28
--register power-up is low

YD2_din_s1 = DFFEAS( , A1L5,  ,  ,  , AD1_hbreak_enabled,  ,  , VCC);


--AD1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg at FF_X10_Y9_N1
--register power-up is low

AD1_R_wr_dst_reg = DFFEAS(AD1_D_wr_dst_reg, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid at FF_X21_Y8_N14
--register power-up is low

AD1_W_valid = DFFEAS(AD1L875, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren at LABCELL_X13_Y9_N15
AD1_W_rf_wren = ( AD1_W_valid & ( AB1_r_sync_rst ) ) # ( !AD1_W_valid & ( AB1_r_sync_rst ) ) # ( AD1_W_valid & ( !AB1_r_sync_rst & ( AD1_R_wr_dst_reg ) ) );


--AD1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld at FF_X17_Y8_N1
--register power-up is low

AD1_R_ctrl_ld = DFFEAS(AD1L225, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result at FF_X13_Y9_N43
--register power-up is low

AD1_W_cmp_result = DFFEAS(AD1L340, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0] at FF_X15_Y8_N31
--register power-up is low

AD1_W_control_rd_data[0] = DFFEAS(AD1L341, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0] at FF_X10_Y9_N11
--register power-up is low

AD1_R_dst_regnum[0] = DFFEAS(AD1L251, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1] at FF_X10_Y9_N38
--register power-up is low

AD1_R_dst_regnum[1] = DFFEAS(AD1L253, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2] at FF_X10_Y9_N56
--register power-up is low

AD1_R_dst_regnum[2] = DFFEAS(AD1L255, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3] at FF_X10_Y9_N59
--register power-up is low

AD1_R_dst_regnum[3] = DFFEAS(AD1L257, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4] at FF_X10_Y9_N8
--register power-up is low

AD1_R_dst_regnum[4] = DFFEAS(AD1L259, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3] at FF_X10_Y7_N8
--register power-up is low

AB1_altera_reset_synchronizer_int_chain[3] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , AB1_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--AB1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2] at FF_X10_Y7_N29
--register power-up is low

AB1_altera_reset_synchronizer_int_chain[2] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , AB1_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--AB1_r_sync_rst_chain[2] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2] at FF_X10_Y7_N14
--register power-up is low

AB1_r_sync_rst_chain[2] = DFFEAS(AB1L20, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AB1L19 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~0 at LABCELL_X10_Y7_N21
AB1L19 = (AB1_r_sync_rst_chain[2] & AB1_altera_reset_synchronizer_int_chain[2]);


--AD1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11] at FF_X15_Y6_N13
--register power-up is low

AD1_D_iw[11] = DFFEAS(AD1L644, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  ,  ,  );


--AD1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13] at FF_X15_Y6_N32
--register power-up is low

AD1_D_iw[13] = DFFEAS(AD1L648, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  ,  ,  );


--AD1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15] at FF_X17_Y6_N13
--register power-up is low

AD1_D_iw[15] = DFFEAS(AD1L652, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  ,  ,  );


--AD1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16] at FF_X15_Y7_N50
--register power-up is low

AD1_D_iw[16] = DFFEAS(AD1L654, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  ,  ,  );


--AD1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0 at LABCELL_X16_Y11_N48
AD1L587 = ( !AD1_D_iw[11] & ( AD1_D_iw[15] & ( (AD1_D_iw[14] & (!AD1_D_iw[13] & (!AD1_D_iw[16] & AD1_D_iw[12]))) ) ) );


--AD1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1] at FF_X17_Y6_N47
--register power-up is low

AD1_D_iw[1] = DFFEAS(AD1L624, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  ,  ,  );


--AD1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3] at FF_X17_Y6_N26
--register power-up is low

AD1_D_iw[3] = DFFEAS(AD1L628, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  ,  ,  );


--AD1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4] at FF_X16_Y6_N43
--register power-up is low

AD1_D_iw[4] = DFFEAS(AD1L630, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  ,  ,  );


--AD1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5] at FF_X17_Y6_N19
--register power-up is low

AD1_D_iw[5] = DFFEAS(AD1L632, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  ,  ,  );


--AD1L572 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0 at LABCELL_X11_Y8_N30
AD1L572 = ( AD1_D_iw[5] & ( !AD1_D_iw[0] & ( (AD1_D_iw[4] & (!AD1_D_iw[2] & (AD1_D_iw[3] & AD1_D_iw[1]))) ) ) );


--AD1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1 at LABCELL_X16_Y11_N51
AD1L588 = ( !AD1_D_iw[15] & ( AD1_D_iw[11] & ( (AD1_D_iw[14] & (!AD1_D_iw[13] & (AD1_D_iw[12] & !AD1_D_iw[16]))) ) ) );


--AD1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0 at LABCELL_X11_Y9_N21
AD1L204 = ( AD1_D_iw[15] & ( !AD1_D_iw[14] ) );


--AD1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0 at LABCELL_X11_Y9_N39
AD1L226 = ( AD1_D_iw[12] & ( (AD1_D_iw[13] & (!AD1_D_iw[16] & (!AD1_D_iw[11] & AD1L572))) ) );


--AD1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right at FF_X11_Y9_N10
--register power-up is low

AD1_R_ctrl_shift_rot_right = DFFEAS(AD1L240, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L444 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~0 at LABCELL_X18_Y10_N27
AD1L444 = (!AD1_R_ctrl_shift_rot_right & (AD1_E_shift_rot_result[4])) # (AD1_R_ctrl_shift_rot_right & ((AD1_E_shift_rot_result[6])));


--AD1L298 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0 at LABCELL_X13_Y9_N27
AD1L298 = ( AD1_D_iw[15] & ( (AD1_D_iw[4]) # (AD1L572) ) ) # ( !AD1_D_iw[15] & ( (!AD1L572 & AD1_D_iw[4]) ) );


--AD1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2 at LABCELL_X13_Y11_N48
AD1L589 = ( !AD1_D_iw[15] & ( AD1_D_iw[14] & ( (!AD1_D_iw[16] & (!AD1_D_iw[12] & (!AD1_D_iw[11] & !AD1_D_iw[13]))) ) ) );


--AD1L573 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1 at LABCELL_X13_Y8_N21
AD1L573 = ( AD1_D_iw[3] & ( !AD1_D_iw[2] & ( (!AD1_D_iw[0] & (!AD1_D_iw[4] & (AD1_D_iw[5] & !AD1_D_iw[1]))) ) ) );


--AD1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2 at LABCELL_X13_Y8_N48
AD1L574 = ( !AD1_D_iw[1] & ( AD1_D_iw[3] & ( (!AD1_D_iw[2] & (!AD1_D_iw[4] & (!AD1_D_iw[0] & !AD1_D_iw[5]))) ) ) );


--AD1L575 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3 at LABCELL_X11_Y8_N48
AD1L575 = ( AD1_D_iw[2] & ( !AD1_D_iw[5] & ( (AD1_D_iw[3] & (AD1_D_iw[1] & (!AD1_D_iw[0] & !AD1_D_iw[4]))) ) ) );


--AD1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4 at LABCELL_X17_Y8_N30
AD1L576 = ( !AD1_D_iw[4] & ( AD1_D_iw[1] & ( (!AD1_D_iw[5] & (!AD1_D_iw[3] & (!AD1_D_iw[0] & AD1_D_iw[2]))) ) ) );


--AD1L577 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5 at LABCELL_X13_Y8_N30
AD1L577 = ( AD1_D_iw[3] & ( !AD1_D_iw[5] & ( (!AD1_D_iw[2] & (!AD1_D_iw[1] & (!AD1_D_iw[0] & AD1_D_iw[4]))) ) ) );


--AD1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6 at LABCELL_X13_Y8_N12
AD1L578 = ( !AD1_D_iw[2] & ( !AD1_D_iw[4] & ( (!AD1_D_iw[3] & (AD1_D_iw[5] & (!AD1_D_iw[0] & !AD1_D_iw[1]))) ) ) );


--AD1L296 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0 at LABCELL_X13_Y9_N36
AD1L296 = (AD1L298) # (AD1L195);


--AD1L297 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1 at LABCELL_X13_Y9_N24
AD1L297 = ( AD1_D_iw[14] & ( (AD1_D_iw[3]) # (AD1L572) ) ) # ( !AD1_D_iw[14] & ( (!AD1L572 & AD1_D_iw[3]) ) );


--AD1L295 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1 at LABCELL_X13_Y9_N39
AD1L295 = ( AD1L297 ) # ( !AD1L297 & ( AD1L195 ) );


--AD1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R at FF_X21_Y8_N26
--register power-up is low

AD1_E_valid_from_R = DFFEAS(AD1L571, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br at FF_X13_Y8_N16
--register power-up is low

AD1_R_ctrl_br = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1L708,  ,  , VCC);


--AD1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid at FF_X12_Y7_N22
--register power-up is low

AD1_R_valid = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_D_valid,  ,  , VCC);


--AD1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr at FF_X10_Y9_N13
--register power-up is low

AD1_R_ctrl_retaddr = DFFEAS(AD1L235, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L754 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0 at MLABCELL_X21_Y8_N18
AD1L754 = ( AD1_R_ctrl_br & ( ((AD1_R_valid & AD1_R_ctrl_retaddr)) # (AD1_E_valid_from_R) ) ) # ( !AD1_R_ctrl_br & ( (AD1_R_valid & AD1_R_ctrl_retaddr) ) );


--AD1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct at FF_X17_Y8_N49
--register power-up is low

AD1_R_ctrl_jmp_direct = DFFEAS(AD1L223, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L755 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1 at LABCELL_X16_Y8_N51
AD1L755 = ( AD1_R_ctrl_jmp_direct & ( AD1_E_valid_from_R ) );


--AD1L744 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~2 at LABCELL_X16_Y10_N15
AD1L744 = ( FD1_q_b[5] & ( AD1L755 & ( (!AD1L754 & (AD1L271Q)) # (AD1L754 & ((AD1L2))) ) ) ) # ( !FD1_q_b[5] & ( AD1L755 & ( (!AD1L754 & (AD1L271Q)) # (AD1L754 & ((AD1L2))) ) ) ) # ( FD1_q_b[5] & ( !AD1L755 & ( (!AD1L754) # (AD1L2) ) ) ) # ( !FD1_q_b[5] & ( !AD1L755 & ( (AD1L754 & AD1L2) ) ) );


--AD1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot at FF_X11_Y9_N7
--register power-up is low

AD1_R_ctrl_src_imm5_shift_rot = DFFEAS(AD1L245, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16 at FF_X17_Y8_N22
--register power-up is low

AD1_R_ctrl_hi_imm16 = DFFEAS(AD1L216, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero at FF_X10_Y9_N31
--register power-up is low

AD1_R_ctrl_force_src2_zero = DFFEAS(AD1L215, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L536 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]~0 at MLABCELL_X15_Y8_N3
AD1L536 = ( AD1_R_ctrl_hi_imm16 ) # ( !AD1_R_ctrl_hi_imm16 & ( (AD1_R_ctrl_src_imm5_shift_rot) # (AD1L713Q) ) );


--AD1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm at FF_X10_Y9_N50
--register power-up is low

AD1_R_src2_use_imm = DFFEAS(AD1L780, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub at FF_X10_Y9_N19
--register power-up is low

AD1_E_alu_sub = DFFEAS(AD1L339, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3 at LABCELL_X13_Y11_N42
AD1L590 = ( AD1_D_iw[12] & ( !AD1_D_iw[15] & ( (AD1_D_iw[16] & (AD1_D_iw[13] & (!AD1_D_iw[11] & !AD1_D_iw[14]))) ) ) );


--AD1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl at LABCELL_X19_Y11_N51
AD1_D_op_rdctl = ( AD1L590 & ( AD1L572 ) );


--AD1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4 at LABCELL_X13_Y11_N24
AD1L591 = ( !AD1_D_iw[11] & ( AD1_D_iw[15] & ( (!AD1_D_iw[14] & (!AD1_D_iw[12] & (!AD1_D_iw[16] & !AD1_D_iw[13]))) ) ) );


--AD1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5 at LABCELL_X13_Y11_N54
AD1L592 = ( AD1_D_iw[15] & ( !AD1_D_iw[14] & ( (AD1_D_iw[16] & (!AD1_D_iw[12] & (!AD1_D_iw[11] & !AD1_D_iw[13]))) ) ) );


--AD1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0 at LABCELL_X9_Y8_N36
AD1L201 = ( AD1L196 & ( AD1L592 & ( AD1L572 ) ) ) # ( !AD1L196 & ( AD1L592 & ( AD1L572 ) ) ) # ( AD1L196 & ( !AD1L592 & ( AD1L572 ) ) ) # ( !AD1L196 & ( !AD1L592 & ( (AD1L591 & AD1L572) ) ) );


--AD1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7 at LABCELL_X13_Y8_N33
AD1L579 = ( AD1_D_iw[5] & ( !AD1_D_iw[3] & ( (!AD1_D_iw[2] & (!AD1_D_iw[1] & (AD1_D_iw[4] & !AD1_D_iw[0]))) ) ) );


--AD1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8 at LABCELL_X13_Y8_N57
AD1L580 = ( AD1_D_iw[4] & ( !AD1_D_iw[0] & ( (!AD1_D_iw[3] & (!AD1_D_iw[5] & (!AD1_D_iw[1] & !AD1_D_iw[2]))) ) ) );


--AD1L708 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0 at LABCELL_X13_Y8_N24
AD1L708 = ( AD1_D_iw[1] & ( AD1_D_iw[2] & ( (!AD1_D_iw[0] & ((!AD1_D_iw[4]) # ((!AD1_D_iw[5]) # (!AD1_D_iw[3])))) ) ) );


--AD1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1 at LABCELL_X13_Y8_N9
AD1L202 = ( !AD1L708 & ( (!AD1L574 & !AD1L580) ) );


--AD1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~2 at LABCELL_X13_Y8_N36
AD1L203 = ( AD1L573 & ( AD1L202 ) ) # ( !AD1L573 & ( AD1L202 & ( (((AD1L577) # (AD1L201)) # (AD1L578)) # (AD1L579) ) ) ) # ( AD1L573 & ( !AD1L202 ) ) # ( !AD1L573 & ( !AD1L202 ) );


--AD1L443 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~1 at LABCELL_X18_Y10_N21
AD1L443 = (!AD1_R_ctrl_shift_rot_right & ((AD1_E_shift_rot_result[3]))) # (AD1_R_ctrl_shift_rot_right & (AD1_E_shift_rot_result[5]));


--AD1L778 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0 at MLABCELL_X15_Y10_N6
AD1L778 = ( !AD1_R_ctrl_src_imm5_shift_rot & ( !AD1_R_src2_use_imm ) );


--AD1L777 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~1 at MLABCELL_X15_Y8_N18
AD1L777 = ( !AD1_R_ctrl_hi_imm16 & ( (!AD1L713Q & ((!AD1L778 & ((AD1_D_iw[10]))) # (AD1L778 & (FD2_q_b[4])))) ) );


--AD1L743 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~3 at LABCELL_X16_Y10_N21
AD1L743 = ( AD1L754 & ( AD1L6 ) ) # ( !AD1L754 & ( AD1L6 & ( (!AD1L755 & ((FD1_q_b[4]))) # (AD1L755 & (AD1_D_iw[8])) ) ) ) # ( !AD1L754 & ( !AD1L6 & ( (!AD1L755 & ((FD1_q_b[4]))) # (AD1L755 & (AD1_D_iw[8])) ) ) );


--AD1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~2 at LABCELL_X18_Y10_N48
AD1L453 = ( AD1_E_shift_rot_result[15] & ( (AD1_E_shift_rot_result[13]) # (AD1_R_ctrl_shift_rot_right) ) ) # ( !AD1_E_shift_rot_result[15] & ( (!AD1_R_ctrl_shift_rot_right & AD1_E_shift_rot_result[13]) ) );


--AD1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18] at FF_X13_Y6_N43
--register power-up is low

AD1_D_iw[18] = DFFEAS(AD1L656, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  ,  ,  );


--AD1L753 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~4 at LABCELL_X13_Y9_N54
AD1L753 = ( AD1L754 & ( AD1L10 ) ) # ( !AD1L754 & ( AD1L10 & ( (!AD1L755 & (FD1_q_b[14])) # (AD1L755 & ((AD1_D_iw[18]))) ) ) ) # ( !AD1L754 & ( !AD1L10 & ( (!AD1L755 & (FD1_q_b[14])) # (AD1L755 & ((AD1_D_iw[18]))) ) ) );


--AD1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20] at FF_X15_Y7_N34
--register power-up is low

AD1_D_iw[20] = DFFEAS(AD1L658, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  ,  ,  );


--AD1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~3 at LABCELL_X18_Y10_N30
AD1L452 = ( AD1_E_shift_rot_result[12] & ( (!AD1_R_ctrl_shift_rot_right) # (AD1L415Q) ) ) # ( !AD1_E_shift_rot_result[12] & ( (AD1_R_ctrl_shift_rot_right & AD1L415Q) ) );


--AD1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19] at FF_X15_Y7_N19
--register power-up is low

AD1_D_iw[19] = DFFEAS(AD1L657, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  ,  ,  );


--AD1L752 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~5 at LABCELL_X16_Y10_N48
AD1L752 = ( AD1L14 & ( AD1L755 & ( (AD1L754) # (AD1_D_iw[17]) ) ) ) # ( !AD1L14 & ( AD1L755 & ( (AD1_D_iw[17] & !AD1L754) ) ) ) # ( AD1L14 & ( !AD1L755 & ( (AD1L754) # (FD1_q_b[13]) ) ) ) # ( !AD1L14 & ( !AD1L755 & ( (FD1_q_b[13] & !AD1L754) ) ) );


--AD1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~4 at LABCELL_X18_Y10_N15
AD1L451 = ( AD1_E_shift_rot_result[13] & ( (AD1_R_ctrl_shift_rot_right) # (AD1_E_shift_rot_result[11]) ) ) # ( !AD1_E_shift_rot_result[13] & ( (AD1_E_shift_rot_result[11] & !AD1_R_ctrl_shift_rot_right) ) );


--AD1L751 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~6 at LABCELL_X16_Y10_N54
AD1L751 = ( AD1L755 & ( AD1L18 & ( (AD1L754) # (AD1_D_iw[16]) ) ) ) # ( !AD1L755 & ( AD1L18 & ( (AD1L754) # (FD1_q_b[12]) ) ) ) # ( AD1L755 & ( !AD1L18 & ( (AD1_D_iw[16] & !AD1L754) ) ) ) # ( !AD1L755 & ( !AD1L18 & ( (FD1_q_b[12] & !AD1L754) ) ) );


--AD1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~5 at LABCELL_X18_Y10_N42
AD1L450 = ( AD1_E_shift_rot_result[12] & ( (AD1_R_ctrl_shift_rot_right) # (AD1_E_shift_rot_result[10]) ) ) # ( !AD1_E_shift_rot_result[12] & ( (AD1_E_shift_rot_result[10] & !AD1_R_ctrl_shift_rot_right) ) );


--AD1L750 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~7 at LABCELL_X16_Y10_N0
AD1L750 = ( AD1L754 & ( AD1L22 ) ) # ( !AD1L754 & ( (!AD1L755 & ((FD1_q_b[11]))) # (AD1L755 & (AD1_D_iw[15])) ) );


--AD1L449 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~6 at LABCELL_X18_Y10_N12
AD1L449 = (!AD1_R_ctrl_shift_rot_right & ((AD1_E_shift_rot_result[9]))) # (AD1_R_ctrl_shift_rot_right & (AD1_E_shift_rot_result[11]));


--AD1L749 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~8 at LABCELL_X16_Y10_N45
AD1L749 = ( AD1L754 & ( AD1_D_iw[14] & ( AD1L26 ) ) ) # ( !AD1L754 & ( AD1_D_iw[14] & ( (AD1L755) # (FD1_q_b[10]) ) ) ) # ( AD1L754 & ( !AD1_D_iw[14] & ( AD1L26 ) ) ) # ( !AD1L754 & ( !AD1_D_iw[14] & ( (FD1_q_b[10] & !AD1L755) ) ) );


--AD1L448 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~7 at LABCELL_X18_Y10_N45
AD1L448 = ( AD1_R_ctrl_shift_rot_right & ( AD1_E_shift_rot_result[10] ) ) # ( !AD1_R_ctrl_shift_rot_right & ( AD1_E_shift_rot_result[8] ) );


--AD1L748 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~9 at LABCELL_X16_Y10_N27
AD1L748 = ( AD1L30 & ( AD1L755 & ( (AD1_D_iw[13]) # (AD1L754) ) ) ) # ( !AD1L30 & ( AD1L755 & ( (!AD1L754 & AD1_D_iw[13]) ) ) ) # ( AD1L30 & ( !AD1L755 & ( (AD1L754) # (FD1_q_b[9]) ) ) ) # ( !AD1L30 & ( !AD1L755 & ( (FD1_q_b[9] & !AD1L754) ) ) );


--AD1L447 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~8 at LABCELL_X18_Y10_N0
AD1L447 = (!AD1_R_ctrl_shift_rot_right & ((AD1L407Q))) # (AD1_R_ctrl_shift_rot_right & (AD1_E_shift_rot_result[9]));


--AD1L747 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~10 at LABCELL_X16_Y10_N6
AD1L747 = ( FD1_q_b[8] & ( AD1_D_iw[12] & ( (!AD1L754) # (AD1L34) ) ) ) # ( !FD1_q_b[8] & ( AD1_D_iw[12] & ( (!AD1L754 & (AD1L755)) # (AD1L754 & ((AD1L34))) ) ) ) # ( FD1_q_b[8] & ( !AD1_D_iw[12] & ( (!AD1L754 & (!AD1L755)) # (AD1L754 & ((AD1L34))) ) ) ) # ( !FD1_q_b[8] & ( !AD1_D_iw[12] & ( (AD1L34 & AD1L754) ) ) );


--AD1L446 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~9 at LABCELL_X18_Y10_N3
AD1L446 = (!AD1_R_ctrl_shift_rot_right & ((AD1_E_shift_rot_result[6]))) # (AD1_R_ctrl_shift_rot_right & (AD1_E_shift_rot_result[8]));


--AD1L746 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~11 at LABCELL_X13_Y9_N3
AD1L746 = ( AD1L754 & ( AD1L755 & ( AD1L38 ) ) ) # ( !AD1L754 & ( AD1L755 & ( AD1_D_iw[11] ) ) ) # ( AD1L754 & ( !AD1L755 & ( AD1L38 ) ) ) # ( !AD1L754 & ( !AD1L755 & ( FD1_q_b[7] ) ) );


--AD1L445 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~10 at LABCELL_X18_Y10_N33
AD1L445 = (!AD1_R_ctrl_shift_rot_right & ((AD1L404Q))) # (AD1_R_ctrl_shift_rot_right & (AD1L407Q));


--AD1L745 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~12 at LABCELL_X13_Y9_N33
AD1L745 = ( AD1L754 & ( AD1L755 & ( AD1L42 ) ) ) # ( !AD1L754 & ( AD1L755 & ( AD1_D_iw[10] ) ) ) # ( AD1L754 & ( !AD1L755 & ( AD1L42 ) ) ) # ( !AD1L754 & ( !AD1L755 & ( FD1_q_b[6] ) ) );


--AD1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt at MLABCELL_X21_Y8_N57
AD1_d_read_nxt = ( MC1_WideOr1 & ( ((AD1_E_new_inst & AD1_R_ctrl_ld)) # (AD1_d_read) ) ) # ( !MC1_WideOr1 & ( (AD1_E_new_inst & AD1_R_ctrl_ld) ) );


--CC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0 at MLABCELL_X15_Y4_N24
CC1L8 = ( CC1_read_accepted & ( AC2L37 & ( MC1_WideOr1 ) ) ) # ( !CC1_read_accepted & ( AC2L37 & ( (MC1_WideOr1 & (AD1_d_read & EB1L44Q)) ) ) ) # ( CC1_read_accepted & ( !AC2L37 & ( MC1_WideOr1 ) ) ) # ( !CC1_read_accepted & ( !AC2L37 & ( (!UB1L2 & (MC1_WideOr1 & (AD1_d_read & EB1L44Q))) ) ) );


--AC7L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~2 at LABCELL_X12_Y3_N42
AC7L14 = (CC1L9 & AC7L13);


--ZB7L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X12_Y3_N45
ZB7L3 = ( ZB7_mem_used[1] & ( ((CC1L9 & AC7L13)) # (ZB7_mem_used[0]) ) ) # ( !ZB7_mem_used[1] & ( (!CC1L9 & (((!AC7_read_latency_shift_reg[0] & ZB7_mem_used[0])))) # (CC1L9 & (((!AC7_read_latency_shift_reg[0] & ZB7_mem_used[0])) # (AC7L13))) ) );


--AD1L441 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~11 at LABCELL_X18_Y10_N57
AD1L441 = ( AD1_E_shift_rot_result[1] & ( (!AD1_R_ctrl_shift_rot_right) # (AD1_E_shift_rot_result[3]) ) ) # ( !AD1_E_shift_rot_result[1] & ( (AD1_R_ctrl_shift_rot_right & AD1_E_shift_rot_result[3]) ) );


--AD1L741 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~13 at LABCELL_X16_Y10_N39
AD1L741 = ( AD1L754 & ( AD1L46 ) ) # ( !AD1L754 & ( (!AD1L755 & (FD1_q_b[2])) # (AD1L755 & ((AD1_D_iw[6]))) ) );


--AD1L775 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~2 at MLABCELL_X15_Y8_N51
AD1L775 = ( !AD1_R_ctrl_hi_imm16 & ( (!AD1L713Q & ((!AD1L778 & ((AD1_D_iw[8]))) # (AD1L778 & (FD2_q_b[2])))) ) );


--AD1L442 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~12 at LABCELL_X18_Y10_N54
AD1L442 = ( AD1L399Q & ( (!AD1_R_ctrl_shift_rot_right) # (AD1_E_shift_rot_result[4]) ) ) # ( !AD1L399Q & ( (AD1_R_ctrl_shift_rot_right & AD1_E_shift_rot_result[4]) ) );


--AD1L742 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~14 at LABCELL_X16_Y10_N30
AD1L742 = ( FD1_q_b[3] & ( (!AD1L754 & ((!AD1L755) # ((AD1_D_iw[7])))) # (AD1L754 & (((AD1L50)))) ) ) # ( !FD1_q_b[3] & ( (!AD1L754 & (AD1L755 & ((AD1_D_iw[7])))) # (AD1L754 & (((AD1L50)))) ) );


--AD1L776 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~3 at MLABCELL_X15_Y8_N48
AD1L776 = ( !AD1_R_ctrl_hi_imm16 & ( (!AD1L713Q & ((!AD1L778 & (AD1L271Q)) # (AD1L778 & ((FD2_q_b[3]))))) ) );


--AD1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0 at LABCELL_X17_Y8_N12
AD1L246 = ( AD1_D_iw[4] & ( (AD1_D_iw[0] & (!AD1_D_iw[1] & !AD1_D_iw[3])) ) ) # ( !AD1_D_iw[4] & ( (AD1_D_iw[0] & !AD1_D_iw[1]) ) );


--FC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~2 at LABCELL_X10_Y2_N18
FC1L13 = ( FC1L4 & ( AD1_W_alu_result[5] & ( !FC1L11 ) ) ) # ( !FC1L4 & ( AD1_W_alu_result[5] & ( !FC1L11 ) ) ) # ( FC1L4 & ( !AD1_W_alu_result[5] & ( (!FC1L11 & ((!FC1L3) # ((AD1_W_alu_result[4] & !CC1L9)))) ) ) ) # ( !FC1L4 & ( !AD1_W_alu_result[5] & ( !FC1L11 ) ) );


--FC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~3 at LABCELL_X10_Y2_N24
FC1L14 = ( CC1L9 & ( !AD1_W_alu_result[4] & ( (FC1L3 & (AD1_W_alu_result[5] & FC1L4)) ) ) ) # ( !CC1L9 & ( !AD1_W_alu_result[4] & ( (FC1L3 & (AD1_W_alu_result[5] & (FC1L4 & !AD1_W_alu_result[3]))) ) ) );


--AC2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_waitrequest_generated~0 at LABCELL_X7_Y2_N24
AC2L34 = ( !AC2_wait_latency_counter[1] & ( ZB2_mem_used[1] & ( AC2_wait_latency_counter[0] ) ) ) # ( !AC2_wait_latency_counter[1] & ( !ZB2_mem_used[1] & ( !AC2_wait_latency_counter[0] $ ((((!FC1L13) # (!YB7L1)) # (FC1L14))) ) ) );


--ZB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[0] at FF_X7_Y2_N20
--register power-up is low

ZB2_mem_used[0] = DFFEAS(ZB2L4, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X7_Y2_N36
ZB2L6 = ( ZB2_mem_used[1] & ( (!ZB2_mem_used[0]) # (!AC2_read_latency_shift_reg[0]) ) );


--ZB2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X7_Y2_N39
ZB2L7 = (ZB2_mem_used[0] & (!AC2_read_latency_shift_reg[0] & CC1L9));


--ZB2L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X7_Y2_N15
ZB2L8 = ( FC1L12 & ( ((AC2L34 & (ZB2L7 & EB1L44Q))) # (ZB2L6) ) ) # ( !FC1L12 & ( ZB2L6 ) );


--AC2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter~0 at LABCELL_X7_Y2_N42
AC2L42 = ( AC2_wait_latency_counter[1] & ( !ZB2_mem_used[1] & ( (!AC2_wait_latency_counter[0] & (FC1L12 & UB1L8)) ) ) ) # ( !AC2_wait_latency_counter[1] & ( !ZB2_mem_used[1] & ( (V1L4 & (AC2_wait_latency_counter[0] & (FC1L12 & UB1L8))) ) ) );


--AC2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter~1 at LABCELL_X7_Y2_N51
AC2L43 = ( !AC2L34 & ( (FC1L12 & (!ZB2_mem_used[1] & (UB1L8 & !AC2_wait_latency_counter[0]))) ) );


--ZB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] at FF_X15_Y3_N53
--register power-up is low

ZB3_mem_used[0] = DFFEAS(ZB3L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~2 at MLABCELL_X15_Y3_N21
FC1L10 = ( FC1L4 & ( (!AD1_W_alu_result[4] & (FC1L3 & (FC1L9 & AD1_W_alu_result[5]))) ) );


--AC3L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 at MLABCELL_X15_Y3_N12
AC3L10 = ( ZB3_mem_used[1] & ( !AC3_wait_latency_counter[1] & ( (EB1L44Q & (FC1L10 & AC3_wait_latency_counter[0])) ) ) ) # ( !ZB3_mem_used[1] & ( !AC3_wait_latency_counter[1] & ( (EB1L44Q & (FC1L10 & (!YB7L1 $ (!AC3_wait_latency_counter[0])))) ) ) );


--ZB3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X15_Y3_N48
ZB3L5 = ( ZB3_mem_used[0] & ( (!AC3_read_latency_shift_reg[0] & ((ZB3_mem_used[1]) # (AC3L10))) ) ) # ( !ZB3_mem_used[0] & ( ZB3_mem_used[1] ) );


--AC3L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0 at MLABCELL_X15_Y3_N27
AC3L14 = ( AC3_wait_latency_counter[0] & ( (YB3L1 & (UB1L8 & ((V1L4) # (AC3_wait_latency_counter[1])))) ) ) # ( !AC3_wait_latency_counter[0] & ( (YB3L1 & (UB1L8 & ((!V1L4) # (AC3_wait_latency_counter[1])))) ) );


--AC3L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1 at MLABCELL_X15_Y3_N18
AC3L18 = ( AC3_wait_latency_counter[0] & ( (AC3L14 & !AC3_wait_latency_counter[1]) ) ) # ( !AC3_wait_latency_counter[0] & ( (AC3L14 & AC3_wait_latency_counter[1]) ) );


--AC3L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~2 at MLABCELL_X15_Y3_N6
AC3L19 = (AC3L14 & !AC3_wait_latency_counter[0]);


--YB5L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|cp_ready~0 at LABCELL_X17_Y4_N15
YB5L4 = ( EC2L55 & ( !EB1L44Q ) ) # ( !EC2L55 & ( (EC2L56 & !EB1L44Q) ) );


--YB5L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|comb~0 at LABCELL_X17_Y4_N45
YB5L1 = ( AC5_read_latency_shift_reg[0] ) # ( !AC5_read_latency_shift_reg[0] & ( ZB5_mem[0][73] ) );


--FC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~0 at LABCELL_X12_Y5_N3
FC1L1 = ( !AD1_W_alu_result[13] & ( (!AD1_W_alu_result[12] & AD1_W_alu_result[14]) ) );


--AD1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read at FF_X12_Y7_N52
--register power-up is low

AD1_i_read = DFFEAS(AD1L1051, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted at FF_X13_Y4_N20
--register power-up is low

CC2_read_accepted = DFFEAS(CC2L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|cp_valid~0 at LABCELL_X13_Y4_N27
BC2L1 = ( EB1L44Q & ( (!CC2_read_accepted & !AD1_i_read) ) );


--AD1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12] at FF_X16_Y8_N58
--register power-up is low

AD1_F_pc[12] = DFFEAS(AD1L696, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1_W_valid,  ,  ,  ,  );


--GC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0 at LABCELL_X12_Y4_N48
GC1L1 = ( !AD1_F_pc[12] & ( (AD1_F_pc[10] & (!AD1_F_pc[11] & AD1_F_pc[9])) ) );


--XB2_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|WideOr1 at LABCELL_X12_Y5_N24
XB2_WideOr1 = ( FC1L1 & ( XB2_saved_grant[0] & ( ((XB2_saved_grant[1] & (BC2L1 & !GC1L1))) # (UB1L8) ) ) ) # ( !FC1L1 & ( XB2_saved_grant[0] & ( (XB2_saved_grant[1] & (BC2L1 & !GC1L1)) ) ) ) # ( FC1L1 & ( !XB2_saved_grant[0] & ( (XB2_saved_grant[1] & (BC2L1 & !GC1L1)) ) ) ) # ( !FC1L1 & ( !XB2_saved_grant[0] & ( (XB2_saved_grant[1] & (BC2L1 & !GC1L1)) ) ) );


--ZB5L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0 at LABCELL_X13_Y4_N24
ZB5L24 = ( CC1L9 & ( ((!CC2_read_accepted & (!AD1_i_read & XB2_saved_grant[1]))) # (XB2_saved_grant[0]) ) ) # ( !CC1L9 & ( (!CC2_read_accepted & (!AD1_i_read & XB2_saved_grant[1])) ) );


--ZB5L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X17_Y4_N18
ZB5L22 = ( ZB5_mem_used[1] & ( YB5L4 & ( (!ZB5_mem_used[0]) # (!YB5L1) ) ) ) # ( ZB5_mem_used[1] & ( !YB5L4 & ( (!ZB5_mem_used[0]) # (!YB5L1) ) ) ) # ( !ZB5_mem_used[1] & ( !YB5L4 & ( (ZB5_mem_used[0] & (!YB5L1 & (XB2_WideOr1 & ZB5L24))) ) ) );


--UB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~0 at LABCELL_X12_Y5_N45
UB1L10 = ( FC1L1 & ( EB1L44Q & ( (!CC1_read_accepted & (((!CC1_write_accepted & AD1L1044Q)) # (AD1_d_read))) # (CC1_read_accepted & (!CC1_write_accepted & (AD1L1044Q))) ) ) );


--RC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X13_Y4_N11
--register power-up is low

RC2_top_priority_reg[0] = DFFEAS(RC2L7, GLOBAL(A1L23), !AB1_r_sync_rst,  , RC2L6,  ,  ,  ,  );


--RC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X13_Y4_N7
--register power-up is low

RC2_top_priority_reg[1] = DFFEAS(RC2L2, GLOBAL(A1L23), !AB1_r_sync_rst,  , RC2L6,  ,  ,  ,  );


--VB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0 at LABCELL_X12_Y4_N51
VB1L2 = ( AD1_F_pc[9] & ( (BC2L1 & ((!AD1_F_pc[10]) # ((AD1_F_pc[12]) # (AD1_F_pc[11])))) ) ) # ( !AD1_F_pc[9] & ( BC2L1 ) );


--RC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X13_Y4_N6
RC2L2 = ( VB1L2 & ( (UB1L10 & !RC2_top_priority_reg[0]) ) ) # ( !VB1L2 & ( (UB1L10 & ((!RC2_top_priority_reg[0]) # (RC2_top_priority_reg[1]))) ) );


--XB2_src_payload[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload[0] at LABCELL_X16_Y4_N3
XB2_src_payload[0] = ( XB2_saved_grant[1] ) # ( !XB2_saved_grant[1] & ( XB2_saved_grant[0] ) );


--XB2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress at FF_X13_Y4_N2
--register power-up is low

XB2_packet_in_progress = DFFEAS(XB2L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|update_grant~0 at LABCELL_X13_Y4_N3
XB2L41 = ( XB2_WideOr1 & ( (XB2L3 & XB2_src_payload[0]) ) ) # ( !XB2_WideOr1 & ( !XB2_packet_in_progress ) );


--YB5_cp_ready is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|cp_ready at LABCELL_X13_Y4_N33
YB5_cp_ready = ( EC2L55 & ( (EB1L44Q & !ZB5_mem_used[1]) ) ) # ( !EC2L55 & ( (!ZB5_mem_used[1] & ((!EC2L56) # (EB1L44Q))) ) );


--EC2L69 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|use_reg~0 at LABCELL_X13_Y4_N48
EC2L69 = ( EC2_count[0] & ( (!YB5_cp_ready & ((EC2_use_reg))) # (YB5_cp_ready & (XB2_WideOr1 & !EC2_use_reg)) ) ) # ( !EC2_count[0] & ( ((XB2_WideOr1 & YB5_cp_ready)) # (EC2_use_reg) ) );


--AD1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2] at FF_X12_Y8_N49
--register power-up is low

AD1_d_byteenable[2] = DFFEAS(AD1L382, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[34] at LABCELL_X12_Y4_N39
XB2_src_data[34] = ((XB2_saved_grant[0] & AD1_d_byteenable[2])) # (XB2_saved_grant[1]);


--EC2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[7]~0 at LABCELL_X12_Y4_N57
EC2L29 = ( EB1L44Q & ( (!ZB5_mem_used[1]) # (!EC2_use_reg) ) ) # ( !EB1L44Q & ( (!EC2_use_reg) # ((!ZB5_mem_used[1] & (!EC2L56 & !EC2L55))) ) );


--AD1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0 at LABCELL_X17_Y8_N39
AD1L229 = ( AD1_D_iw[0] & ( (!AD1_D_iw[3] & ((AD1_D_iw[2]) # (AD1_D_iw[1]))) ) );


--AD1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1 at LABCELL_X10_Y8_N3
AD1L230 = ( AD1L229 & ( AD1_D_iw[4] ) ) # ( !AD1L229 );


--AD1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0 at LABCELL_X17_Y8_N36
AD1L231 = ( AD1_D_iw[0] & ( (AD1_D_iw[3] & ((AD1_D_iw[2]) # (AD1_D_iw[1]))) ) );


--AD1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1 at LABCELL_X18_Y7_N18
AD1L232 = ( !AD1_D_iw[4] & ( AD1L231 ) );


--AD1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0 at LABCELL_X12_Y8_N54
AD1L384 = ( AD1L106 & ( !AD1L232 $ (!AD1L230) ) ) # ( !AD1L106 & ( ((!AD1L110) # (AD1L230)) # (AD1L232) ) );


--RC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X13_Y4_N30
RC2L3 = ( VB1L2 & ( ((!RC2_top_priority_reg[0] & !UB1L10)) # (RC2_top_priority_reg[1]) ) );


--AD1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3] at FF_X12_Y8_N52
--register power-up is low

AD1_d_byteenable[3] = DFFEAS(AD1L383, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[35] at LABCELL_X12_Y4_N42
XB2_src_data[35] = ( AD1_d_byteenable[3] & ( (XB2_saved_grant[1]) # (XB2_saved_grant[0]) ) ) # ( !AD1_d_byteenable[3] & ( XB2_saved_grant[1] ) );


--AD1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~1 at LABCELL_X12_Y8_N57
AD1L381 = ( AD1L230 & ( (!AD1L232) # (!AD1L106) ) ) # ( !AD1L230 & ( ((AD1L110 & !AD1L106)) # (AD1L232) ) );


--EC2L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|count[0]~0 at LABCELL_X13_Y4_N51
EC2L19 = ( YB5_cp_ready & ( (!EC2_use_reg & ((EC2_count[0]) # (XB2_WideOr1))) # (EC2_use_reg & ((!EC2_count[0]))) ) ) # ( !YB5_cp_ready & ( EC2_count[0] ) );


--UB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3 at LABCELL_X12_Y3_N48
UB1L7 = ( EB1L44Q & ( AC6_wait_latency_counter[0] & ( (FC1L8 & (!AC6_wait_latency_counter[1] & ((!YB7L1) # (ZB6L6Q)))) ) ) ) # ( EB1L44Q & ( !AC6_wait_latency_counter[0] & ( (FC1L8 & (YB7L1 & (!ZB6L6Q & !AC6_wait_latency_counter[1]))) ) ) );


--ZB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0] at FF_X12_Y3_N58
--register power-up is low

ZB6_mem_used[0] = DFFEAS(ZB6L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB6L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X12_Y3_N54
ZB6L5 = ( UB1L7 & ( (!ZB6_mem_used[0] & ((ZB6_mem_used[1]))) # (ZB6_mem_used[0] & (!AC6_read_latency_shift_reg[0])) ) ) # ( !UB1L7 & ( (ZB6_mem_used[1] & ((!AC6_read_latency_shift_reg[0]) # (!ZB6_mem_used[0]))) ) );


--AC6L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[0]~0 at LABCELL_X12_Y3_N18
AC6L8 = ( UB1L8 & ( AC6_wait_latency_counter[1] & ( (!ZB6L6Q & FC1L8) ) ) ) # ( UB1L8 & ( !AC6_wait_latency_counter[1] & ( (!ZB6L6Q & (FC1L8 & (!AC6_wait_latency_counter[0] $ (V1L4)))) ) ) );


--AC6L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter~1 at LABCELL_X12_Y3_N15
AC6L10 = ( AC6_wait_latency_counter[0] & ( (AC6L8 & !AC6_wait_latency_counter[1]) ) ) # ( !AC6_wait_latency_counter[0] & ( (AC6L8 & AC6_wait_latency_counter[1]) ) );


--AC6L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter~2 at LABCELL_X12_Y3_N12
AC6L11 = (AC6L8 & !AC6_wait_latency_counter[0]);


--ZB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] at FF_X12_Y5_N53
--register power-up is low

ZB1_mem_used[0] = DFFEAS(ZB1L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X12_Y5_N48
ZB1L5 = ( ZB1_mem_used[0] & ( (!AC1_read_latency_shift_reg[0] & (CC1L9 & EB1L44Q)) ) );


--ZB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X12_Y5_N36
ZB1L6 = ( ZB1_mem_used[1] & ( ZB1_mem_used[0] & ( (!AC1_read_latency_shift_reg[0]) # ((FC1L7 & (U1_av_waitrequest & ZB1L5))) ) ) ) # ( !ZB1_mem_used[1] & ( ZB1_mem_used[0] & ( (FC1L7 & (U1_av_waitrequest & ZB1L5)) ) ) ) # ( ZB1_mem_used[1] & ( !ZB1_mem_used[0] ) ) # ( !ZB1_mem_used[1] & ( !ZB1_mem_used[0] & ( (FC1L7 & (U1_av_waitrequest & ZB1L5)) ) ) );


--U1L67 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0 at MLABCELL_X15_Y5_N9
U1L67 = ( !U1_av_waitrequest & ( (FC1L7 & (!ZB1_mem_used[1] & EB1L44Q)) ) );


--U1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1 at MLABCELL_X15_Y5_N27
U1L68 = ( CC1L9 & ( U1L67 ) ) # ( !CC1L9 & ( (V1L4 & U1L67) ) );


--UB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~1 at LABCELL_X12_Y5_N42
UB1L9 = ( EB1L44Q & ( FC1L2 & ( (!CC1_read_accepted & (((!CC1_write_accepted & AD1L1044Q)) # (AD1_d_read))) # (CC1_read_accepted & (!CC1_write_accepted & ((AD1L1044Q)))) ) ) );


--RC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X12_Y5_N35
--register power-up is low

RC1_top_priority_reg[0] = DFFEAS(RC1L7, GLOBAL(A1L23), !AB1_r_sync_rst,  , RC1L6,  ,  ,  ,  );


--RC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X12_Y5_N31
--register power-up is low

RC1_top_priority_reg[1] = DFFEAS(RC1L2, GLOBAL(A1L23), !AB1_r_sync_rst,  , RC1L6,  ,  ,  ,  );


--VB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0 at LABCELL_X12_Y4_N12
VB1L1 = ( !AD1_F_pc[11] & ( (AD1_F_pc[9] & (AD1_F_pc[10] & (BC2L1 & !AD1_F_pc[12]))) ) );


--RC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X12_Y5_N30
RC1L2 = ( UB1L9 & ( (!RC1_top_priority_reg[0]) # ((!VB1L1 & RC1_top_priority_reg[1])) ) );


--XB1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress at FF_X11_Y3_N11
--register power-up is low

XB1_packet_in_progress = DFFEAS(XB1L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_valid~0 at LABCELL_X11_Y7_N48
XB1L55 = ( AD1_W_alu_result[14] & ( AD1_W_alu_result[12] & ( (AD1_W_alu_result[11] & (XB1_saved_grant[0] & (!AD1_W_alu_result[13] & UB1L8))) ) ) );


--XB1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1] at FF_X12_Y5_N14
--register power-up is low

XB1_saved_grant[1] = DFFEAS(RC1L3, GLOBAL(A1L23), !AB1_r_sync_rst,  , XB1L56,  ,  ,  ,  );


--XB1L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0 at LABCELL_X11_Y3_N18
XB1L56 = ( XB1_saved_grant[0] & ( VB1L1 & ( (!XB1L55 & ((!XB1_saved_grant[1] & ((!XB1_packet_in_progress))) # (XB1_saved_grant[1] & (ZB4L16)))) # (XB1L55 & (ZB4L16)) ) ) ) # ( !XB1_saved_grant[0] & ( VB1L1 & ( (!XB1_saved_grant[1] & (!XB1L55 & ((!XB1_packet_in_progress)))) # (XB1_saved_grant[1] & (((ZB4L16)))) ) ) ) # ( XB1_saved_grant[0] & ( !VB1L1 & ( (!XB1L55 & ((!XB1_packet_in_progress))) # (XB1L55 & (ZB4L16)) ) ) ) # ( !XB1_saved_grant[0] & ( !VB1L1 & ( (!XB1L55 & (((!XB1_packet_in_progress)))) # (XB1L55 & (ZB4L16 & (XB1_saved_grant[1]))) ) ) );


--DD1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write at FF_X11_Y3_N25
--register power-up is low

DD1_write = DFFEAS(DD1L130, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--DD1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8] at FF_X9_Y5_N20
--register power-up is low

DD1_address[8] = DFFEAS(XB1_src_data[46], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access at FF_X7_Y4_N14
--register power-up is low

TD1_jtag_ram_access = DFFEAS(TD1L140, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 at MLABCELL_X8_Y5_N48
TD1L197 = ( !DD1_address[8] & ( TD1L141Q ) );


--DD1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read at FF_X11_Y3_N43
--register power-up is low

DD1_read = DFFEAS(DD1L81, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready at FF_X10_Y3_N49
--register power-up is low

TD1_avalon_ociram_readdata_ready = DFFEAS(TD1L138, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 at LABCELL_X10_Y3_N51
TD1L198 = ( DD1_write & ( (!TD1_waitrequest) # (TD1L197) ) ) # ( !DD1_write & ( (!DD1_read) # ((!TD1_avalon_ociram_readdata_ready) # (!TD1_waitrequest)) ) );


--ZB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 at LABCELL_X11_Y3_N36
ZB4L13 = ( XB1_saved_grant[1] & ( (!AD1_i_read & ((!CC2L4Q) # ((XB1_saved_grant[0] & CC1L9)))) # (AD1_i_read & (XB1_saved_grant[0] & (CC1L9))) ) ) # ( !XB1_saved_grant[1] & ( (XB1_saved_grant[0] & CC1L9) ) );


--YB4L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0 at LABCELL_X11_Y3_N3
YB4L1 = ( VB1L1 & ( (ZB4L13 & ((XB1_saved_grant[1]) # (XB1L55))) ) ) # ( !VB1L1 & ( (ZB4L13 & XB1L55) ) );


--ZB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] at FF_X11_Y3_N35
--register power-up is low

ZB4_mem_used[0] = DFFEAS(ZB4L9, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X11_Y3_N30
ZB4L11 = ( TD1L199Q & ( (ZB4_mem_used[1] & ((!AC4_read_latency_shift_reg[0]) # (!ZB4_mem_used[0]))) ) ) # ( !TD1L199Q & ( (!ZB4_mem_used[0] & (((ZB4_mem_used[1])))) # (ZB4_mem_used[0] & (!AC4_read_latency_shift_reg[0] & ((ZB4_mem_used[1]) # (YB4L1)))) ) );


--CC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0 at MLABCELL_X15_Y4_N57
CC1L5 = ( !CC1_end_begintransfer & ( (!CC1L9 & !V1L4) ) );


--CC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1 at MLABCELL_X15_Y4_N12
CC1L6 = ( !CC1L5 & ( UB1L3 & ( (!EB1L44Q) # ((!AC2L37 & (!UB1L5 & !AC7L13))) ) ) ) # ( !CC1L5 & ( !UB1L3 & ( !EB1L44Q ) ) );


--AC4L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 at LABCELL_X11_Y3_N6
AC4L39 = ( ZB4L16 & ( (YB4L1 & EB1L44Q) ) );


--ZB4_mem[1][72] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72] at FF_X11_Y3_N56
--register power-up is low

ZB4_mem[1][72] = DFFEAS(ZB4L14, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 at LABCELL_X11_Y3_N54
ZB4L14 = ( ZB4_mem_used[1] & ( ZB4_mem[1][72] ) ) # ( !ZB4_mem_used[1] & ( XB1_saved_grant[1] ) );


--ZB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X11_Y3_N57
ZB4L12 = ( AC4_read_latency_shift_reg[0] ) # ( !AC4_read_latency_shift_reg[0] & ( !ZB4_mem_used[0] ) );


--ZB4_mem[1][54] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][54] at FF_X11_Y3_N2
--register power-up is low

ZB4_mem[1][54] = DFFEAS(ZB4L15, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 at LABCELL_X11_Y3_N0
ZB4L15 = ( ZB4_mem_used[1] & ( ZB4_mem[1][54] ) ) # ( !ZB4_mem_used[1] & ( ZB4L13 ) );


--AC5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0 at LABCELL_X17_Y4_N36
AC5L3 = ( ZB5L24 & ( (!ZB5_mem_used[1] & XB2_WideOr1) ) );


--AC5L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1 at LABCELL_X17_Y4_N51
AC5L4 = ( EC2L55 & ( (AC5L3 & EB1L44Q) ) ) # ( !EC2L55 & ( (AC5L3 & (EB1L44Q & EC2L56)) ) );


--ZB5_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73] at FF_X17_Y4_N41
--register power-up is low

ZB5_mem[1][73] = DFFEAS(ZB5L25, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB5L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1 at LABCELL_X17_Y4_N39
ZB5L25 = ( EC2L55 & ( (ZB5_mem_used[1] & ZB5_mem[1][73]) ) ) # ( !EC2L55 & ( (!ZB5_mem_used[1] & (!EC2L56 & (AC5L3))) # (ZB5_mem_used[1] & (((!EC2L56 & AC5L3)) # (ZB5_mem[1][73]))) ) );


--ZB5L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X17_Y4_N42
ZB5L23 = ( ZB5_mem_used[0] & ( (ZB5_mem[0][73]) # (AC5_read_latency_shift_reg[0]) ) ) # ( !ZB5_mem_used[0] );


--ZB5L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X17_Y4_N48
ZB5L20 = ( YB5L4 & ( (ZB5_mem_used[0] & ((!YB5L1) # (ZB5_mem_used[1]))) ) ) # ( !YB5L4 & ( ((ZB5_mem_used[0] & ((!YB5L1) # (ZB5_mem_used[1])))) # (AC5L3) ) );


--ZB5_mem[1][19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][19] at FF_X17_Y4_N59
--register power-up is low

ZB5_mem[1][19] = DFFEAS(ZB5L26, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[19]~2 at LABCELL_X11_Y5_N33
EC2L57 = (EC2_use_reg & EC2_address_reg[1]);


--ZB5L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2 at LABCELL_X17_Y4_N57
ZB5L26 = (!ZB5_mem_used[1] & (EC2L57)) # (ZB5_mem_used[1] & ((ZB5_mem[1][19])));


--TC5L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base~0 at LABCELL_X17_Y4_N33
TC5L11 = ( ZB5_mem[0][19] & ( !ZB5_mem[0][42] ) );


--YB5L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|comb~1 at LABCELL_X17_Y4_N27
YB5L2 = ( AC5_read_latency_shift_reg[0] & ( ZB5_mem_used[0] ) ) # ( !AC5_read_latency_shift_reg[0] & ( (ZB5_mem_used[0] & ZB5_mem[0][73]) ) );


--TC5_p1_burst_uncompress_address_offset[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|p1_burst_uncompress_address_offset[1] at LABCELL_X17_Y4_N30
TC5_p1_burst_uncompress_address_offset[1] = (ZB5_mem[0][42] & TC5L2);


--ZB5_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74] at FF_X13_Y4_N14
--register power-up is low

ZB5_mem[1][74] = DFFEAS(ZB5L27, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC2_endofpacket_reg is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|endofpacket_reg at FF_X15_Y4_N10
--register power-up is low

EC2_endofpacket_reg = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , !EC2_use_reg, XB2_src_payload[0],  ,  , VCC);


--ZB5L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~3 at LABCELL_X13_Y4_N12
ZB5L27 = ( EC2_count[0] & ( (!ZB5_mem_used[1] & (EC2_use_reg & (EC2_endofpacket_reg))) # (ZB5_mem_used[1] & (((ZB5_mem[1][74])))) ) ) # ( !EC2_count[0] & ( (ZB5_mem_used[1] & ZB5_mem[1][74]) ) );


--ZB5_mem[1][71] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71] at FF_X18_Y4_N56
--register power-up is low

ZB5_mem[1][71] = DFFEAS(ZB5L28, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB5L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~4 at LABCELL_X18_Y4_N54
ZB5L28 = ( ZB5_mem[1][71] & ( (XB2_src_payload[0]) # (ZB5_mem_used[1]) ) ) # ( !ZB5_mem[1][71] & ( (!ZB5_mem_used[1] & XB2_src_payload[0]) ) );


--ZB5_mem[1][54] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][54] at FF_X13_Y4_N47
--register power-up is low

ZB5_mem[1][54] = DFFEAS(ZB5L29, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB5L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~5 at LABCELL_X13_Y4_N45
ZB5L29 = ( ZB5_mem[1][54] & ( (XB2_saved_grant[1]) # (ZB5_mem_used[1]) ) ) # ( !ZB5_mem[1][54] & ( (!ZB5_mem_used[1] & XB2_saved_grant[1]) ) );


--ZB5_mem[1][36] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][36] at FF_X10_Y4_N38
--register power-up is low

ZB5_mem[1][36] = DFFEAS(ZB5L30, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB5L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~6 at LABCELL_X10_Y4_N36
ZB5L30 = ( ZB5_mem[1][36] & ( (ZB5_mem_used[1]) # (ZB5L24) ) ) # ( !ZB5_mem[1][36] & ( (ZB5L24 & !ZB5_mem_used[1]) ) );


--AC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 at MLABCELL_X15_Y5_N15
AC1L35 = ( EB1L44Q & ( !ZB1_mem_used[1] ) );


--AC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 at MLABCELL_X15_Y5_N51
AC1L36 = ( AC1L35 & ( (U1_av_waitrequest & (CC1L9 & FC1L7)) ) );


--AC2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg~1 at LABCELL_X7_Y2_N48
AC2L38 = ( AC2L34 & ( (FC1L12 & (!ZB2_mem_used[1] & (CC1L9 & EB1L44Q))) ) );


--AC3L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1 at MLABCELL_X15_Y3_N33
AC3L11 = (AC3L10 & !ZB3_mem_used[1]);


--AD1L838 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0 at LABCELL_X18_Y8_N54
AD1L838 = ( AD1_R_ctrl_br_cmp & ( AD1_av_ld_byte0_data[1] & ( AD1_R_ctrl_ld ) ) ) # ( !AD1_R_ctrl_br_cmp & ( AD1_av_ld_byte0_data[1] & ( ((!AD1_R_ctrl_rd_ctl_reg & AD1_W_alu_result[1])) # (AD1_R_ctrl_ld) ) ) ) # ( !AD1_R_ctrl_br_cmp & ( !AD1_av_ld_byte0_data[1] & ( (!AD1_R_ctrl_ld & (!AD1_R_ctrl_rd_ctl_reg & AD1_W_alu_result[1])) ) ) );


--AD1L839 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1 at LABCELL_X18_Y8_N36
AD1L839 = ( AD1_R_ctrl_rd_ctl_reg & ( AD1_av_ld_byte0_data[2] & ( AD1_R_ctrl_ld ) ) ) # ( !AD1_R_ctrl_rd_ctl_reg & ( AD1_av_ld_byte0_data[2] & ( ((!AD1_R_ctrl_br_cmp & AD1_W_alu_result[2])) # (AD1_R_ctrl_ld) ) ) ) # ( !AD1_R_ctrl_rd_ctl_reg & ( !AD1_av_ld_byte0_data[2] & ( (!AD1_R_ctrl_br_cmp & (!AD1_R_ctrl_ld & AD1_W_alu_result[2])) ) ) );


--AD1L840 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2 at MLABCELL_X15_Y8_N54
AD1L840 = ( AD1_R_ctrl_rd_ctl_reg & ( AD1_av_ld_byte0_data[3] & ( AD1_R_ctrl_ld ) ) ) # ( !AD1_R_ctrl_rd_ctl_reg & ( AD1_av_ld_byte0_data[3] & ( ((AD1_W_alu_result[3] & !AD1_R_ctrl_br_cmp)) # (AD1_R_ctrl_ld) ) ) ) # ( !AD1_R_ctrl_rd_ctl_reg & ( !AD1_av_ld_byte0_data[3] & ( (AD1_W_alu_result[3] & (!AD1_R_ctrl_ld & !AD1_R_ctrl_br_cmp)) ) ) );


--AD1L841 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3 at LABCELL_X13_Y10_N39
AD1L841 = ( AD1_W_alu_result[4] & ( AD1_R_ctrl_rd_ctl_reg & ( (AD1_av_ld_byte0_data[4] & AD1_R_ctrl_ld) ) ) ) # ( !AD1_W_alu_result[4] & ( AD1_R_ctrl_rd_ctl_reg & ( (AD1_av_ld_byte0_data[4] & AD1_R_ctrl_ld) ) ) ) # ( AD1_W_alu_result[4] & ( !AD1_R_ctrl_rd_ctl_reg & ( (!AD1_R_ctrl_ld & (!AD1_R_ctrl_br_cmp)) # (AD1_R_ctrl_ld & ((AD1_av_ld_byte0_data[4]))) ) ) ) # ( !AD1_W_alu_result[4] & ( !AD1_R_ctrl_rd_ctl_reg & ( (AD1_av_ld_byte0_data[4] & AD1_R_ctrl_ld) ) ) );


--AD1L842 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4 at LABCELL_X19_Y7_N6
AD1L842 = ( AD1_av_ld_byte0_data[5] & ( ((!AD1_R_ctrl_rd_ctl_reg & (AD1_W_alu_result[5] & !AD1_R_ctrl_br_cmp))) # (AD1_R_ctrl_ld) ) ) # ( !AD1_av_ld_byte0_data[5] & ( (!AD1_R_ctrl_ld & (!AD1_R_ctrl_rd_ctl_reg & (AD1_W_alu_result[5] & !AD1_R_ctrl_br_cmp))) ) );


--AD1L843 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5 at LABCELL_X19_Y7_N9
AD1L843 = ( AD1_av_ld_byte0_data[6] & ( ((!AD1_R_ctrl_rd_ctl_reg & (AD1_W_alu_result[6] & !AD1_R_ctrl_br_cmp))) # (AD1_R_ctrl_ld) ) ) # ( !AD1_av_ld_byte0_data[6] & ( (!AD1_R_ctrl_ld & (!AD1_R_ctrl_rd_ctl_reg & (AD1_W_alu_result[6] & !AD1_R_ctrl_br_cmp))) ) );


--AD1L844 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~6 at LABCELL_X19_Y7_N15
AD1L844 = ( AD1L895Q & ( ((!AD1_R_ctrl_br_cmp & (!AD1_R_ctrl_rd_ctl_reg & AD1_W_alu_result[7]))) # (AD1_R_ctrl_ld) ) ) # ( !AD1L895Q & ( (!AD1_R_ctrl_br_cmp & (!AD1_R_ctrl_rd_ctl_reg & (AD1_W_alu_result[7] & !AD1_R_ctrl_ld))) ) );


--EB1L52 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0 at LABCELL_X2_Y1_N3
EB1L52 = AMPP_FUNCTION(!H1_splitter_nodes_receive_0[3], !N1_virtual_ir_scan_reg, !Q1_state[4]);


--EB1L89 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 at LABCELL_X2_Y1_N48
EB1L89 = AMPP_FUNCTION(!EB1L52, !EB1_state, !EB1_td_shift[0], !EB1_count[0], !EB1_user_saw_rvalid, !N1_irf_reg[1][0]);


--EB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3 at LABCELL_X1_Y3_N0
EB1L78 = AMPP_FUNCTION(!EB1_count[9], !EB1_td_shift[10], !EB1_rdata[7]);


--U1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav at FF_X16_Y5_N52
--register power-up is low

U1_t_dav = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , NB2_b_full,  ,  , VCC);


--EB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled at FF_X3_Y1_N26
--register power-up is low

EB1_write_stalled = AMPP_FUNCTION(A1L5, EB1L109, !N1_clr_reg, EB1L108);


--EB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4 at LABCELL_X2_Y1_N0
EB1L79 = AMPP_FUNCTION(!EB1_td_shift[9], !EB1_state, !N1_irf_reg[1][0], !EB1_user_saw_rvalid, !EB1_count[1]);


--EB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2] at FF_X1_Y3_N28
--register power-up is low

EB1_td_shift[2] = AMPP_FUNCTION(A1L5, EB1L81, !N1_clr_reg, EB1L65);


--EB1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5 at LABCELL_X1_Y3_N24
EB1L80 = AMPP_FUNCTION(!EB1_count[9], !EB1L79, !N1_irf_reg[1][0], !Q1_state[4], !EB1_write_stalled, !EB1_td_shift[2]);


--EB1L17 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0 at LABCELL_X2_Y1_N15
EB1L17 = AMPP_FUNCTION(!N1_irf_reg[1][0], !A1L6, !Q1_state[4], !EB1_count[8], !EB1_state);


--EB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0 at FF_X13_Y1_N47
--register power-up is low

EB1_rvalid0 = AMPP_FUNCTION(A1L23, EB1L50, !AB1_r_sync_rst);


--LD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready at FF_X9_Y4_N22
--register power-up is low

LD1_monitor_ready = DFFEAS( , GLOBAL(A1L23),  ,  ,  , LD1L11,  ,  , VCC);


--TD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] at FF_X4_Y4_N46
--register power-up is low

TD1_MonDReg[1] = DFFEAS(TD1L119, GLOBAL(A1L23),  ,  , TD1L52,  ,  ,  ,  );


--WD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11 at MLABCELL_X3_Y4_N54
WD1L59 = ( WD1_sr[3] & ( ((!N1_irf_reg[2][1] & ((TD1_MonDReg[1]))) # (N1_irf_reg[2][1] & (JD1_break_readreg[1]))) # (UD1L3) ) ) # ( !WD1_sr[3] & ( (!UD1L3 & ((!N1_irf_reg[2][1] & ((TD1_MonDReg[1]))) # (N1_irf_reg[2][1] & (JD1_break_readreg[1])))) ) );


--VD1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] at FF_X6_Y4_N25
--register power-up is low

VD1_jdo[0] = DFFEAS(VD1L8, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--VD1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] at FF_X6_Y4_N22
--register power-up is low

VD1_jdo[36] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[36],  ,  , VCC);


--VD1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] at FF_X6_Y4_N20
--register power-up is low

VD1_jdo[37] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[37],  ,  , VCC);


--VD1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] at FF_X6_Y4_N14
--register power-up is low

VD1_ir[1] = DFFEAS(VD1L5, GLOBAL(A1L23),  ,  , VD1_jxuir,  ,  ,  ,  );


--VD1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] at FF_X6_Y4_N56
--register power-up is low

VD1_ir[0] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_jxuir, N1_irf_reg[2][0],  ,  , VCC);


--VD1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe at FF_X10_Y4_N19
--register power-up is low

VD1_enable_action_strobe = DFFEAS( , GLOBAL(A1L23),  ,  ,  , VD1_update_jdo_strobe,  ,  , VCC);


--JD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~0 at MLABCELL_X6_Y4_N48
JD1L13 = ( VD1_ir[1] & ( (VD1_enable_action_strobe & !VD1_ir[0]) ) );


--JD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~1 at MLABCELL_X6_Y4_N18
JD1L14 = ( !VD1_jdo[37] & ( JD1L13 & ( !VD1_jdo[36] ) ) );


--VD1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] at FF_X7_Y4_N47
--register power-up is low

VD1_jdo[35] = DFFEAS(VD1L62, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--VD1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b at MLABCELL_X6_Y4_N33
VD1_take_action_ocimem_b = ( VD1_jdo[35] & ( (!VD1_ir[0] & (!VD1_ir[1] & VD1_enable_action_strobe)) ) );


--VD1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] at FF_X6_Y4_N31
--register power-up is low

VD1_jdo[3] = DFFEAS(VD1L13, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--TD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 at FF_X7_Y6_N35
--register power-up is low

TD1_jtag_ram_rd_d1 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , TD1_jtag_ram_rd,  ,  , VCC);


--TD1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0 at MLABCELL_X6_Y5_N57
TD1L117 = ( !TD1_MonAReg[4] & ( (!TD1_MonAReg[3] & (!TD1_jtag_ram_rd_d1 & TD1_MonAReg[2])) ) );


--TD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1 at LABCELL_X4_Y4_N42
TD1L118 = ( EE1_q_a[0] & ( (!VD1_take_action_ocimem_b & (((TD1L117)) # (TD1_jtag_ram_rd_d1))) # (VD1_take_action_ocimem_b & (((VD1_jdo[3])))) ) ) # ( !EE1_q_a[0] & ( (!VD1_take_action_ocimem_b & ((TD1L117))) # (VD1_take_action_ocimem_b & (VD1_jdo[3])) ) );


--TD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 at FF_X7_Y4_N28
--register power-up is low

TD1_jtag_rd_d1 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , TD1_jtag_rd,  ,  , VCC);


--TD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2 at LABCELL_X7_Y4_N6
TD1L52 = ( TD1_jtag_rd_d1 & ( (!VD1_enable_action_strobe) # (((VD1_ir[1]) # (VD1_ir[0])) # (VD1_jdo[35])) ) ) # ( !TD1_jtag_rd_d1 & ( (VD1_enable_action_strobe & (VD1_jdo[35] & (!VD1_ir[0] & !VD1_ir[1]))) ) );


--AD1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled at FF_X13_Y8_N5
--register power-up is low

AD1_hbreak_enabled = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1_E_valid_from_R, AD1L1046,  ,  , VCC);


--AD1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9 at LABCELL_X11_Y8_N24
AD1L581 = ( !AD1_D_iw[5] & ( !AD1_D_iw[0] & ( (!AD1_D_iw[4] & (!AD1_D_iw[2] & (!AD1_D_iw[3] & !AD1_D_iw[1]))) ) ) );


--AD1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6 at LABCELL_X13_Y11_N12
AD1L593 = ( !AD1_D_iw[11] & ( AD1_D_iw[12] & ( (AD1_D_iw[15] & (AD1_D_iw[13] & (AD1_D_iw[16] & AD1_D_iw[14]))) ) ) );


--AD1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7 at LABCELL_X16_Y11_N54
AD1L594 = ( AD1_D_iw[11] & ( AD1_D_iw[14] & ( (AD1_D_iw[15] & (AD1_D_iw[13] & (AD1_D_iw[16] & AD1_D_iw[12]))) ) ) );


--AD1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10 at LABCELL_X13_Y8_N51
AD1L582 = ( !AD1_D_iw[3] & ( AD1_D_iw[1] & ( (!AD1_D_iw[2] & (!AD1_D_iw[4] & (!AD1_D_iw[5] & !AD1_D_iw[0]))) ) ) );


--AD1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11 at LABCELL_X13_Y8_N18
AD1L583 = ( AD1_D_iw[2] & ( !AD1_D_iw[3] & ( (!AD1_D_iw[0] & (!AD1_D_iw[4] & (!AD1_D_iw[1] & AD1_D_iw[5]))) ) ) );


--AD1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12 at LABCELL_X11_Y8_N51
AD1L584 = ( AD1_D_iw[5] & ( !AD1_D_iw[2] & ( (AD1_D_iw[3] & (AD1_D_iw[1] & (!AD1_D_iw[4] & !AD1_D_iw[0]))) ) ) );


--AD1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0 at LABCELL_X11_Y8_N54
AD1L206 = ( !AD1L583 & ( !AD1L584 & ( (!AD1L210 & (!AD1L582 & (!AD1L212 & !AD1L211))) ) ) );


--AD1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0 at LABCELL_X11_Y8_N36
AD1L200 = ( AD1_D_iw[5] & ( AD1_D_iw[0] & ( (AD1_D_iw[1] & ((!AD1_D_iw[4]) # ((!AD1_D_iw[2]) # (!AD1_D_iw[3])))) ) ) ) # ( !AD1_D_iw[5] & ( AD1_D_iw[0] & ( (!AD1_D_iw[4] & (((!AD1_D_iw[2] & !AD1_D_iw[3])) # (AD1_D_iw[1]))) # (AD1_D_iw[4] & (AD1_D_iw[1] & ((!AD1_D_iw[2]) # (!AD1_D_iw[3])))) ) ) ) # ( AD1_D_iw[5] & ( !AD1_D_iw[0] & ( (!AD1_D_iw[1] & ((!AD1_D_iw[4] & ((!AD1_D_iw[2]) # (AD1_D_iw[3]))) # (AD1_D_iw[4] & ((!AD1_D_iw[3]) # (AD1_D_iw[2]))))) ) ) ) # ( !AD1_D_iw[5] & ( !AD1_D_iw[0] & ( !AD1_D_iw[1] ) ) );


--AD1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0 at LABCELL_X10_Y9_N21
AD1L252 = ( AD1_D_iw[18] & ( (!AD1L200) # (AD1_D_iw[23]) ) ) # ( !AD1_D_iw[18] & ( (AD1_D_iw[23] & AD1L200) ) );


--AD1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1 at LABCELL_X10_Y9_N36
AD1L253 = ( AD1L252 & ( AD1L218 & ( ((AD1L206 & !AD1L572)) # (AD1L581) ) ) ) # ( !AD1L252 & ( AD1L218 & ( AD1L581 ) ) ) # ( AD1L252 & ( !AD1L218 & ( ((AD1L206 & ((!AD1L219) # (!AD1L572)))) # (AD1L581) ) ) ) # ( !AD1L252 & ( !AD1L218 & ( AD1L581 ) ) );


--AD1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~2 at LABCELL_X12_Y10_N12
AD1L250 = ( AD1_D_iw[22] & ( AD1L200 ) ) # ( AD1_D_iw[22] & ( !AD1L200 & ( AD1_D_iw[17] ) ) ) # ( !AD1_D_iw[22] & ( !AD1L200 & ( AD1_D_iw[17] ) ) );


--AD1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~3 at LABCELL_X10_Y9_N9
AD1L251 = ( AD1L581 & ( AD1L250 ) ) # ( !AD1L581 & ( AD1L250 ) ) # ( AD1L581 & ( !AD1L250 ) ) # ( !AD1L581 & ( !AD1L250 & ( (!AD1L206) # ((AD1L572 & ((AD1L219) # (AD1L218)))) ) ) );


--AD1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~4 at LABCELL_X10_Y9_N51
AD1L254 = ( AD1_D_iw[24] & ( (AD1_D_iw[19]) # (AD1L200) ) ) # ( !AD1_D_iw[24] & ( (!AD1L200 & AD1_D_iw[19]) ) );


--AD1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~5 at LABCELL_X10_Y9_N54
AD1L255 = ( AD1L581 & ( AD1L254 ) ) # ( !AD1L581 & ( AD1L254 ) ) # ( AD1L581 & ( !AD1L254 ) ) # ( !AD1L581 & ( !AD1L254 & ( (!AD1L206) # ((AD1L572 & ((AD1L219) # (AD1L218)))) ) ) );


--AD1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21] at FF_X15_Y7_N22
--register power-up is low

AD1_D_iw[21] = DFFEAS(AD1L659, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  ,  ,  );


--AD1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~6 at LABCELL_X10_Y9_N24
AD1L258 = ( AD1_D_iw[26] & ( (AD1L200) # (AD1_D_iw[21]) ) ) # ( !AD1_D_iw[26] & ( (AD1_D_iw[21] & !AD1L200) ) );


--AD1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~7 at LABCELL_X10_Y9_N6
AD1L259 = ( AD1L581 & ( AD1L258 ) ) # ( !AD1L581 & ( AD1L258 ) ) # ( AD1L581 & ( !AD1L258 ) ) # ( !AD1L581 & ( !AD1L258 & ( (!AD1L206) # ((AD1L572 & ((AD1L219) # (AD1L218)))) ) ) );


--AD1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~8 at LABCELL_X12_Y10_N30
AD1L256 = ( AD1_D_iw[20] & ( AD1L200 & ( AD1_D_iw[25] ) ) ) # ( !AD1_D_iw[20] & ( AD1L200 & ( AD1_D_iw[25] ) ) ) # ( AD1_D_iw[20] & ( !AD1L200 ) );


--AD1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~9 at LABCELL_X10_Y9_N57
AD1L257 = ( AD1L256 & ( AD1L581 ) ) # ( !AD1L256 & ( AD1L581 ) ) # ( AD1L256 & ( !AD1L581 ) ) # ( !AD1L256 & ( !AD1L581 & ( (!AD1L206) # ((AD1L572 & ((AD1L219) # (AD1L218)))) ) ) );


--AD1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~13 at LABCELL_X13_Y8_N54
AD1L585 = ( AD1_D_iw[0] & ( !AD1_D_iw[4] & ( (!AD1_D_iw[3] & (!AD1_D_iw[5] & (!AD1_D_iw[2] & !AD1_D_iw[1]))) ) ) );


--AD1L303 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0 at LABCELL_X10_Y9_N27
AD1L303 = ( !AD1L304 & ( (!AD1L585 & !AD1L708) ) );


--AD1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg at LABCELL_X10_Y9_N0
AD1_D_wr_dst_reg = ( AD1L255 & ( AD1L259 & ( AD1L303 ) ) ) # ( !AD1L255 & ( AD1L259 & ( AD1L303 ) ) ) # ( AD1L255 & ( !AD1L259 & ( AD1L303 ) ) ) # ( !AD1L255 & ( !AD1L259 & ( (AD1L303 & (((AD1L257) # (AD1L253)) # (AD1L251))) ) ) );


--AD1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0 at LABCELL_X17_Y8_N51
AD1L233 = ( AD1_D_iw[0] & ( (!AD1_D_iw[3] & (AD1_D_iw[4] & AD1_D_iw[2])) ) );


--AD1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data at FF_X21_Y8_N38
--register power-up is low

AD1_av_ld_aligning_data = DFFEAS(AD1L884, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1] at FF_X21_Y8_N49
--register power-up is low

AD1_av_ld_align_cycle[1] = DFFEAS(AD1L881, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0] at FF_X21_Y8_N22
--register power-up is low

AD1_av_ld_align_cycle[0] = DFFEAS(AD1L880, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L883 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0 at LABCELL_X22_Y8_N15
AD1L883 = ( AD1_av_ld_align_cycle[0] & ( AD1L231 & ( (AD1_D_iw[4] & AD1_av_ld_align_cycle[1]) ) ) ) # ( !AD1_av_ld_align_cycle[0] & ( AD1L231 & ( (!AD1_D_iw[4] & AD1_av_ld_align_cycle[1]) ) ) ) # ( AD1_av_ld_align_cycle[0] & ( !AD1L231 & ( AD1_av_ld_align_cycle[1] ) ) );


--AD1L884 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1 at MLABCELL_X21_Y8_N36
AD1L884 = ( AD1_d_read & ( (!AD1_av_ld_aligning_data & (!MC1_WideOr1 & (!AD1L233))) # (AD1_av_ld_aligning_data & (((!AD1L883)))) ) ) # ( !AD1_d_read & ( (!AD1L883 & AD1_av_ld_aligning_data) ) );


--AD1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data at FF_X21_Y8_N56
--register power-up is low

AD1_av_ld_waiting_for_data = DFFEAS(AD1L985, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L985 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0 at MLABCELL_X21_Y8_N54
AD1L985 = ( AD1_d_read & ( (!AD1_av_ld_waiting_for_data & (AD1_R_ctrl_ld & (AD1_E_new_inst))) # (AD1_av_ld_waiting_for_data & (((MC1_WideOr1)))) ) ) # ( !AD1_d_read & ( ((AD1_R_ctrl_ld & AD1_E_new_inst)) # (AD1_av_ld_waiting_for_data) ) );


--AD1L567 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0 at MLABCELL_X21_Y8_N42
AD1L567 = ( AD1L233 & ( AD1_E_valid_from_R & ( (AD1_R_ctrl_ld & ((AD1_E_new_inst) # (AD1L985))) ) ) ) # ( !AD1L233 & ( AD1_E_valid_from_R & ( (AD1_R_ctrl_ld & (((AD1L884) # (AD1_E_new_inst)) # (AD1L985))) ) ) ) # ( AD1L233 & ( !AD1_E_valid_from_R & ( (AD1_E_new_inst & AD1_R_ctrl_ld) ) ) ) # ( !AD1L233 & ( !AD1_E_valid_from_R & ( (AD1_E_new_inst & AD1_R_ctrl_ld) ) ) );


--AD1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1 at LABCELL_X18_Y9_N3
AD1L568 = ( !AD1_E_shift_rot_cnt[2] & ( (!AD1_E_shift_rot_cnt[0] & (!AD1_E_shift_rot_cnt[1] & !AD1_E_shift_rot_cnt[3])) ) );


--AD1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2 at MLABCELL_X21_Y8_N6
AD1L569 = ( AD1L568 & ( (AD1_E_valid_from_R & (AD1_R_ctrl_shift_rot & ((AD1_E_shift_rot_cnt[4]) # (AD1_E_new_inst)))) ) ) # ( !AD1L568 & ( (AD1_E_valid_from_R & AD1_R_ctrl_shift_rot) ) );


--AD1L875 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0 at MLABCELL_X21_Y8_N12
AD1L875 = ( !AD1L569 & ( CC1L3 & ( (AD1_E_valid_from_R & (!AD1L994 & !AD1L567)) ) ) ) # ( !AD1L569 & ( !CC1L3 & ( (AD1_E_valid_from_R & (!AD1L994 & (!AD1L1044Q & !AD1L567))) ) ) );


--AD1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0 at LABCELL_X17_Y8_N3
AD1L224 = ( AD1_D_iw[0] & ( (AD1_D_iw[1] & (AD1_D_iw[2] & ((!AD1_D_iw[4]) # (!AD1_D_iw[3])))) ) );


--VB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src0_valid~0 at LABCELL_X12_Y7_N24
VB3L1 = ( TC5L18 & ( (!EC1L1 & (YB5_rp_valid & !VB3L2)) ) ) # ( !TC5L18 & ( (YB5_rp_valid & !VB3L2) ) );


--AC7_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[0] at FF_X15_Y3_N5
--register power-up is low

AC7_av_readdata_pre[0] = DFFEAS(V1_readdata[0], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30] at FF_X15_Y3_N32
--register power-up is low

AC3_av_readdata_pre[30] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_W_alu_result[2],  ,  , VCC);


--MC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0 at MLABCELL_X15_Y3_N30
MC1L30 = ( AC3_read_latency_shift_reg[0] & ( AC3_av_readdata_pre[30] ) );


--AC4_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] at FF_X9_Y4_N40
--register power-up is low

AC4_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[0],  ,  , VCC);


--AC6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[0] at FF_X15_Y3_N56
--register power-up is low

AC6_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , Z1_readdata[0],  ,  , VCC);


--MC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0 at MLABCELL_X21_Y6_N36
MC1L4 = ( EC1_data_reg[0] & ( TC5L18 & ( (!MC1L6) # ((VB3L1 & ((FE1_q_a[0]) # (ZB5_mem[0][42])))) ) ) ) # ( !EC1_data_reg[0] & ( TC5L18 & ( (!MC1L6) # ((VB3L1 & FE1_q_a[0])) ) ) ) # ( EC1_data_reg[0] & ( !TC5L18 & ( (!MC1L6) # ((ZB5_mem[0][42] & VB3L1)) ) ) ) # ( !EC1_data_reg[0] & ( !TC5L18 & ( !MC1L6 ) ) );


--AD1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0] at FF_X18_Y7_N37
--register power-up is low

AD1_av_ld_byte1_data[0] = DFFEAS(AD1L908, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L906,  ,  ,  ,  );


--AD1L983 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0 at MLABCELL_X21_Y8_N51
AD1L983 = ( AD1_W_alu_result[0] & ( (AD1_av_ld_aligning_data & ((!AD1_av_ld_align_cycle[0] & ((!AD1_av_ld_align_cycle[1]) # (AD1_W_alu_result[1]))) # (AD1_av_ld_align_cycle[0] & (!AD1_av_ld_align_cycle[1] & AD1_W_alu_result[1])))) ) ) # ( !AD1_W_alu_result[0] & ( (AD1_av_ld_aligning_data & (!AD1_av_ld_align_cycle[1] & AD1_W_alu_result[1])) ) );


--AD1L889 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]~0 at MLABCELL_X21_Y8_N0
AD1L889 = ( AD1_av_ld_align_cycle[0] & ( (!AD1_av_ld_aligning_data) # ((!AD1_av_ld_align_cycle[1] & AD1_W_alu_result[1])) ) ) # ( !AD1_av_ld_align_cycle[0] & ( (!AD1_av_ld_aligning_data) # ((!AD1_W_alu_result[0] & (!AD1_av_ld_align_cycle[1] & AD1_W_alu_result[1])) # (AD1_W_alu_result[0] & ((!AD1_av_ld_align_cycle[1]) # (AD1_W_alu_result[1])))) ) );


--AD1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0] at FF_X13_Y9_N25
--register power-up is low

AD1_R_compare_op[0] = DFFEAS(AD1L297, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~13 at LABCELL_X17_Y9_N45
AD1L376 = ( AD1_R_logic_op[0] & ( (!AD1_E_src2[27] & (AD1_R_logic_op[1] & AD1_E_src1[27])) # (AD1_E_src2[27] & (!AD1_R_logic_op[1] $ (!AD1_E_src1[27]))) ) ) # ( !AD1_R_logic_op[0] & ( !AD1_R_logic_op[1] $ (((AD1_E_src1[27]) # (AD1_E_src2[27]))) ) );


--AD1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~14 at LABCELL_X17_Y9_N42
AD1L375 = ( AD1_E_src2[26] & ( !AD1_R_logic_op[1] $ (((!AD1_R_logic_op[0]) # (!AD1_E_src1[26]))) ) ) # ( !AD1_E_src2[26] & ( (!AD1_R_logic_op[1] & (!AD1_R_logic_op[0] & !AD1_E_src1[26])) # (AD1_R_logic_op[1] & ((AD1_E_src1[26]))) ) );


--AD1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0 at MLABCELL_X15_Y11_N18
AD1L604 = ( !AD1L376 & ( !AD1L375 ) );


--AD1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1] at FF_X15_Y8_N13
--register power-up is low

AD1_E_src2[1] = DFFEAS(AD1L774, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~15 at MLABCELL_X15_Y9_N48
AD1L350 = ( AD1_E_src1[1] & ( !AD1_R_logic_op[1] $ (((!AD1_R_logic_op[0]) # (!AD1_E_src2[1]))) ) ) # ( !AD1_E_src1[1] & ( (!AD1_R_logic_op[1] & (!AD1_R_logic_op[0] & !AD1_E_src2[1])) # (AD1_R_logic_op[1] & ((AD1_E_src2[1]))) ) );


--AD1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~16 at LABCELL_X17_Y9_N51
AD1L374 = ( AD1_E_src2[25] & ( !AD1_R_logic_op[1] $ (((!AD1_R_logic_op[0]) # (!AD1_E_src1[25]))) ) ) # ( !AD1_E_src2[25] & ( (!AD1_R_logic_op[1] & (!AD1_R_logic_op[0] & !AD1_E_src1[25])) # (AD1_R_logic_op[1] & ((AD1_E_src1[25]))) ) );


--AD1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31] at FF_X12_Y9_N46
--register power-up is low

AD1_E_src2[31] = DFFEAS(AD1L771, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~17 at MLABCELL_X15_Y9_N18
AD1L380 = ( AD1_E_src1[31] & ( !AD1_R_logic_op[1] $ (((!AD1_R_logic_op[0]) # (!AD1_E_src2[31]))) ) ) # ( !AD1_E_src1[31] & ( (!AD1_R_logic_op[1] & (!AD1_R_logic_op[0] & !AD1_E_src2[31])) # (AD1_R_logic_op[1] & ((AD1_E_src2[31]))) ) );


--AD1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~18 at MLABCELL_X15_Y9_N51
AD1L379 = ( AD1_E_src2[30] & ( !AD1_R_logic_op[1] $ (((!AD1_R_logic_op[0]) # (!AD1_E_src1[30]))) ) ) # ( !AD1_E_src2[30] & ( (!AD1_R_logic_op[1] & (!AD1_R_logic_op[0] & !AD1_E_src1[30])) # (AD1_R_logic_op[1] & ((AD1_E_src1[30]))) ) );


--AD1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~19 at LABCELL_X17_Y9_N54
AD1L378 = ( AD1_E_src2[29] & ( !AD1_R_logic_op[1] $ (((!AD1_R_logic_op[0]) # (!AD1_E_src1[29]))) ) ) # ( !AD1_E_src2[29] & ( (!AD1_R_logic_op[1] & (!AD1_R_logic_op[0] & !AD1_E_src1[29])) # (AD1_R_logic_op[1] & ((AD1_E_src1[29]))) ) );


--AD1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~20 at MLABCELL_X15_Y9_N54
AD1L377 = ( AD1_E_src1[28] & ( !AD1_R_logic_op[1] $ (((!AD1_R_logic_op[0]) # (!AD1_E_src2[28]))) ) ) # ( !AD1_E_src1[28] & ( (!AD1_R_logic_op[1] & (!AD1_R_logic_op[0] & !AD1_E_src2[28])) # (AD1_R_logic_op[1] & ((AD1_E_src2[28]))) ) );


--AD1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1 at LABCELL_X16_Y9_N0
AD1L605 = ( !AD1L350 & ( !AD1L379 & ( (!AD1L377 & (!AD1L378 & (!AD1L374 & !AD1L380))) ) ) );


--AD1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2 at LABCELL_X19_Y10_N45
AD1L606 = ( !AD1L351 & ( !AD1L354 ) );


--AD1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3 at LABCELL_X19_Y10_N36
AD1L607 = ( AD1_R_logic_op[0] & ( AD1_E_src2[6] & ( (!AD1_R_logic_op[1] & (!AD1_E_src1[6] & ((!AD1_E_src1[7]) # (!AD1_E_src2[7])))) # (AD1_R_logic_op[1] & (AD1_E_src1[6] & (!AD1_E_src1[7] $ (AD1_E_src2[7])))) ) ) ) # ( !AD1_R_logic_op[0] & ( AD1_E_src2[6] & ( (!AD1_R_logic_op[1] & ((AD1_E_src2[7]) # (AD1_E_src1[7]))) ) ) ) # ( AD1_R_logic_op[0] & ( !AD1_E_src2[6] & ( (!AD1_R_logic_op[1] & ((!AD1_E_src1[7]) # ((!AD1_E_src2[7])))) # (AD1_R_logic_op[1] & (!AD1_E_src1[6] & (!AD1_E_src1[7] $ (AD1_E_src2[7])))) ) ) ) # ( !AD1_R_logic_op[0] & ( !AD1_E_src2[6] & ( (!AD1_R_logic_op[1] & (AD1_E_src1[6] & ((AD1_E_src2[7]) # (AD1_E_src1[7])))) # (AD1_R_logic_op[1] & (!AD1_E_src1[7] & (!AD1_E_src2[7] & !AD1_E_src1[6]))) ) ) );


--AD1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4 at LABCELL_X19_Y10_N30
AD1L608 = ( AD1_R_logic_op[1] & ( AD1_E_src2[8] & ( (AD1_E_src1[8] & (AD1_R_logic_op[0] & (!AD1_E_src1[9] $ (AD1_E_src2[9])))) ) ) ) # ( !AD1_R_logic_op[1] & ( AD1_E_src2[8] & ( (!AD1_R_logic_op[0] & (((AD1_E_src2[9]) # (AD1_E_src1[9])))) # (AD1_R_logic_op[0] & (!AD1_E_src1[8] & ((!AD1_E_src1[9]) # (!AD1_E_src2[9])))) ) ) ) # ( AD1_R_logic_op[1] & ( !AD1_E_src2[8] & ( (!AD1_E_src1[8] & ((!AD1_E_src1[9] & ((!AD1_E_src2[9]))) # (AD1_E_src1[9] & (AD1_R_logic_op[0] & AD1_E_src2[9])))) ) ) ) # ( !AD1_R_logic_op[1] & ( !AD1_E_src2[8] & ( (!AD1_R_logic_op[0] & (AD1_E_src1[8] & ((AD1_E_src2[9]) # (AD1_E_src1[9])))) # (AD1_R_logic_op[0] & (((!AD1_E_src1[9]) # (!AD1_E_src2[9])))) ) ) );


--AD1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5 at MLABCELL_X21_Y10_N6
AD1L609 = ( AD1_E_src2[10] & ( AD1_E_src1[10] & ( (!AD1_R_logic_op[0] & (!AD1_R_logic_op[1] & ((AD1_E_src2[11]) # (AD1_E_src1[11])))) # (AD1_R_logic_op[0] & (AD1_R_logic_op[1] & (!AD1_E_src1[11] $ (AD1_E_src2[11])))) ) ) ) # ( !AD1_E_src2[10] & ( AD1_E_src1[10] & ( (!AD1_R_logic_op[1] & ((!AD1_R_logic_op[0] & ((AD1_E_src2[11]) # (AD1_E_src1[11]))) # (AD1_R_logic_op[0] & ((!AD1_E_src1[11]) # (!AD1_E_src2[11]))))) ) ) ) # ( AD1_E_src2[10] & ( !AD1_E_src1[10] & ( (!AD1_R_logic_op[1] & ((!AD1_R_logic_op[0] & ((AD1_E_src2[11]) # (AD1_E_src1[11]))) # (AD1_R_logic_op[0] & ((!AD1_E_src1[11]) # (!AD1_E_src2[11]))))) ) ) ) # ( !AD1_E_src2[10] & ( !AD1_E_src1[10] & ( (!AD1_E_src1[11] & ((!AD1_R_logic_op[1] & (AD1_R_logic_op[0])) # (AD1_R_logic_op[1] & ((!AD1_E_src2[11]))))) # (AD1_E_src1[11] & (AD1_R_logic_op[0] & (!AD1_R_logic_op[1] $ (AD1_E_src2[11])))) ) ) );


--AD1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6 at MLABCELL_X21_Y10_N24
AD1L610 = ( AD1_R_logic_op[0] & ( AD1_E_src1[14] & ( (!AD1_R_logic_op[1] & (!AD1_E_src2[14] & ((!AD1_E_src1[4]) # (!AD1_E_src2[4])))) # (AD1_R_logic_op[1] & (AD1_E_src2[14] & (!AD1_E_src1[4] $ (AD1_E_src2[4])))) ) ) ) # ( !AD1_R_logic_op[0] & ( AD1_E_src1[14] & ( (!AD1_R_logic_op[1] & ((AD1_E_src2[4]) # (AD1_E_src1[4]))) ) ) ) # ( AD1_R_logic_op[0] & ( !AD1_E_src1[14] & ( (!AD1_R_logic_op[1] & ((!AD1_E_src1[4]) # ((!AD1_E_src2[4])))) # (AD1_R_logic_op[1] & (!AD1_E_src2[14] & (!AD1_E_src1[4] $ (AD1_E_src2[4])))) ) ) ) # ( !AD1_R_logic_op[0] & ( !AD1_E_src1[14] & ( (!AD1_R_logic_op[1] & (AD1_E_src2[14] & ((AD1_E_src2[4]) # (AD1_E_src1[4])))) # (AD1_R_logic_op[1] & (!AD1_E_src1[4] & (!AD1_E_src2[14] & !AD1_E_src2[4]))) ) ) );


--AD1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7 at MLABCELL_X21_Y10_N18
AD1L611 = ( AD1L607 & ( !AD1L362 & ( (AD1L610 & (AD1L609 & (!AD1L361 & AD1L608))) ) ) );


--AD1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~21 at MLABCELL_X15_Y10_N27
AD1L365 = ( AD1_R_logic_op[1] & ( (!AD1_E_src1[16] & ((AD1_E_src2[16]))) # (AD1_E_src1[16] & ((!AD1_R_logic_op[0]) # (!AD1_E_src2[16]))) ) ) # ( !AD1_R_logic_op[1] & ( (!AD1_R_logic_op[0] & (!AD1_E_src1[16] & !AD1_E_src2[16])) # (AD1_R_logic_op[0] & (AD1_E_src1[16] & AD1_E_src2[16])) ) );


--AD1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~22 at MLABCELL_X15_Y9_N15
AD1L364 = ( AD1_E_src1[15] & ( AD1_R_logic_op[1] & ( (!AD1_E_src2[15]) # (!AD1_R_logic_op[0]) ) ) ) # ( !AD1_E_src1[15] & ( AD1_R_logic_op[1] & ( AD1_E_src2[15] ) ) ) # ( AD1_E_src1[15] & ( !AD1_R_logic_op[1] & ( (AD1_E_src2[15] & AD1_R_logic_op[0]) ) ) ) # ( !AD1_E_src1[15] & ( !AD1_R_logic_op[1] & ( (!AD1_E_src2[15] & !AD1_R_logic_op[0]) ) ) );


--AD1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~8 at MLABCELL_X15_Y11_N12
AD1L612 = ( !AD1L364 & ( !AD1L365 ) );


--AD1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~23 at MLABCELL_X15_Y9_N27
AD1L367 = ( AD1_E_src2[18] & ( AD1_R_logic_op[1] & ( (!AD1_E_src1[18]) # (!AD1_R_logic_op[0]) ) ) ) # ( !AD1_E_src2[18] & ( AD1_R_logic_op[1] & ( AD1_E_src1[18] ) ) ) # ( AD1_E_src2[18] & ( !AD1_R_logic_op[1] & ( (AD1_E_src1[18] & AD1_R_logic_op[0]) ) ) ) # ( !AD1_E_src2[18] & ( !AD1_R_logic_op[1] & ( (!AD1_E_src1[18] & !AD1_R_logic_op[0]) ) ) );


--AD1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~24 at MLABCELL_X15_Y9_N9
AD1L366 = ( AD1_E_src1[17] & ( AD1_R_logic_op[1] & ( (!AD1_R_logic_op[0]) # (!AD1_E_src2[17]) ) ) ) # ( !AD1_E_src1[17] & ( AD1_R_logic_op[1] & ( AD1_E_src2[17] ) ) ) # ( AD1_E_src1[17] & ( !AD1_R_logic_op[1] & ( (AD1_R_logic_op[0] & AD1_E_src2[17]) ) ) ) # ( !AD1_E_src1[17] & ( !AD1_R_logic_op[1] & ( (!AD1_R_logic_op[0] & !AD1_E_src2[17]) ) ) );


--AD1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~9 at MLABCELL_X15_Y11_N15
AD1L613 = (!AD1L367 & !AD1L366);


--AD1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~25 at LABCELL_X17_Y9_N57
AD1L369 = (!AD1_E_src2[20] & ((!AD1_R_logic_op[1] & (!AD1_R_logic_op[0] & !AD1_E_src1[20])) # (AD1_R_logic_op[1] & ((AD1_E_src1[20]))))) # (AD1_E_src2[20] & (!AD1_R_logic_op[1] $ (((!AD1_R_logic_op[0]) # (!AD1_E_src1[20])))));


--AD1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~26 at MLABCELL_X15_Y9_N39
AD1L368 = ( AD1_E_src2[19] & ( !AD1_R_logic_op[1] $ (((!AD1_R_logic_op[0]) # (!AD1_E_src1[19]))) ) ) # ( !AD1_E_src2[19] & ( (!AD1_R_logic_op[1] & (!AD1_R_logic_op[0] & !AD1_E_src1[19])) # (AD1_R_logic_op[1] & ((AD1_E_src1[19]))) ) );


--AD1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~10 at MLABCELL_X15_Y11_N51
AD1L614 = (!AD1L368 & !AD1L369);


--AD1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0] at FF_X15_Y8_N16
--register power-up is low

AD1_E_src2[0] = DFFEAS(AD1L773, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~27 at MLABCELL_X15_Y9_N21
AD1L349 = ( AD1_E_src2[0] & ( !AD1_R_logic_op[1] $ (((!AD1_R_logic_op[0]) # (!AD1_E_src1[0]))) ) ) # ( !AD1_E_src2[0] & ( (!AD1_R_logic_op[1] & (!AD1_R_logic_op[0] & !AD1_E_src1[0])) # (AD1_R_logic_op[1] & ((AD1_E_src1[0]))) ) );


--AD1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~28 at MLABCELL_X15_Y9_N36
AD1L373 = ( AD1_E_src2[24] & ( !AD1_R_logic_op[1] $ (((!AD1_R_logic_op[0]) # (!AD1_E_src1[24]))) ) ) # ( !AD1_E_src2[24] & ( (!AD1_R_logic_op[1] & (!AD1_R_logic_op[0] & !AD1_E_src1[24])) # (AD1_R_logic_op[1] & ((AD1_E_src1[24]))) ) );


--AD1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~29 at MLABCELL_X15_Y9_N42
AD1L372 = ( AD1_E_src2[23] & ( !AD1_R_logic_op[1] $ (((!AD1_R_logic_op[0]) # (!AD1_E_src1[23]))) ) ) # ( !AD1_E_src2[23] & ( (!AD1_R_logic_op[1] & (!AD1_R_logic_op[0] & !AD1_E_src1[23])) # (AD1_R_logic_op[1] & ((AD1_E_src1[23]))) ) );


--AD1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~30 at LABCELL_X17_Y9_N48
AD1L371 = (!AD1_E_src2[22] & ((!AD1_R_logic_op[1] & (!AD1_R_logic_op[0] & !AD1_E_src1[22])) # (AD1_R_logic_op[1] & ((AD1_E_src1[22]))))) # (AD1_E_src2[22] & (!AD1_R_logic_op[1] $ (((!AD1_R_logic_op[0]) # (!AD1_E_src1[22])))));


--AD1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~31 at MLABCELL_X15_Y9_N45
AD1L370 = (!AD1_E_src2[21] & ((!AD1_R_logic_op[1] & (!AD1_R_logic_op[0] & !AD1_E_src1[21])) # (AD1_R_logic_op[1] & ((AD1_E_src1[21]))))) # (AD1_E_src2[21] & (!AD1_R_logic_op[1] $ (((!AD1_R_logic_op[0]) # (!AD1_E_src1[21])))));


--AD1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~11 at LABCELL_X16_Y9_N54
AD1L615 = ( !AD1L352 & ( !AD1L370 & ( (!AD1L349 & (!AD1L372 & (!AD1L373 & !AD1L371))) ) ) );


--AD1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~12 at MLABCELL_X15_Y11_N54
AD1L616 = ( AD1L606 & ( AD1L615 & ( (AD1L611 & (AD1L612 & (AD1L614 & AD1L613))) ) ) );


--AD1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1] at FF_X13_Y9_N28
--register power-up is low

AD1_R_compare_op[1] = DFFEAS(AD1L298, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0 at LABCELL_X13_Y9_N42
AD1L340 = ( AD1L605 & ( AD1_R_compare_op[1] & ( (!AD1_R_compare_op[0] & (AD1L114)) # (AD1_R_compare_op[0] & (((!AD1L616) # (!AD1L604)))) ) ) ) # ( !AD1L605 & ( AD1_R_compare_op[1] & ( (AD1_R_compare_op[0]) # (AD1L114) ) ) ) # ( AD1L605 & ( !AD1_R_compare_op[1] & ( (!AD1_R_compare_op[0] & (((AD1L616 & AD1L604)))) # (AD1_R_compare_op[0] & (!AD1L114)) ) ) ) # ( !AD1L605 & ( !AD1_R_compare_op[1] & ( (!AD1L114 & AD1_R_compare_op[0]) ) ) );


--AD1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie at FF_X16_Y8_N13
--register power-up is low

AD1_W_status_reg_pie = DFFEAS(AD1L873, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1_E_valid_from_R,  ,  ,  ,  );


--AD1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0 at MLABCELL_X15_Y8_N42
AD1L617 = ( !AD1L271Q & ( (!AD1_D_iw[8] & (!AD1_D_iw[7] & (!AD1_D_iw[10] & !AD1_D_iw[6]))) ) );


--AD1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~1 at MLABCELL_X15_Y7_N36
AD1L618 = (!AD1_D_iw[9] & !AD1_D_iw[10]);


--AD1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0 at MLABCELL_X15_Y8_N45
AD1L619 = (!AD1_D_iw[8] & (!AD1_D_iw[7] & (AD1_D_iw[6] & AD1L618)));


--AD1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg at FF_X16_Y8_N32
--register power-up is low

AD1_W_bstatus_reg = DFFEAS(AD1L821, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1_E_valid_from_R,  ,  ,  ,  );


--AD1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0 at MLABCELL_X15_Y8_N24
AD1L620 = (AD1L618 & (AD1_D_iw[7] & (!AD1_D_iw[8] & !AD1_D_iw[6])));


--AD1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0] at FF_X15_Y8_N1
--register power-up is low

AD1_W_ienable_reg[0] = DFFEAS(AD1L830, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal135~0 at MLABCELL_X15_Y8_N27
AD1L621 = (AD1L618 & (AD1_D_iw[7] & (AD1_D_iw[6] & !AD1_D_iw[8])));


--AD1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0] at FF_X18_Y5_N31
--register power-up is low

AD1_W_ipending_reg[0] = DFFEAS(AD1L833, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0 at MLABCELL_X15_Y8_N30
AD1L341 = ( AD1L617 & ( AD1_W_status_reg_pie ) ) # ( !AD1L617 & ( (!AD1L619 & (AD1L342)) # (AD1L619 & ((AD1_W_estatus_reg))) ) );


--AD1L305 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~14 at LABCELL_X16_Y9_N30
AD1L305 = ( AD1_E_shift_rot_result[0] & ( ((!AD1_R_ctrl_logic & (AD1L110)) # (AD1_R_ctrl_logic & ((AD1L349)))) # (AD1_R_ctrl_shift_rot) ) ) # ( !AD1_E_shift_rot_result[0] & ( (!AD1_R_ctrl_shift_rot & ((!AD1_R_ctrl_logic & (AD1L110)) # (AD1_R_ctrl_logic & ((AD1L349))))) ) );


--AD1_intr_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req at MLABCELL_X15_Y8_N6
AD1_intr_req = ( AD1_W_ipending_reg[0] & ( AD1_W_status_reg_pie ) );


--AC4_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] at FF_X13_Y7_N7
--register power-up is low

AC4_av_readdata_pre[22] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[22],  ,  , VCC);


--VB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0 at LABCELL_X11_Y3_N15
VB2L2 = ( ZB4_mem[0][72] & ( (AC4_read_latency_shift_reg[0] & ZB4_mem[0][54]) ) );


--NC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_payload~0 at LABCELL_X13_Y7_N48
NC1L2 = ( VB3L2 & ( (!TC5L18 & YB5_rp_valid) ) );


--AD1L660 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~0 at LABCELL_X13_Y6_N0
AD1L660 = ( FE1_q_a[6] & ( (!AD1_intr_req & (((AC4_av_readdata_pre[22] & VB2L2)) # (NC1L2))) ) ) # ( !FE1_q_a[6] & ( (!AD1_intr_req & (AC4_av_readdata_pre[22] & VB2L2)) ) );


--AD1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending at FF_X18_Y6_N40
--register power-up is low

AD1_hbreak_pending = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1L1048,  ,  , VCC);


--LD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break at FF_X8_Y6_N25
--register power-up is low

LD1_jtag_break = DFFEAS(LD1L4, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AD1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst at FF_X9_Y4_N58
--register power-up is low

AD1_wait_for_one_post_bret_inst = DFFEAS(AD1L1058, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L1049 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0 at LABCELL_X10_Y6_N30
AD1L1049 = ( AD1_hbreak_pending & ( (!AD1_hbreak_enabled & ((!AD1_wait_for_one_post_bret_inst) # (AD1_W_valid))) ) ) # ( !AD1_hbreak_pending & ( (!AD1_hbreak_enabled & (LD1_jtag_break & ((!AD1_wait_for_one_post_bret_inst) # (AD1_W_valid)))) ) );


--AD1L701 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0 at LABCELL_X12_Y7_N57
AD1L701 = ( VB2L2 & ( VB3L2 & ( !AD1_i_read ) ) ) # ( !VB2L2 & ( VB3L2 & ( (!AD1_i_read & (YB5_rp_valid & ((!TC5L18) # (!EC1L1)))) ) ) ) # ( VB2L2 & ( !VB3L2 & ( !AD1_i_read ) ) );


--AC4_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] at FF_X15_Y6_N1
--register power-up is low

AC4_av_readdata_pre[23] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[23],  ,  , VCC);


--AD1L661 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~1 at LABCELL_X13_Y6_N57
AD1L661 = ( AC4_av_readdata_pre[23] & ( (!AD1_intr_req & (((FE1_q_a[7] & NC1L2)) # (VB2L2))) ) ) # ( !AC4_av_readdata_pre[23] & ( (FE1_q_a[7] & (!AD1_intr_req & NC1L2)) ) );


--AC4_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] at FF_X9_Y3_N13
--register power-up is low

AC4_av_readdata_pre[24] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[24],  ,  , VCC);


--AD1L662 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~2 at LABCELL_X13_Y6_N3
AD1L662 = ( FE1_q_a[8] & ( (!AD1_intr_req & (((VB2L2 & AC4_av_readdata_pre[24])) # (NC1L2))) ) ) # ( !FE1_q_a[8] & ( (!AD1_intr_req & (VB2L2 & AC4_av_readdata_pre[24])) ) );


--AC4_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] at FF_X7_Y4_N52
--register power-up is low

AC4_av_readdata_pre[25] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[25],  ,  , VCC);


--AD1L663 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~3 at MLABCELL_X15_Y7_N12
AD1L663 = ( AC4_av_readdata_pre[25] & ( (!AD1_intr_req & (((NC1L2 & FE1_q_a[9])) # (VB2L2))) ) ) # ( !AC4_av_readdata_pre[25] & ( (!AD1_intr_req & (NC1L2 & FE1_q_a[9])) ) );


--AC4_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] at FF_X9_Y3_N34
--register power-up is low

AC4_av_readdata_pre[26] = DFFEAS(AC4L29, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L664 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~4 at LABCELL_X13_Y6_N39
AD1L664 = ( NC1L2 & ( (!AD1_intr_req & (((AC4_av_readdata_pre[26] & VB2L2)) # (FE1_q_a[10]))) ) ) # ( !NC1L2 & ( (!AD1_intr_req & (AC4_av_readdata_pre[26] & VB2L2)) ) );


--AB1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1] at FF_X10_Y7_N56
--register power-up is low

AB1_altera_reset_synchronizer_int_chain[1] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , AB1_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--AB1_r_sync_rst_chain[3] is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3] at FF_X10_Y7_N17
--register power-up is low

AB1_r_sync_rst_chain[3] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , AB1_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--AB1L20 is nios_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain~1 at LABCELL_X10_Y7_N12
AB1L20 = ( AB1_altera_reset_synchronizer_int_chain[2] & ( AB1_r_sync_rst_chain[3] ) );


--VB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src1_valid~1 at LABCELL_X12_Y7_N45
VB3L3 = ( YB5_rp_valid & ( (VB3L2 & ((!TC5L18) # (!EC1L1))) ) );


--AC4_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] at FF_X15_Y6_N5
--register power-up is low

AC4_av_readdata_pre[11] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[11],  ,  , VCC);


--AD1L274 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11]~0 at MLABCELL_X15_Y7_N51
AD1L274 = ( !AD1L1049 & ( !AD1_intr_req ) );


--AD1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~5 at MLABCELL_X15_Y6_N12
AD1L644 = ( VB3L3 & ( TC5L18 & ( (!AD1L645) # (((EC1_data_reg[11] & ZB5_mem[0][42])) # (FE1_q_a[11])) ) ) ) # ( !VB3L3 & ( TC5L18 & ( !AD1L645 ) ) ) # ( VB3L3 & ( !TC5L18 & ( (!AD1L645) # ((EC1_data_reg[11] & ZB5_mem[0][42])) ) ) ) # ( !VB3L3 & ( !TC5L18 & ( !AD1L645 ) ) );


--AC4_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] at FF_X13_Y6_N52
--register power-up is low

AC4_av_readdata_pre[12] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[12],  ,  , VCC);


--AD1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~6 at LABCELL_X13_Y6_N9
AD1L646 = ( FE1_q_a[12] & ( (!AD1_intr_req & (((VB3L3 & TC5L18)) # (AD1L647))) ) ) # ( !FE1_q_a[12] & ( (!AD1_intr_req & AD1L647) ) );


--AC4_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] at FF_X15_Y6_N43
--register power-up is low

AC4_av_readdata_pre[13] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[13],  ,  , VCC);


--AD1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~7 at MLABCELL_X15_Y6_N30
AD1L648 = ( FE1_q_a[13] & ( TC5L18 & ( (!AD1L649) # (VB3L3) ) ) ) # ( !FE1_q_a[13] & ( TC5L18 & ( (!AD1L649) # ((EC1_data_reg[13] & (ZB5_mem[0][42] & VB3L3))) ) ) ) # ( FE1_q_a[13] & ( !TC5L18 & ( (!AD1L649) # ((EC1_data_reg[13] & (ZB5_mem[0][42] & VB3L3))) ) ) ) # ( !FE1_q_a[13] & ( !TC5L18 & ( (!AD1L649) # ((EC1_data_reg[13] & (ZB5_mem[0][42] & VB3L3))) ) ) );


--AC4_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] at FF_X15_Y7_N46
--register power-up is low

AC4_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[14],  ,  , VCC);


--AD1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~8 at MLABCELL_X15_Y7_N6
AD1L650 = ( AD1L651 & ( FE1_q_a[14] & ( (VB3L3 & (((ZB5_mem[0][42] & EC1_data_reg[14])) # (TC5L18))) ) ) ) # ( !AD1L651 & ( FE1_q_a[14] ) ) # ( AD1L651 & ( !FE1_q_a[14] & ( (ZB5_mem[0][42] & (VB3L3 & EC1_data_reg[14])) ) ) ) # ( !AD1L651 & ( !FE1_q_a[14] ) );


--AC4_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] at FF_X17_Y6_N40
--register power-up is low

AC4_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[15],  ,  , VCC);


--AD1L933 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~0 at LABCELL_X18_Y7_N57
AD1L933 = ( EC1L24Q & ( ((FE1_q_a[15] & TC5L18)) # (ZB5_mem[0][42]) ) ) # ( !EC1L24Q & ( (FE1_q_a[15] & TC5L18) ) );


--AD1L652 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~9 at LABCELL_X17_Y6_N12
AD1L652 = ( ZB5_mem[0][42] & ( AD1L653 & ( (VB3L3 & (((TC5L18 & FE1_q_a[15])) # (EC1_data_reg[15]))) ) ) ) # ( !ZB5_mem[0][42] & ( AD1L653 & ( (TC5L18 & (FE1_q_a[15] & VB3L3)) ) ) ) # ( ZB5_mem[0][42] & ( !AD1L653 ) ) # ( !ZB5_mem[0][42] & ( !AD1L653 ) );


--AC4_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] at FF_X13_Y7_N55
--register power-up is low

AC4_av_readdata_pre[16] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[16],  ,  , VCC);


--AD1L654 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~10 at MLABCELL_X15_Y7_N48
AD1L654 = ( NC1L2 & ( (!AD1L274) # (((VB2L2 & AC4_av_readdata_pre[16])) # (FE1_q_a[0])) ) ) # ( !NC1L2 & ( (!AD1L274) # ((VB2L2 & AC4_av_readdata_pre[16])) ) );


--AD1L622 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~11 at MLABCELL_X15_Y7_N3
AD1L622 = ( FE1_q_a[0] & ( (!AD1_intr_req & (((TC5L18 & VB3L3)) # (AD1L623))) ) ) # ( !FE1_q_a[0] & ( (!AD1_intr_req & AD1L623) ) );


--AC4_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] at FF_X18_Y6_N8
--register power-up is low

AC4_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[1],  ,  , VCC);


--AD1L624 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~12 at LABCELL_X17_Y6_N45
AD1L624 = ( TC5L18 & ( FE1_q_a[1] & ( (!AD1L625) # (VB3L3) ) ) ) # ( !TC5L18 & ( FE1_q_a[1] & ( (!AD1L625) # ((VB3L3 & (EC1_data_reg[1] & ZB5_mem[0][42]))) ) ) ) # ( TC5L18 & ( !FE1_q_a[1] & ( (!AD1L625) # ((VB3L3 & (EC1_data_reg[1] & ZB5_mem[0][42]))) ) ) ) # ( !TC5L18 & ( !FE1_q_a[1] & ( (!AD1L625) # ((VB3L3 & (EC1_data_reg[1] & ZB5_mem[0][42]))) ) ) );


--AC4_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] at FF_X13_Y6_N49
--register power-up is low

AC4_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[2],  ,  , VCC);


--AD1L626 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~13 at LABCELL_X13_Y6_N6
AD1L626 = ( FE1_q_a[2] & ( (!AD1_intr_req & (((VB3L3 & TC5L18)) # (AD1L627))) ) ) # ( !FE1_q_a[2] & ( (!AD1_intr_req & AD1L627) ) );


--AC4_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] at FF_X12_Y6_N49
--register power-up is low

AC4_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[3],  ,  , VCC);


--AD1L628 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~14 at LABCELL_X17_Y6_N24
AD1L628 = ( EC1_data_reg[3] & ( VB3L3 & ( (!AD1L629) # (((TC5L18 & FE1_q_a[3])) # (ZB5_mem[0][42])) ) ) ) # ( !EC1_data_reg[3] & ( VB3L3 & ( (!AD1L629) # ((TC5L18 & FE1_q_a[3])) ) ) ) # ( EC1_data_reg[3] & ( !VB3L3 & ( !AD1L629 ) ) ) # ( !EC1_data_reg[3] & ( !VB3L3 & ( !AD1L629 ) ) );


--AC4_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] at FF_X16_Y6_N25
--register power-up is low

AC4_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[4],  ,  , VCC);


--AD1L630 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~15 at LABCELL_X16_Y6_N42
AD1L630 = ( AD1L631 & ( ZB5_mem[0][42] & ( (VB3L3 & (((FE1_q_a[4] & TC5L18)) # (EC1_data_reg[4]))) ) ) ) # ( !AD1L631 & ( ZB5_mem[0][42] ) ) # ( AD1L631 & ( !ZB5_mem[0][42] & ( (FE1_q_a[4] & (TC5L18 & VB3L3)) ) ) ) # ( !AD1L631 & ( !ZB5_mem[0][42] ) );


--AC4_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] at FF_X18_Y6_N38
--register power-up is low

AC4_av_readdata_pre[5] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[5],  ,  , VCC);


--AD1L632 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~16 at LABCELL_X17_Y6_N18
AD1L632 = ( TC5L18 & ( EC1_data_reg[5] & ( (!AD1L633) # ((VB3L3 & ((ZB5_mem[0][42]) # (FE1_q_a[5])))) ) ) ) # ( !TC5L18 & ( EC1_data_reg[5] & ( (!AD1L633) # ((ZB5_mem[0][42] & VB3L3)) ) ) ) # ( TC5L18 & ( !EC1_data_reg[5] & ( (!AD1L633) # ((FE1_q_a[5] & VB3L3)) ) ) ) # ( !TC5L18 & ( !EC1_data_reg[5] & ( !AD1L633 ) ) );


--AD1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0 at LABCELL_X11_Y9_N27
AD1L239 = ( AD1_D_iw[12] & ( ((AD1_D_iw[11] & !AD1_D_iw[16])) # (AD1_D_iw[15]) ) );


--AD1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1 at LABCELL_X11_Y9_N9
AD1L240 = (!AD1_D_iw[13] & (AD1L572 & (AD1_D_iw[14] & AD1L239)));


--AD1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0 at MLABCELL_X21_Y8_N24
AD1L571 = ( AD1L569 & ( AD1_R_valid ) ) # ( !AD1L569 & ( AD1_R_valid ) ) # ( AD1L569 & ( !AD1_R_valid ) ) # ( !AD1L569 & ( !AD1_R_valid & ( (((!CC1L3 & AD1L1044Q)) # (AD1L567)) # (AD1L994) ) ) );


--AD1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid at FF_X12_Y7_N56
--register power-up is low

AD1_D_valid = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1L701,  ,  , VCC);


--AD1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1 at LABCELL_X11_Y8_N6
AD1L207 = ( !AD1L212 & ( (!AD1L584 & (!AD1L211 & !AD1L210)) ) );


--AD1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8 at LABCELL_X13_Y11_N45
AD1L595 = ( AD1_D_iw[15] & ( !AD1_D_iw[12] & ( (AD1_D_iw[16] & (AD1_D_iw[13] & (!AD1_D_iw[14] & !AD1_D_iw[11]))) ) ) );


--AD1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9 at LABCELL_X13_Y11_N18
AD1L596 = ( !AD1_D_iw[14] & ( AD1_D_iw[16] & ( (AD1_D_iw[11] & (AD1_D_iw[13] & (AD1_D_iw[15] & !AD1_D_iw[12]))) ) ) );


--AD1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10 at LABCELL_X13_Y11_N15
AD1L597 = ( !AD1_D_iw[12] & ( AD1_D_iw[11] & ( (AD1_D_iw[15] & (AD1_D_iw[13] & (AD1_D_iw[14] & AD1_D_iw[16]))) ) ) );


--AD1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11 at LABCELL_X13_Y11_N21
AD1L598 = ( !AD1_D_iw[16] & ( AD1_D_iw[14] & ( (AD1_D_iw[11] & (AD1_D_iw[13] & (!AD1_D_iw[12] & AD1_D_iw[15]))) ) ) );


--AD1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0 at LABCELL_X11_Y9_N42
AD1L234 = ( AD1L236 & ( (!AD1L572 & (!AD1L581 & !AD1L582)) ) ) # ( !AD1L236 & ( (!AD1L581 & !AD1L582) ) );


--AD1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1 at LABCELL_X10_Y9_N12
AD1L235 = ( AD1L207 & ( AD1L583 ) ) # ( !AD1L207 & ( AD1L583 ) ) # ( AD1L207 & ( !AD1L583 & ( (!AD1L234) # ((AD1L572 & ((AD1L219) # (AD1L237)))) ) ) ) # ( !AD1L207 & ( !AD1L583 ) );


--AD1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0 at LABCELL_X17_Y8_N48
AD1L223 = ( !AD1_D_iw[1] & ( (!AD1_D_iw[2] & (!AD1_D_iw[3] & (!AD1_D_iw[5] & !AD1_D_iw[4]))) ) );


--AC4_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] at FF_X15_Y7_N40
--register power-up is low

AC4_av_readdata_pre[9] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[9],  ,  , VCC);


--AD1L640 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~17 at MLABCELL_X15_Y7_N0
AD1L640 = ( AD1L641 & ( !AD1_intr_req ) ) # ( !AD1L641 & ( (!AD1_intr_req & (TC5L18 & (FE1_q_a[9] & VB3L3))) ) );


--AD1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0 at LABCELL_X11_Y9_N36
AD1L244 = ( AD1_D_iw[14] & ( (AD1_D_iw[15] & !AD1_D_iw[11]) ) ) # ( !AD1_D_iw[14] & ( (!AD1_D_iw[16] & !AD1_D_iw[11]) ) );


--AD1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1 at LABCELL_X11_Y9_N6
AD1L245 = ( AD1_D_iw[12] & ( (!AD1_D_iw[13] & (AD1L572 & AD1L244)) ) );


--AD1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0 at LABCELL_X17_Y8_N21
AD1L216 = ( AD1_D_iw[5] & ( !AD1_D_iw[1] & ( (!AD1_D_iw[0] & (AD1_D_iw[2] & ((AD1_D_iw[4]) # (AD1_D_iw[3])))) ) ) );


--AD1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0 at LABCELL_X16_Y11_N12
AD1L217 = ( !AD1L593 & ( (!AD1L220 & (!AD1L221 & (!AD1L222 & !AD1L594))) ) );


--AD1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12 at LABCELL_X13_Y11_N36
AD1L599 = ( !AD1_D_iw[16] & ( !AD1_D_iw[14] & ( (!AD1_D_iw[15] & (!AD1_D_iw[12] & (AD1_D_iw[11] & AD1_D_iw[13]))) ) ) );


--AD1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13 at LABCELL_X13_Y11_N30
AD1L600 = ( !AD1_D_iw[15] & ( AD1_D_iw[14] & ( (!AD1_D_iw[16] & (!AD1_D_iw[12] & (AD1_D_iw[11] & AD1_D_iw[13]))) ) ) );


--AD1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0 at LABCELL_X13_Y11_N0
AD1L213 = ( !AD1L597 & ( (!AD1L599 & (!AD1L600 & (!AD1L596 & !AD1L595))) ) );


--AD1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14 at LABCELL_X13_Y11_N27
AD1L601 = ( !AD1_D_iw[15] & ( AD1_D_iw[11] & ( (!AD1_D_iw[14] & (!AD1_D_iw[12] & (!AD1_D_iw[13] & !AD1_D_iw[16]))) ) ) );


--AD1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15 at LABCELL_X11_Y9_N0
AD1L602 = ( !AD1_D_iw[16] & ( !AD1_D_iw[15] & ( (!AD1_D_iw[12] & (AD1_D_iw[11] & (!AD1_D_iw[13] & AD1_D_iw[14]))) ) ) );


--AD1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1 at LABCELL_X11_Y9_N45
AD1L214 = ( AD1L602 & ( (!AD1L572 & !AD1L585) ) ) # ( !AD1L602 & ( (!AD1L585 & ((!AD1L572) # (!AD1L601))) ) );


--AD1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2 at LABCELL_X10_Y9_N30
AD1L215 = ( AD1L207 & ( AD1L572 & ( (!AD1L217) # ((!AD1L214) # ((!AD1L213) # (!AD1L234))) ) ) ) # ( !AD1L207 & ( AD1L572 ) ) # ( AD1L207 & ( !AD1L572 & ( (!AD1L214) # (!AD1L234) ) ) ) # ( !AD1L207 & ( !AD1L572 ) );


--AD1L780 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0 at LABCELL_X10_Y9_N48
AD1L780 = ( AD1L708 & ( (((AD1_R_valid) # (AD1L304)) # (AD1L781)) # (AD1L200) ) ) # ( !AD1L708 & ( ((AD1L304) # (AD1L781)) # (AD1L200) ) );


--AD1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~14 at LABCELL_X13_Y8_N0
AD1L586 = ( AD1_D_iw[1] & ( AD1_D_iw[2] & ( (AD1_D_iw[4] & (!AD1_D_iw[5] & (!AD1_D_iw[0] & !AD1_D_iw[3]))) ) ) );


--AD1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0 at LABCELL_X10_Y9_N18
AD1L339 = ( AD1L198 & ( (AD1_R_valid & (((AD1L197) # (AD1L572)) # (AD1L199))) ) ) # ( !AD1L198 & ( (AD1_R_valid & ((AD1L197) # (AD1L199))) ) );


--AC4_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] at FF_X13_Y6_N19
--register power-up is low

AC4_av_readdata_pre[10] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[10],  ,  , VCC);


--AD1L914 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~1 at LABCELL_X13_Y6_N21
AD1L914 = (!ZB5_mem[0][42] & (((FE1_q_a[10] & TC5L18)))) # (ZB5_mem[0][42] & (((FE1_q_a[10] & TC5L18)) # (EC1_data_reg[10])));


--AD1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~18 at LABCELL_X13_Y6_N36
AD1L642 = ( AD1L643 & ( !AD1_intr_req ) ) # ( !AD1L643 & ( (!AD1_intr_req & (FE1_q_a[10] & (TC5L18 & VB3L3))) ) );


--AC4_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] at FF_X13_Y6_N25
--register power-up is low

AC4_av_readdata_pre[8] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[8],  ,  , VCC);


--AD1L907 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~2 at LABCELL_X13_Y6_N27
AD1L907 = ( FE1_q_a[8] & ( ((EC1_data_reg[8] & ZB5_mem[0][42])) # (TC5L18) ) ) # ( !FE1_q_a[8] & ( (EC1_data_reg[8] & ZB5_mem[0][42]) ) );


--AD1L638 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~19 at LABCELL_X13_Y6_N12
AD1L638 = ( AD1L639 & ( !AD1_intr_req ) ) # ( !AD1L639 & ( (TC5L18 & (VB3L3 & (FE1_q_a[8] & !AD1_intr_req))) ) );


--AD1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~13 at LABCELL_X18_Y10_N18
AD1L454 = ( AD1_E_shift_rot_result[16] & ( (AD1L415Q) # (AD1_R_ctrl_shift_rot_right) ) ) # ( !AD1_E_shift_rot_result[16] & ( (!AD1_R_ctrl_shift_rot_right & AD1L415Q) ) );


--AC4_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] at FF_X16_Y6_N19
--register power-up is low

AC4_av_readdata_pre[18] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[18],  ,  , VCC);


--AD1L656 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~20 at LABCELL_X13_Y6_N42
AD1L656 = ( AD1L1049 & ( NC1L2 ) ) # ( !AD1L1049 & ( NC1L2 & ( (!AD1_intr_req & (((VB2L2 & AC4_av_readdata_pre[18])) # (FE1_q_a[2]))) ) ) ) # ( AD1L1049 & ( !NC1L2 ) ) # ( !AD1L1049 & ( !NC1L2 & ( (!AD1_intr_req & (VB2L2 & AC4_av_readdata_pre[18])) ) ) );


--AD1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6] at FF_X17_Y7_N13
--register power-up is low

AD1_av_ld_byte1_data[6] = DFFEAS(AD1L930, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L906,  ,  ,  ,  );


--AD1L851 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~7 at LABCELL_X18_Y8_N9
AD1L851 = ( AD1_R_ctrl_br_cmp & ( AD1_av_ld_byte1_data[6] & ( AD1_R_ctrl_ld ) ) ) # ( !AD1_R_ctrl_br_cmp & ( AD1_av_ld_byte1_data[6] & ( ((!AD1_R_ctrl_rd_ctl_reg & AD1_W_alu_result[14])) # (AD1_R_ctrl_ld) ) ) ) # ( !AD1_R_ctrl_br_cmp & ( !AD1_av_ld_byte1_data[6] & ( (!AD1_R_ctrl_ld & (!AD1_R_ctrl_rd_ctl_reg & AD1_W_alu_result[14])) ) ) );


--AC4_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] at FF_X16_Y7_N19
--register power-up is low

AC4_av_readdata_pre[20] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[20],  ,  , VCC);


--AD1L658 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~21 at MLABCELL_X15_Y7_N33
AD1L658 = ( AD1L274 & ( (!VB2L2 & (NC1L2 & (FE1_q_a[4]))) # (VB2L2 & (((NC1L2 & FE1_q_a[4])) # (AC4_av_readdata_pre[20]))) ) ) # ( !AD1L274 );


--AC4_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] at FF_X16_Y7_N14
--register power-up is low

AC4_av_readdata_pre[19] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[19],  ,  , VCC);


--AD1L657 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~22 at MLABCELL_X15_Y7_N18
AD1L657 = ( AC4_av_readdata_pre[19] & ( (!AD1L274) # (((NC1L2 & FE1_q_a[3])) # (VB2L2)) ) ) # ( !AC4_av_readdata_pre[19] & ( (!AD1L274) # ((NC1L2 & FE1_q_a[3])) ) );


--AD1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5] at FF_X22_Y7_N37
--register power-up is low

AD1_av_ld_byte1_data[5] = DFFEAS(AD1L926, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L906,  ,  ,  ,  );


--AD1L850 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~8 at LABCELL_X19_Y7_N21
AD1L850 = ( AD1_R_ctrl_ld & ( AD1_av_ld_byte1_data[5] ) ) # ( !AD1_R_ctrl_ld & ( (AD1_W_alu_result[13] & (!AD1_R_ctrl_rd_ctl_reg & !AD1_R_ctrl_br_cmp)) ) );


--AC4_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] at FF_X13_Y7_N37
--register power-up is low

AC4_av_readdata_pre[17] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[17],  ,  , VCC);


--AD1L655 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~23 at MLABCELL_X15_Y7_N57
AD1L655 = ( AC4_av_readdata_pre[17] & ( (((NC1L2 & FE1_q_a[1])) # (VB2L2)) # (AD1_intr_req) ) ) # ( !AC4_av_readdata_pre[17] & ( ((NC1L2 & FE1_q_a[1])) # (AD1_intr_req) ) );


--AD1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4] at FF_X18_Y5_N37
--register power-up is low

AD1_av_ld_byte1_data[4] = DFFEAS(AD1L923, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L906,  ,  ,  ,  );


--AD1L849 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~9 at LABCELL_X19_Y7_N48
AD1L849 = ( AD1_W_alu_result[12] & ( (!AD1_R_ctrl_ld & (!AD1_R_ctrl_rd_ctl_reg & ((!AD1_R_ctrl_br_cmp)))) # (AD1_R_ctrl_ld & (((AD1_av_ld_byte1_data[4])))) ) ) # ( !AD1_W_alu_result[12] & ( (AD1_R_ctrl_ld & AD1_av_ld_byte1_data[4]) ) );


--AD1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3] at FF_X17_Y7_N43
--register power-up is low

AD1_av_ld_byte1_data[3] = DFFEAS(AD1L918, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L906,  ,  ,  ,  );


--AD1L848 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~10 at LABCELL_X18_Y8_N24
AD1L848 = ( AD1_R_ctrl_rd_ctl_reg & ( AD1_W_alu_result[11] & ( (AD1_av_ld_byte1_data[3] & AD1_R_ctrl_ld) ) ) ) # ( !AD1_R_ctrl_rd_ctl_reg & ( AD1_W_alu_result[11] & ( (!AD1_R_ctrl_ld & ((!AD1_R_ctrl_br_cmp))) # (AD1_R_ctrl_ld & (AD1_av_ld_byte1_data[3])) ) ) ) # ( AD1_R_ctrl_rd_ctl_reg & ( !AD1_W_alu_result[11] & ( (AD1_av_ld_byte1_data[3] & AD1_R_ctrl_ld) ) ) ) # ( !AD1_R_ctrl_rd_ctl_reg & ( !AD1_W_alu_result[11] & ( (AD1_av_ld_byte1_data[3] & AD1_R_ctrl_ld) ) ) );


--AD1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2] at FF_X18_Y7_N52
--register power-up is low

AD1_av_ld_byte1_data[2] = DFFEAS(AD1L915, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L906,  ,  ,  ,  );


--AD1L847 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~11 at LABCELL_X18_Y8_N30
AD1L847 = ( AD1_R_ctrl_rd_ctl_reg & ( AD1_W_alu_result[10] & ( (AD1_R_ctrl_ld & AD1_av_ld_byte1_data[2]) ) ) ) # ( !AD1_R_ctrl_rd_ctl_reg & ( AD1_W_alu_result[10] & ( (!AD1_R_ctrl_ld & (!AD1_R_ctrl_br_cmp)) # (AD1_R_ctrl_ld & ((AD1_av_ld_byte1_data[2]))) ) ) ) # ( AD1_R_ctrl_rd_ctl_reg & ( !AD1_W_alu_result[10] & ( (AD1_R_ctrl_ld & AD1_av_ld_byte1_data[2]) ) ) ) # ( !AD1_R_ctrl_rd_ctl_reg & ( !AD1_W_alu_result[10] & ( (AD1_R_ctrl_ld & AD1_av_ld_byte1_data[2]) ) ) );


--AD1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1] at FF_X18_Y5_N55
--register power-up is low

AD1_av_ld_byte1_data[1] = DFFEAS(AD1L911, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L906,  ,  ,  ,  );


--AD1L846 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~12 at LABCELL_X19_Y7_N57
AD1L846 = ( AD1_R_ctrl_rd_ctl_reg & ( AD1_R_ctrl_br_cmp & ( (AD1_R_ctrl_ld & AD1_av_ld_byte1_data[1]) ) ) ) # ( !AD1_R_ctrl_rd_ctl_reg & ( AD1_R_ctrl_br_cmp & ( (AD1_R_ctrl_ld & AD1_av_ld_byte1_data[1]) ) ) ) # ( AD1_R_ctrl_rd_ctl_reg & ( !AD1_R_ctrl_br_cmp & ( (AD1_R_ctrl_ld & AD1_av_ld_byte1_data[1]) ) ) ) # ( !AD1_R_ctrl_rd_ctl_reg & ( !AD1_R_ctrl_br_cmp & ( (!AD1_R_ctrl_ld & (AD1_W_alu_result[9])) # (AD1_R_ctrl_ld & ((AD1_av_ld_byte1_data[1]))) ) ) );


--AD1L845 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~13 at LABCELL_X18_Y8_N48
AD1L845 = ( AD1_R_ctrl_rd_ctl_reg & ( (AD1_R_ctrl_ld & AD1_av_ld_byte1_data[0]) ) ) # ( !AD1_R_ctrl_rd_ctl_reg & ( (!AD1_R_ctrl_ld & (!AD1_R_ctrl_br_cmp & ((AD1_W_alu_result[8])))) # (AD1_R_ctrl_ld & (((AD1_av_ld_byte1_data[0])))) ) );


--AD1L440 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~14 at LABCELL_X18_Y10_N39
AD1L440 = (!AD1_R_ctrl_shift_rot_right & (AD1_E_shift_rot_result[0])) # (AD1_R_ctrl_shift_rot_right & ((AD1_E_shift_rot_result[2])));


--AC4_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] at FF_X16_Y6_N14
--register power-up is low

AC4_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[6],  ,  , VCC);


--AD1L634 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~24 at LABCELL_X13_Y6_N15
AD1L634 = ( !AD1_intr_req & ( ((TC5L18 & (VB3L3 & FE1_q_a[6]))) # (AD1L635) ) );


--AC4_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] at FF_X13_Y6_N32
--register power-up is low

AC4_av_readdata_pre[7] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[7],  ,  , VCC);


--AD1L636 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~25 at LABCELL_X13_Y6_N54
AD1L636 = ( AD1L637 & ( !AD1_intr_req ) ) # ( !AD1L637 & ( (FE1_q_a[7] & (!AD1_intr_req & (VB3L3 & TC5L18))) ) );


--ZB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3 at LABCELL_X7_Y2_N12
ZB2L3 = ( ZB2_mem_used[1] & ( ZB2_mem_used[0] ) ) # ( !ZB2_mem_used[1] & ( (ZB2_mem_used[0] & !AC2_read_latency_shift_reg[0]) ) );


--ZB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[0]~4 at LABCELL_X7_Y2_N18
ZB2L4 = ( CC1L9 & ( ZB2_mem_used[1] & ( ZB2L3 ) ) ) # ( !CC1L9 & ( ZB2_mem_used[1] & ( ZB2L3 ) ) ) # ( CC1L9 & ( !ZB2_mem_used[1] & ( ((FC1L12 & (EB1L44Q & AC2L34))) # (ZB2L3) ) ) ) # ( !CC1L9 & ( !ZB2_mem_used[1] & ( ZB2L3 ) ) );


--ZB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1 at MLABCELL_X15_Y3_N51
ZB3L3 = (!ZB3_mem_used[1] & (((!AC3_read_latency_shift_reg[0] & ZB3_mem_used[0])) # (AC3L10))) # (ZB3_mem_used[1] & (((ZB3_mem_used[0]))));


--AD1L1051 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0 at LABCELL_X12_Y7_N51
AD1L1051 = ( AD1_i_read & ( !AD1_W_valid ) ) # ( !AD1_i_read & ( (!AD1_W_valid & ((VB3L3) # (VB2L2))) ) );


--CC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0 at LABCELL_X12_Y5_N57
CC2L2 = ( ZB4L16 & ( (!GC1L1 & (XB2_saved_grant[1] & ((XB2L3)))) # (GC1L1 & (((XB1_saved_grant[1])))) ) ) # ( !ZB4L16 & ( (XB2_saved_grant[1] & (!GC1L1 & XB2L3)) ) );


--CC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1 at LABCELL_X13_Y4_N18
CC2L3 = ( CC2_read_accepted & ( AD1_i_read & ( (!VB3L3 & !VB2L2) ) ) ) # ( CC2_read_accepted & ( !AD1_i_read & ( (!VB3L3 & !VB2L2) ) ) ) # ( !CC2_read_accepted & ( !AD1_i_read & ( (!VB3L3 & (CC2L2 & (!VB2L2 & EB1L44Q))) ) ) );


--AD1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br at FF_X16_Y8_N38
--register power-up is low

AD1_R_ctrl_uncond_cti_non_br = DFFEAS(AD1L248, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond at FF_X17_Y8_N31
--register power-up is low

AD1_R_ctrl_br_uncond = DFFEAS(AD1L576, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L700 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0 at LABCELL_X16_Y8_N18
AD1L700 = ( !AD1_R_ctrl_br_uncond & ( (!AD1_R_ctrl_uncond_cti_non_br & ((!AD1_R_ctrl_br) # (!AD1_W_cmp_result))) ) );


--AD1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception at FF_X10_Y9_N44
--register power-up is low

AD1_R_ctrl_exception = DFFEAS(AD1L208, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break at FF_X11_Y9_N19
--register power-up is low

AD1_R_ctrl_break = DFFEAS(AD1L205, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L696 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~0 at LABCELL_X16_Y8_N57
AD1L696 = ( !AD1_R_ctrl_exception & ( AD1L700 & ( (!AD1L10 & !AD1_R_ctrl_break) ) ) ) # ( !AD1_R_ctrl_exception & ( !AD1L700 & ( (!AD1L62 & !AD1_R_ctrl_break) ) ) );


--AD1L698 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0 at LABCELL_X19_Y8_N33
AD1L698 = ( !AD1_R_ctrl_exception & ( AD1_R_ctrl_break ) );


--AD1L699 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0 at LABCELL_X19_Y8_N15
AD1L699 = ( !AD1L700 & ( (!AD1_R_ctrl_exception & !AD1_R_ctrl_break) ) );


--AD1L694 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~1 at LABCELL_X19_Y8_N0
AD1L694 = ( AD1L18 & ( ((!AD1L699) # (AD1L70)) # (AD1L698) ) ) # ( !AD1L18 & ( ((AD1L699 & AD1L70)) # (AD1L698) ) );


--AD1L693 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~2 at LABCELL_X19_Y8_N57
AD1L693 = ( AD1L74 & ( ((AD1L22) # (AD1L699)) # (AD1L698) ) ) # ( !AD1L74 & ( ((!AD1L699 & AD1L22)) # (AD1L698) ) );


--AD1L695 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~3 at LABCELL_X19_Y8_N3
AD1L695 = ( AD1L66 & ( (!AD1L698 & ((AD1L14) # (AD1L699))) ) ) # ( !AD1L66 & ( (!AD1L698 & (!AD1L699 & AD1L14)) ) );


--RC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X13_Y4_N54
RC2L6 = ( XB2_saved_grant[0] & ( VB1L2 & ( (!XB2_saved_grant[1] & ((!UB1L10 & (!XB2_packet_in_progress)) # (UB1L10 & ((XB2L3))))) # (XB2_saved_grant[1] & (((XB2L3)))) ) ) ) # ( !XB2_saved_grant[0] & ( VB1L2 & ( (!XB2_saved_grant[1] & (!XB2_packet_in_progress)) # (XB2_saved_grant[1] & ((XB2L3))) ) ) ) # ( XB2_saved_grant[0] & ( !VB1L2 & ( (XB2L3 & UB1L10) ) ) ) # ( !XB2_saved_grant[0] & ( !VB1L2 & ( (!XB2_packet_in_progress & UB1L10) ) ) );


--AD1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~2 at LABCELL_X12_Y8_N48
AD1L382 = ( AD1L106 & ( ((!AD1L110) # (AD1L230)) # (AD1L232) ) ) # ( !AD1L106 & ( !AD1L232 $ (!AD1L230) ) );


--AD1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~3 at LABCELL_X12_Y8_N51
AD1L383 = ( AD1L230 & ( (!AD1L232) # (AD1L106) ) ) # ( !AD1L230 & ( ((AD1L110 & AD1L106)) # (AD1L232) ) );


--ZB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X12_Y3_N57
ZB6L3 = ( UB1L5 ) # ( !UB1L5 & ( (ZB6_mem_used[0] & ((!AC6_read_latency_shift_reg[0]) # (ZB6_mem_used[1]))) ) );


--ZB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X12_Y5_N51
ZB1L3 = ( AC1L36 ) # ( !AC1L36 & ( (ZB1_mem_used[0] & ((!AC1_read_latency_shift_reg[0]) # (ZB1_mem_used[1]))) ) );


--RC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X12_Y5_N12
RC1L3 = ( VB1L1 & ( UB1L9 & ( RC1_top_priority_reg[1] ) ) ) # ( VB1L1 & ( !UB1L9 & ( (!RC1_top_priority_reg[0]) # (RC1_top_priority_reg[1]) ) ) );


--RC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X12_Y5_N18
RC1L6 = ( XB1L4Q & ( UB1L9 & ( (ZB4L16 & (((XB1_saved_grant[1] & VB1L1)) # (XB1_saved_grant[0]))) ) ) ) # ( !XB1L4Q & ( UB1L9 & ( ((!XB1_saved_grant[0] & ((!XB1_saved_grant[1]) # (!VB1L1)))) # (ZB4L16) ) ) ) # ( XB1L4Q & ( !UB1L9 & ( (ZB4L16 & (XB1_saved_grant[1] & VB1L1)) ) ) ) # ( !XB1L4Q & ( !UB1L9 & ( (VB1L1 & ((!XB1_saved_grant[1]) # (ZB4L16))) ) ) );


--DD1L129 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0 at LABCELL_X11_Y3_N51
DD1L129 = ( !ZB4_mem_used[1] & ( (V1L4 & (!DD1_write & XB1_saved_grant[0])) ) );


--DD1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~1 at LABCELL_X11_Y3_N24
DD1L130 = ( DD1_write & ( TD1L199Q ) ) # ( !DD1_write & ( TD1L199Q & ( (DD1L129 & (((VB1L1 & XB1_saved_grant[1])) # (XB1L55))) ) ) ) # ( DD1_write & ( !TD1L199Q & ( (DD1L129 & (((VB1L1 & XB1_saved_grant[1])) # (XB1L55))) ) ) ) # ( !DD1_write & ( !TD1L199Q & ( (DD1L129 & (((VB1L1 & XB1_saved_grant[1])) # (XB1L55))) ) ) );


--XB1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[46] at LABCELL_X9_Y5_N18
XB1_src_data[46] = ( AD1_W_alu_result[10] & ( XB1_saved_grant[1] & ( (AD1L680Q) # (XB1_saved_grant[0]) ) ) ) # ( !AD1_W_alu_result[10] & ( XB1_saved_grant[1] & ( AD1L680Q ) ) ) # ( AD1_W_alu_result[10] & ( !XB1_saved_grant[1] & ( XB1_saved_grant[0] ) ) );


--VD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 at LABCELL_X7_Y4_N48
VD1L70 = ( !VD1_ir[1] & ( (!VD1_ir[0] & VD1_enable_action_strobe) ) );


--VD1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] at FF_X7_Y4_N32
--register power-up is low

VD1_jdo[34] = DFFEAS(VD1L60, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--VD1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] at FF_X7_Y4_N38
--register power-up is low

VD1_jdo[17] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[17],  ,  , VCC);


--TD1L140 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 at LABCELL_X7_Y4_N12
TD1L140 = ( VD1_jdo[34] & ( (VD1L70 & ((!VD1_jdo[35] & ((!VD1_jdo[17]))) # (VD1_jdo[35] & (TD1L2)))) ) ) # ( !VD1_jdo[34] & ( (TD1L2 & VD1L70) ) );


--DD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0 at LABCELL_X11_Y3_N42
DD1L81 = ( DD1_read & ( ZB4_mem_used[1] & ( TD1L199Q ) ) ) # ( DD1_read & ( !ZB4_mem_used[1] & ( TD1L199Q ) ) ) # ( !DD1_read & ( !ZB4_mem_used[1] & ( YB4L1 ) ) );


--TD1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 at LABCELL_X10_Y3_N48
TD1L138 = ( DD1_write & ( (TD1_waitrequest & TD1_avalon_ociram_readdata_ready) ) ) # ( !DD1_write & ( (DD1_read & (!TD1L197 & TD1_waitrequest)) ) );


--ZB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X11_Y3_N33
ZB4L9 = ( TD1L199Q & ( (ZB4_mem_used[0] & ((!AC4_read_latency_shift_reg[0]) # (ZB4_mem_used[1]))) ) ) # ( !TD1L199Q & ( (!ZB4_mem_used[1] & (((!AC4_read_latency_shift_reg[0] & ZB4_mem_used[0])) # (YB4L1))) # (ZB4_mem_used[1] & (((ZB4_mem_used[0])))) ) );


--EC2L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg~0 at LABCELL_X13_Y4_N15
EC2L13 = ( YB5_cp_ready & ( !EC2_address_reg[1] ) ) # ( !YB5_cp_ready & ( EC2_address_reg[1] ) );


--ZB5_mem[0][45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][45] at FF_X17_Y4_N1
--register power-up is low

ZB5_mem[0][45] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , ZB5L23, ZB5L31,  ,  , VCC);


--AC7_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[1] at FF_X18_Y6_N11
--register power-up is low

AC7_av_readdata_pre[1] = DFFEAS(V1_readdata[1], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~1 at MLABCELL_X21_Y6_N6
MC1L7 = ( MC1L30 & ( MC1L9 ) ) # ( !MC1L30 & ( MC1L9 ) ) # ( MC1L30 & ( !MC1L9 ) ) # ( !MC1L30 & ( !MC1L9 & ( (!MC1L8) # ((TC5L18 & (FE1_q_a[1] & VB3L1))) ) ) );


--AD1L306 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~15 at LABCELL_X16_Y9_N33
AD1L306 = ( AD1L106 & ( (!AD1_R_ctrl_shift_rot & ((!AD1_R_ctrl_logic) # ((AD1L350)))) # (AD1_R_ctrl_shift_rot & (((AD1_E_shift_rot_result[1])))) ) ) # ( !AD1L106 & ( (!AD1_R_ctrl_shift_rot & (AD1_R_ctrl_logic & ((AD1L350)))) # (AD1_R_ctrl_shift_rot & (((AD1_E_shift_rot_result[1])))) ) );


--AC7_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[2] at FF_X9_Y4_N37
--register power-up is low

AC7_av_readdata_pre[2] = DFFEAS(V1_readdata[2], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~2 at MLABCELL_X21_Y6_N0
MC1L10 = ( VB3L1 & ( MC1L12 ) ) # ( !VB3L1 & ( MC1L12 ) ) # ( VB3L1 & ( !MC1L12 & ( ((!MC1L11) # ((TC5L18 & FE1_q_a[2]))) # (MC1L30) ) ) ) # ( !VB3L1 & ( !MC1L12 & ( (!MC1L11) # (MC1L30) ) ) );


--AC7_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[3] at FF_X18_Y6_N49
--register power-up is low

AC7_av_readdata_pre[3] = DFFEAS(V1_readdata[3], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~3 at MLABCELL_X21_Y5_N12
MC1L13 = ( VB3L1 & ( TC5L18 & ( ((!MC1L14) # (FE1_q_a[3])) # (MC1L15) ) ) ) # ( !VB3L1 & ( TC5L18 & ( (!MC1L14) # (MC1L15) ) ) ) # ( VB3L1 & ( !TC5L18 & ( (!MC1L14) # (MC1L15) ) ) ) # ( !VB3L1 & ( !TC5L18 & ( (!MC1L14) # (MC1L15) ) ) );


--AC7_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[4] at FF_X8_Y5_N10
--register power-up is low

AC7_av_readdata_pre[4] = DFFEAS(V1_readdata[4], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC3_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[28] at FF_X15_Y3_N40
--register power-up is low

AC3_av_readdata_pre[28] = DFFEAS(AC3L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MC1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~4 at LABCELL_X16_Y6_N36
MC1L16 = ( MC1L19 & ( TC5L18 & ( (!MC1L17) # ((!MC1L18) # ((!VB3L1) # (FE1_q_a[4]))) ) ) ) # ( !MC1L19 & ( TC5L18 & ( (!MC1L17) # ((VB3L1 & ((!MC1L18) # (FE1_q_a[4])))) ) ) ) # ( MC1L19 & ( !TC5L18 & ( (!MC1L17) # ((!MC1L18) # (!VB3L1)) ) ) ) # ( !MC1L19 & ( !TC5L18 & ( (!MC1L17) # ((!MC1L18 & VB3L1)) ) ) );


--AC7_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[5] at FF_X18_Y6_N53
--register power-up is low

AC7_av_readdata_pre[5] = DFFEAS(V1_readdata[5], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~5 at MLABCELL_X21_Y6_N30
MC1L20 = ( MC1L21 & ( TC5L18 & ( ((VB3L1 & FE1_q_a[5])) # (MC1L22) ) ) ) # ( !MC1L21 & ( TC5L18 ) ) # ( MC1L21 & ( !TC5L18 & ( MC1L22 ) ) ) # ( !MC1L21 & ( !TC5L18 ) );


--AC7_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[6] at FF_X8_Y5_N13
--register power-up is low

AC7_av_readdata_pre[6] = DFFEAS(V1_readdata[6], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC3_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[25] at FF_X21_Y6_N29
--register power-up is low

AC3_av_readdata_pre[25] = DFFEAS(AC3L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~6 at MLABCELL_X21_Y6_N12
MC1L23 = ( FE1_q_a[6] & ( MC1L24 & ( (!VB3L1 & (MC1L26)) # (VB3L1 & (((!MC1L25) # (TC5L18)))) ) ) ) # ( !FE1_q_a[6] & ( MC1L24 & ( (!VB3L1 & (MC1L26)) # (VB3L1 & ((!MC1L25))) ) ) ) # ( FE1_q_a[6] & ( !MC1L24 ) ) # ( !FE1_q_a[6] & ( !MC1L24 ) );


--AC7_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[7] at FF_X18_Y6_N32
--register power-up is low

AC7_av_readdata_pre[7] = DFFEAS(V1_readdata[7], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~7 at LABCELL_X18_Y7_N24
MC1L27 = ( MC1L28 & ( MC1L29 ) ) # ( !MC1L28 & ( MC1L29 ) ) # ( MC1L28 & ( !MC1L29 & ( ((FE1_q_a[7] & (VB3L1 & TC5L18))) # (MC1L30) ) ) ) # ( !MC1L28 & ( !MC1L29 ) );


--AD1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7] at FF_X18_Y7_N44
--register power-up is low

AD1_av_ld_byte1_data[7] = DFFEAS(AD1L934, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L906,  ,  ,  ,  );


--U1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val at FF_X15_Y5_N5
--register power-up is low

U1_r_val = DFFEAS(U1L83, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1 at FF_X13_Y1_N29
--register power-up is low

EB1_r_ena1 = AMPP_FUNCTION(A1L23, EB1L49, !AB1_r_sync_rst);


--EB1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0 at LABCELL_X13_Y1_N30
EB1L26 = AMPP_FUNCTION(!EB1_r_ena1, !U1_r_val);


--NB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X16_Y5_N26
--register power-up is low

NB2_b_full = DFFEAS(NB2L6, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EB1L107 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 at LABCELL_X2_Y1_N30
EB1L107 = AMPP_FUNCTION(!EB1_write_stalled, !A1L6, !EB1_tck_t_dav, !EB1_td_shift[10]);


--EB1L108 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 at LABCELL_X2_Y1_N24
EB1L108 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[4], !N1_irf_reg[1][0], !EB1_state, !H1_splitter_nodes_receive_0[3], !EB1_count[1]);


--EB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3] at FF_X1_Y3_N4
--register power-up is low

EB1_td_shift[3] = AMPP_FUNCTION(A1L5, EB1L82, !N1_clr_reg, EB1L65);


--EB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6 at LABCELL_X1_Y3_N27
EB1L81 = AMPP_FUNCTION(!EB1_count[9], !EB1L79, !Q1_state[4], !N1_irf_reg[1][0], !EB1_rdata[0], !EB1_td_shift[3]);


--EB1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 at LABCELL_X13_Y1_N27
EB1L49 = AMPP_FUNCTION(!U1_r_val, !EB1_rvalid0, !EB1_r_ena1);


--EB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req at FF_X3_Y1_N31
--register power-up is low

EB1_read_req = AMPP_FUNCTION(A1L5, EB1L40, !N1_clr_reg, EB1L108);


--EB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1 at FF_X13_Y1_N44
--register power-up is low

EB1_read1 = AMPP_FUNCTION(A1L23, EB1_read, !AB1_r_sync_rst, GND);


--EB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2 at FF_X13_Y1_N26
--register power-up is low

EB1_read2 = AMPP_FUNCTION(A1L23, EB1_read1, !AB1_r_sync_rst, GND);


--EB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2 at FF_X13_Y1_N40
--register power-up is low

EB1_rst2 = AMPP_FUNCTION(A1L23, EB1L44Q, !AB1_r_sync_rst, GND);


--EB1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 at LABCELL_X13_Y1_N45
EB1L50 = AMPP_FUNCTION(!EB1_read2, !EB1_rst2, !EB1_read1, !EB1_user_saw_rvalid, !EB1_read_req, !EB1L49);


--VD1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a at LABCELL_X7_Y4_N24
VD1_take_action_ocimem_a = ( VD1_jdo[34] & ( (VD1_enable_action_strobe & (!VD1_jdo[35] & (!VD1_ir[0] & !VD1_ir[1]))) ) );


--VD1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] at FF_X6_Y4_N41
--register power-up is low

VD1_jdo[25] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[25],  ,  , VCC);


--DD1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0] at FF_X10_Y6_N1
--register power-up is low

DD1_writedata[0] = DFFEAS(XB1L22, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--DD1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0] at FF_X9_Y4_N28
--register power-up is low

DD1_address[0] = DFFEAS(XB1_src_data[38], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--DD1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2] at FF_X8_Y4_N52
--register power-up is low

DD1_address[2] = DFFEAS(XB1_src_data[40], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--DD1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1] at FF_X8_Y4_N49
--register power-up is low

DD1_address[1] = DFFEAS(XB1_src_data[39], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--DD1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7] at FF_X7_Y5_N2
--register power-up is low

DD1_address[7] = DFFEAS(XB1_src_data[45], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--DD1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6] at FF_X9_Y5_N4
--register power-up is low

DD1_address[6] = DFFEAS(XB1_src_data[44], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--DD1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5] at FF_X13_Y5_N38
--register power-up is low

DD1_address[5] = DFFEAS(XB1_src_data[43], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--DD1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4] at FF_X13_Y5_N41
--register power-up is low

DD1_address[4] = DFFEAS(XB1_src_data[42], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--DD1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3] at FF_X10_Y5_N49
--register power-up is low

DD1_address[3] = DFFEAS(XB1_src_data[41], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--HD1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 at LABCELL_X7_Y5_N54
HD1L1 = ( !DD1_address[7] & ( !DD1_address[3] & ( (!DD1_address[5] & (!DD1_address[6] & (DD1_address[8] & !DD1_address[4]))) ) ) );


--HD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 at LABCELL_X9_Y4_N24
HD1L2 = ( !DD1_address[2] & ( (HD1L1 & !DD1_address[1]) ) );


--DD1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess at FF_X10_Y6_N34
--register power-up is low

DD1_debugaccess = DFFEAS(XB1L23, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--HD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 at LABCELL_X9_Y4_N33
HD1L13 = ( DD1_debugaccess & ( (HD1L2 & (!DD1_address[0] & DD1_write)) ) );


--LD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 at MLABCELL_X6_Y4_N51
LD1L11 = ( VD1_jdo[25] & ( (!VD1_take_action_ocimem_a & (((HD1L13 & DD1_writedata[0])) # (LD1_monitor_ready))) ) ) # ( !VD1_jdo[25] & ( ((HD1L13 & DD1_writedata[0])) # (LD1_monitor_ready) ) );


--TD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] at FF_X4_Y4_N50
--register power-up is low

TD1_MonDReg[2] = DFFEAS(TD1L120, GLOBAL(A1L23),  ,  , TD1L52,  ,  ,  ,  );


--WD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12 at MLABCELL_X3_Y4_N57
WD1L60 = ( WD1_sr[4] & ( ((!N1_irf_reg[2][1] & (TD1_MonDReg[2])) # (N1_irf_reg[2][1] & ((JD1_break_readreg[2])))) # (UD1L3) ) ) # ( !WD1_sr[4] & ( (!UD1L3 & ((!N1_irf_reg[2][1] & (TD1_MonDReg[2])) # (N1_irf_reg[2][1] & ((JD1_break_readreg[2]))))) ) );


--VD1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] at FF_X6_Y4_N46
--register power-up is low

VD1_jdo[1] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[1],  ,  , VCC);


--VD1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] at FF_X7_Y4_N44
--register power-up is low

VD1_jdo[4] = DFFEAS(VD1L15, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--TD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3 at LABCELL_X4_Y4_N45
TD1L119 = ( EE1_q_a[1] & ( (!VD1_take_action_ocimem_b & (((TD1L117)) # (TD1_jtag_ram_rd_d1))) # (VD1_take_action_ocimem_b & (((VD1_jdo[4])))) ) ) # ( !EE1_q_a[1] & ( (!VD1_take_action_ocimem_b & ((TD1L117))) # (VD1_take_action_ocimem_b & (VD1_jdo[4])) ) );


--VD1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe at FF_X4_Y3_N53
--register power-up is low

VD1_update_jdo_strobe = DFFEAS(VD1L76, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WD1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36] at FF_X1_Y4_N46
--register power-up is low

WD1_sr[36] = DFFEAS(WD1L62, A1L5,  ,  , WD1L54,  ,  ,  ,  );


--WD1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] at FF_X1_Y4_N44
--register power-up is low

WD1_sr[37] = DFFEAS(WD1L63, A1L5,  ,  , WD1L54,  ,  ,  ,  );


--VD1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir at FF_X10_Y4_N52
--register power-up is low

VD1_jxuir = DFFEAS(VD1L66, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WD1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35] at FF_X1_Y4_N17
--register power-up is low

WD1_sr[35] = DFFEAS(WD1L64, A1L5,  ,  ,  ,  ,  ,  ,  );


--TD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd at FF_X7_Y4_N22
--register power-up is low

TD1_jtag_ram_rd = DFFEAS(TD1L144, GLOBAL(A1L23),  ,  , !VD1_take_action_ocimem_b,  ,  ,  ,  );


--VD1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] at FF_X6_Y3_N14
--register power-up is low

VD1_jdo[26] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[26],  ,  , VCC);


--VD1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] at FF_X6_Y3_N20
--register power-up is low

VD1_jdo[28] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[28],  ,  , VCC);


--VD1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] at FF_X6_Y3_N26
--register power-up is low

VD1_jdo[27] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[27],  ,  , VCC);


--TD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr at FF_X7_Y4_N5
--register power-up is low

TD1_jtag_ram_wr = DFFEAS(TD1L146, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 at LABCELL_X7_Y4_N0
TD1L195 = ( DD1_write & ( (!TD1_jtag_ram_access & (((DD1_debugaccess & !DD1_address[8])))) # (TD1_jtag_ram_access & (TD1_jtag_ram_wr)) ) ) # ( !DD1_write & ( (TD1_jtag_ram_wr & TD1_jtag_ram_access) ) );


--AB1_r_early_rst is nios_system:u0|altera_reset_controller:rst_controller|r_early_rst at FF_X10_Y7_N19
--register power-up is low

AB1_r_early_rst = DFFEAS(AB1L11, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req at LABCELL_X10_Y7_N51
TD1_ociram_reset_req = (!AB1_r_early_rst) # (TD1L141Q);


--TD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 at MLABCELL_X6_Y4_N0
TD1L163 = ( DD1_writedata[0] & ( TD1L141Q & ( TD1L53Q ) ) ) # ( !DD1_writedata[0] & ( TD1L141Q & ( TD1L53Q ) ) ) # ( DD1_writedata[0] & ( !TD1L141Q ) );


--TD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 at LABCELL_X7_Y6_N30
TD1L150 = (!TD1L141Q & ((DD1_address[0]))) # (TD1L141Q & (TD1_MonAReg[2]));


--TD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 at MLABCELL_X8_Y4_N30
TD1L151 = ( TD1L141Q & ( TD1L41Q ) ) # ( !TD1L141Q & ( TD1L41Q & ( DD1_address[1] ) ) ) # ( !TD1L141Q & ( !TD1L41Q & ( DD1_address[1] ) ) );


--TD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 at LABCELL_X7_Y6_N15
TD1L152 = ( TD1L43Q & ( (DD1_address[2]) # (TD1L141Q) ) ) # ( !TD1L43Q & ( (!TD1L141Q & DD1_address[2]) ) );


--TD1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 at LABCELL_X7_Y5_N15
TD1L153 = ( DD1_address[3] & ( (!TD1L141Q) # (TD1_MonAReg[5]) ) ) # ( !DD1_address[3] & ( (TD1_MonAReg[5] & TD1L141Q) ) );


--TD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 at LABCELL_X7_Y5_N21
TD1L154 = ( TD1_MonAReg[6] & ( (TD1L141Q) # (DD1_address[4]) ) ) # ( !TD1_MonAReg[6] & ( (DD1_address[4] & !TD1L141Q) ) );


--TD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 at LABCELL_X7_Y5_N39
TD1L155 = ( TD1L141Q & ( TD1_MonAReg[7] ) ) # ( !TD1L141Q & ( TD1_MonAReg[7] & ( DD1_address[5] ) ) ) # ( !TD1L141Q & ( !TD1_MonAReg[7] & ( DD1_address[5] ) ) );


--TD1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 at LABCELL_X7_Y5_N9
TD1L156 = ( TD1L141Q & ( DD1_address[6] & ( TD1_MonAReg[8] ) ) ) # ( !TD1L141Q & ( DD1_address[6] ) ) # ( TD1L141Q & ( !DD1_address[6] & ( TD1_MonAReg[8] ) ) );


--TD1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 at LABCELL_X7_Y5_N3
TD1L157 = (!TD1L141Q & (DD1_address[7])) # (TD1L141Q & ((TD1_MonAReg[9])));


--DD1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0] at FF_X10_Y7_N58
--register power-up is low

DD1_byteenable[0] = DFFEAS(XB1_src_data[32], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 at LABCELL_X10_Y7_N0
TD1L158 = ( DD1_byteenable[0] ) # ( !DD1_byteenable[0] & ( TD1L141Q ) );


--TD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd at FF_X7_Y4_N10
--register power-up is low

TD1_jtag_rd = DFFEAS(VD1L71, GLOBAL(A1L23),  ,  , !VD1_take_action_ocimem_b,  ,  ,  ,  );


--AD1L1046 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0 at LABCELL_X16_Y8_N3
AD1L1046 = ( AD1_R_ctrl_break & ( AD1_hbreak_enabled ) ) # ( !AD1_R_ctrl_break & ( AD1_hbreak_enabled & ( (!AD1L602) # (!AD1L572) ) ) ) # ( AD1_R_ctrl_break & ( !AD1_hbreak_enabled ) );


--AC4_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] at FF_X13_Y7_N31
--register power-up is low

AC4_av_readdata_pre[21] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[21],  ,  , VCC);


--AD1L659 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~26 at MLABCELL_X15_Y7_N21
AD1L659 = ( AC4_av_readdata_pre[21] & ( (!AD1L274) # (((NC1L2 & FE1_q_a[5])) # (VB2L2)) ) ) # ( !AC4_av_readdata_pre[21] & ( (!AD1L274) # ((NC1L2 & FE1_q_a[5])) ) );


--AD1L881 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0 at MLABCELL_X21_Y8_N48
AD1L881 = ( AD1_d_read & ( (MC1_WideOr1 & (!AD1_av_ld_align_cycle[0] $ (!AD1_av_ld_align_cycle[1]))) ) ) # ( !AD1_d_read & ( !AD1_av_ld_align_cycle[0] $ (!AD1_av_ld_align_cycle[1]) ) );


--AD1L880 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1 at MLABCELL_X21_Y8_N21
AD1L880 = ( AD1_d_read & ( (MC1_WideOr1 & !AD1_av_ld_align_cycle[0]) ) ) # ( !AD1_d_read & ( !AD1_av_ld_align_cycle[0] ) );


--AD1L189 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0 at MLABCELL_X21_Y8_N39
AD1L189 = ( AD1L568 & ( !AD1_E_shift_rot_cnt[4] ) ) # ( !AD1L568 & ( AD1_E_shift_rot_cnt[4] ) );


--AD1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1 at LABCELL_X18_Y9_N0
AD1L190 = ( AD1_E_shift_rot_cnt[2] & ( AD1_E_shift_rot_cnt[3] ) ) # ( !AD1_E_shift_rot_cnt[2] & ( !AD1_E_shift_rot_cnt[3] $ (((AD1_E_shift_rot_cnt[1]) # (AD1_E_shift_rot_cnt[0]))) ) );


--AD1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2 at LABCELL_X18_Y9_N42
AD1L191 = !AD1_E_shift_rot_cnt[2] $ (((AD1_E_shift_rot_cnt[1]) # (AD1_E_shift_rot_cnt[0])));


--AD1L192 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3 at LABCELL_X18_Y9_N45
AD1L192 = !AD1_E_shift_rot_cnt[0] $ (AD1_E_shift_rot_cnt[1]);


--V1_readdata[0] is nios_system:u0|nios_system_leds:leds|readdata[0] at MLABCELL_X15_Y3_N3
V1_readdata[0] = ( !AD1_W_alu_result[2] & ( (!AD1_W_alu_result[3] & V1_data_out[0]) ) );


--XB2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_valid~0 at LABCELL_X12_Y4_N18
XB2L40 = ( !AD1_W_alu_result[12] & ( (!AD1_W_alu_result[13] & (XB2_saved_grant[0] & (UB1L8 & AD1_W_alu_result[14]))) ) );


--YB5L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|m0_write~0 at LABCELL_X12_Y4_N21
YB5L5 = ( AD1L1044Q & ( (XB2_saved_grant[0] & (!CC1_write_accepted & !ZB5_mem_used[1])) ) );


--YB5L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|m0_write~1 at LABCELL_X12_Y4_N0
YB5L6 = ( EC2L55 & ( VB1L2 & ( (YB5L5 & ((XB2L40) # (XB2_saved_grant[1]))) ) ) ) # ( !EC2L55 & ( VB1L2 & ( (EC2L56 & (YB5L5 & ((XB2L40) # (XB2_saved_grant[1])))) ) ) ) # ( EC2L55 & ( !VB1L2 & ( (XB2L40 & YB5L5) ) ) ) # ( !EC2L55 & ( !VB1L2 & ( (EC2L56 & (XB2L40 & YB5L5)) ) ) );


--EC2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[0]~3 at LABCELL_X11_Y6_N30
EC2L39 = (!EC2_use_reg & (XB2_saved_grant[0] & ((AD1_d_writedata[0])))) # (EC2_use_reg & (((EC2_data_reg[0]))));


--EC2_address_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[2] at FF_X13_Y5_N55
--register power-up is low

EC2_address_reg[2] = DFFEAS(XB2_src_data[38], GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  ,  ,  );


--EC2L58 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[20]~4 at LABCELL_X13_Y5_N12
EC2L58 = ( AD1_F_pc[0] & ( XB2_saved_grant[1] & ( (!EC2_use_reg) # (EC2_address_reg[2]) ) ) ) # ( !AD1_F_pc[0] & ( XB2_saved_grant[1] & ( (!EC2_use_reg & (XB2_saved_grant[0] & (AD1_W_alu_result[2]))) # (EC2_use_reg & (((EC2_address_reg[2])))) ) ) ) # ( AD1_F_pc[0] & ( !XB2_saved_grant[1] & ( (!EC2_use_reg & (XB2_saved_grant[0] & (AD1_W_alu_result[2]))) # (EC2_use_reg & (((EC2_address_reg[2])))) ) ) ) # ( !AD1_F_pc[0] & ( !XB2_saved_grant[1] & ( (!EC2_use_reg & (XB2_saved_grant[0] & (AD1_W_alu_result[2]))) # (EC2_use_reg & (((EC2_address_reg[2])))) ) ) );


--EC2_address_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[3] at FF_X13_Y5_N58
--register power-up is low

EC2_address_reg[3] = DFFEAS(XB2_src_data[39], GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  ,  ,  );


--EC2L59 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[21]~5 at LABCELL_X13_Y5_N18
EC2L59 = ( XB2_saved_grant[0] & ( EC2_address_reg[3] & ( (((XB2_saved_grant[1] & AD1_F_pc[1])) # (AD1_W_alu_result[3])) # (EC2_use_reg) ) ) ) # ( !XB2_saved_grant[0] & ( EC2_address_reg[3] & ( ((XB2_saved_grant[1] & AD1_F_pc[1])) # (EC2_use_reg) ) ) ) # ( XB2_saved_grant[0] & ( !EC2_address_reg[3] & ( (!EC2_use_reg & (((XB2_saved_grant[1] & AD1_F_pc[1])) # (AD1_W_alu_result[3]))) ) ) ) # ( !XB2_saved_grant[0] & ( !EC2_address_reg[3] & ( (!EC2_use_reg & (XB2_saved_grant[1] & AD1_F_pc[1])) ) ) );


--EC2_address_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[4] at FF_X13_Y5_N1
--register power-up is low

EC2_address_reg[4] = DFFEAS(XB2_src_data[40], GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  ,  ,  );


--EC2L60 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[22]~6 at LABCELL_X13_Y5_N42
EC2L60 = ( XB2_saved_grant[0] & ( XB2_saved_grant[1] & ( (!EC2_use_reg & (((AD1_W_alu_result[4])) # (AD1_F_pc[2]))) # (EC2_use_reg & (((EC2_address_reg[4])))) ) ) ) # ( !XB2_saved_grant[0] & ( XB2_saved_grant[1] & ( (!EC2_use_reg & (AD1_F_pc[2])) # (EC2_use_reg & ((EC2_address_reg[4]))) ) ) ) # ( XB2_saved_grant[0] & ( !XB2_saved_grant[1] & ( (!EC2_use_reg & (AD1_W_alu_result[4])) # (EC2_use_reg & ((EC2_address_reg[4]))) ) ) ) # ( !XB2_saved_grant[0] & ( !XB2_saved_grant[1] & ( (EC2_use_reg & EC2_address_reg[4]) ) ) );


--EC2_address_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[5] at FF_X13_Y5_N5
--register power-up is low

EC2_address_reg[5] = DFFEAS(XB2_src_data[41], GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  ,  ,  );


--EC2L61 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[23]~7 at LABCELL_X13_Y5_N24
EC2L61 = ( EC2_address_reg[5] & ( AD1_W_alu_result[5] & ( (((AD1_F_pc[3] & XB2_saved_grant[1])) # (XB2_saved_grant[0])) # (EC2_use_reg) ) ) ) # ( !EC2_address_reg[5] & ( AD1_W_alu_result[5] & ( (!EC2_use_reg & (((AD1_F_pc[3] & XB2_saved_grant[1])) # (XB2_saved_grant[0]))) ) ) ) # ( EC2_address_reg[5] & ( !AD1_W_alu_result[5] & ( ((AD1_F_pc[3] & XB2_saved_grant[1])) # (EC2_use_reg) ) ) ) # ( !EC2_address_reg[5] & ( !AD1_W_alu_result[5] & ( (!EC2_use_reg & (AD1_F_pc[3] & XB2_saved_grant[1])) ) ) );


--EC2_address_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[6] at FF_X13_Y5_N8
--register power-up is low

EC2_address_reg[6] = DFFEAS(XB2_src_data[42], GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  ,  ,  );


--EC2L62 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[24]~8 at LABCELL_X13_Y5_N48
EC2L62 = ( XB2_saved_grant[0] & ( EC2_address_reg[6] & ( (((AD1_F_pc[4] & XB2_saved_grant[1])) # (EC2_use_reg)) # (AD1_W_alu_result[6]) ) ) ) # ( !XB2_saved_grant[0] & ( EC2_address_reg[6] & ( ((AD1_F_pc[4] & XB2_saved_grant[1])) # (EC2_use_reg) ) ) ) # ( XB2_saved_grant[0] & ( !EC2_address_reg[6] & ( (!EC2_use_reg & (((AD1_F_pc[4] & XB2_saved_grant[1])) # (AD1_W_alu_result[6]))) ) ) ) # ( !XB2_saved_grant[0] & ( !EC2_address_reg[6] & ( (AD1_F_pc[4] & (!EC2_use_reg & XB2_saved_grant[1])) ) ) );


--EC2_address_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[7] at FF_X13_Y5_N11
--register power-up is low

EC2_address_reg[7] = DFFEAS(XB2_src_data[43], GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  ,  ,  );


--EC2L63 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[25]~9 at LABCELL_X13_Y5_N30
EC2L63 = ( AD1_W_alu_result[7] & ( AD1_F_pc[5] & ( (!EC2_use_reg & (((XB2_saved_grant[1])) # (XB2_saved_grant[0]))) # (EC2_use_reg & (((EC2_address_reg[7])))) ) ) ) # ( !AD1_W_alu_result[7] & ( AD1_F_pc[5] & ( (!EC2_use_reg & ((XB2_saved_grant[1]))) # (EC2_use_reg & (EC2_address_reg[7])) ) ) ) # ( AD1_W_alu_result[7] & ( !AD1_F_pc[5] & ( (!EC2_use_reg & (XB2_saved_grant[0])) # (EC2_use_reg & ((EC2_address_reg[7]))) ) ) ) # ( !AD1_W_alu_result[7] & ( !AD1_F_pc[5] & ( (EC2_address_reg[7] & EC2_use_reg) ) ) );


--EC2_address_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[8] at FF_X19_Y8_N14
--register power-up is low

EC2_address_reg[8] = DFFEAS(XB2_src_data[44], GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  ,  ,  );


--EC2L64 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[26]~10 at LABCELL_X19_Y8_N42
EC2L64 = ( XB2_saved_grant[0] & ( XB2_saved_grant[1] & ( (!EC2_use_reg & (((AD1_F_pc[6]) # (AD1_W_alu_result[8])))) # (EC2_use_reg & (EC2_address_reg[8])) ) ) ) # ( !XB2_saved_grant[0] & ( XB2_saved_grant[1] & ( (!EC2_use_reg & ((AD1_F_pc[6]))) # (EC2_use_reg & (EC2_address_reg[8])) ) ) ) # ( XB2_saved_grant[0] & ( !XB2_saved_grant[1] & ( (!EC2_use_reg & ((AD1_W_alu_result[8]))) # (EC2_use_reg & (EC2_address_reg[8])) ) ) ) # ( !XB2_saved_grant[0] & ( !XB2_saved_grant[1] & ( (EC2_use_reg & EC2_address_reg[8]) ) ) );


--EC2_address_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[9] at FF_X11_Y5_N50
--register power-up is low

EC2_address_reg[9] = DFFEAS(XB2_src_data[45], GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  ,  ,  );


--EC2L65 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[27]~11 at LABCELL_X11_Y5_N57
EC2L65 = ( AD1_F_pc[7] & ( EC2_address_reg[9] & ( (((AD1_W_alu_result[9] & XB2_saved_grant[0])) # (EC2_use_reg)) # (XB2_saved_grant[1]) ) ) ) # ( !AD1_F_pc[7] & ( EC2_address_reg[9] & ( ((AD1_W_alu_result[9] & XB2_saved_grant[0])) # (EC2_use_reg) ) ) ) # ( AD1_F_pc[7] & ( !EC2_address_reg[9] & ( (!EC2_use_reg & (((AD1_W_alu_result[9] & XB2_saved_grant[0])) # (XB2_saved_grant[1]))) ) ) ) # ( !AD1_F_pc[7] & ( !EC2_address_reg[9] & ( (AD1_W_alu_result[9] & (XB2_saved_grant[0] & !EC2_use_reg)) ) ) );


--EC2_address_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[10] at FF_X19_Y8_N41
--register power-up is low

EC2_address_reg[10] = DFFEAS(XB2_src_data[46], GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  ,  ,  );


--EC2L66 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[28]~12 at LABCELL_X19_Y8_N18
EC2L66 = ( XB2_saved_grant[0] & ( XB2_saved_grant[1] & ( (!EC2_use_reg & (((AD1_F_pc[8]) # (AD1_W_alu_result[10])))) # (EC2_use_reg & (EC2_address_reg[10])) ) ) ) # ( !XB2_saved_grant[0] & ( XB2_saved_grant[1] & ( (!EC2_use_reg & ((AD1_F_pc[8]))) # (EC2_use_reg & (EC2_address_reg[10])) ) ) ) # ( XB2_saved_grant[0] & ( !XB2_saved_grant[1] & ( (!EC2_use_reg & ((AD1_W_alu_result[10]))) # (EC2_use_reg & (EC2_address_reg[10])) ) ) ) # ( !XB2_saved_grant[0] & ( !XB2_saved_grant[1] & ( (EC2_use_reg & EC2_address_reg[10]) ) ) );


--EC2_address_reg[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|address_reg[11] at FF_X12_Y4_N17
--register power-up is low

EC2_address_reg[11] = DFFEAS(XB2_src_data[47], GLOBAL(A1L23), !AB1_r_sync_rst,  , EC2L29,  ,  ,  ,  );


--EC2L67 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[29]~13 at LABCELL_X12_Y4_N6
EC2L67 = ( XB2_saved_grant[0] & ( EC2_address_reg[11] & ( (((AD1_F_pc[9] & XB2_saved_grant[1])) # (EC2_use_reg)) # (AD1_W_alu_result[11]) ) ) ) # ( !XB2_saved_grant[0] & ( EC2_address_reg[11] & ( ((AD1_F_pc[9] & XB2_saved_grant[1])) # (EC2_use_reg) ) ) ) # ( XB2_saved_grant[0] & ( !EC2_address_reg[11] & ( (!EC2_use_reg & (((AD1_F_pc[9] & XB2_saved_grant[1])) # (AD1_W_alu_result[11]))) ) ) ) # ( !XB2_saved_grant[0] & ( !EC2_address_reg[11] & ( (AD1_F_pc[9] & (XB2_saved_grant[1] & !EC2_use_reg)) ) ) );


--EC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~0 at LABCELL_X17_Y6_N48
EC1L25 = ( FE1_q_a[0] & ( (EC1_data_reg[0]) # (TC5L18) ) ) # ( !FE1_q_a[0] & ( EC1_data_reg[0] ) );


--EC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|always10~1 at LABCELL_X16_Y6_N33
EC1L2 = ( TC5L18 & ( !EC1L1 ) ) # ( !TC5L18 );


--Z1_readdata[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[0] at FF_X15_Y3_N38
--register power-up is low

Z1_readdata[0] = DFFEAS(Z1_read_mux_out, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF at FF_X19_Y5_N52
--register power-up is low

U1_ien_AF = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L77, AD1_d_writedata[0],  ,  , VCC);


--U1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0 at FF_X19_Y5_N23
--register power-up is low

U1_read_0 = DFFEAS(U1L73, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L702 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0 at MLABCELL_X21_Y8_N3
AD1L702 = (!AD1_av_ld_align_cycle[1] & (((AD1_W_alu_result[0] & !AD1_av_ld_align_cycle[0])) # (AD1_W_alu_result[1]))) # (AD1_av_ld_align_cycle[1] & (AD1_W_alu_result[0] & (!AD1_av_ld_align_cycle[0] & AD1_W_alu_result[1])));


--AC1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] at FF_X18_Y5_N34
--register power-up is low

AC1_av_readdata_pre[8] = DFFEAS(U1L64, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed at FF_X17_Y8_N4
--register power-up is low

AD1_R_ctrl_ld_signed = DFFEAS(AD1L224, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L876 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0 at LABCELL_X18_Y7_N15
AD1L876 = ( AD1_R_ctrl_ld_signed & ( AD1L231 & ( (!AD1_D_iw[4] & ((AD1_av_ld_byte1_data[7]))) # (AD1_D_iw[4] & (AD1_av_ld_byte0_data[7])) ) ) ) # ( AD1_R_ctrl_ld_signed & ( !AD1L231 & ( AD1_av_ld_byte0_data[7] ) ) );


--AD1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0] at FF_X18_Y7_N35
--register power-up is low

AD1_av_ld_byte2_data[0] = DFFEAS(AD1L946, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L908 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~3 at LABCELL_X18_Y7_N36
AD1L908 = ( VB3L1 & ( AD1L907 & ( (!AD1_av_ld_aligning_data) # ((!AD1L702 & ((AD1L876))) # (AD1L702 & (!AD1L910))) ) ) ) # ( !VB3L1 & ( AD1L907 & ( (!AD1_av_ld_aligning_data & (!AD1L910)) # (AD1_av_ld_aligning_data & ((!AD1L702 & ((AD1L876))) # (AD1L702 & (!AD1L910)))) ) ) ) # ( VB3L1 & ( !AD1L907 & ( (!AD1_av_ld_aligning_data & (!AD1L910)) # (AD1_av_ld_aligning_data & ((!AD1L702 & ((AD1L876))) # (AD1L702 & (!AD1L910)))) ) ) ) # ( !VB3L1 & ( !AD1L907 & ( (!AD1_av_ld_aligning_data & (!AD1L910)) # (AD1_av_ld_aligning_data & ((!AD1L702 & ((AD1L876))) # (AD1L702 & (!AD1L910)))) ) ) );


--AD1L906 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0 at LABCELL_X22_Y8_N54
AD1L906 = ( AD1_D_iw[4] ) # ( !AD1_D_iw[4] & ( (!AD1L231) # (AD1L889) ) );


--AD1L767 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~0 at LABCELL_X12_Y9_N51
AD1L767 = ( FD2_q_b[27] & ( AD1_D_iw[21] & ( (!AD1_R_ctrl_hi_imm16) # (AD1_D_iw[17]) ) ) ) # ( !FD2_q_b[27] & ( AD1_D_iw[21] & ( (!AD1_R_ctrl_hi_imm16 & (AD1_R_src2_use_imm)) # (AD1_R_ctrl_hi_imm16 & ((AD1_D_iw[17]))) ) ) ) # ( FD2_q_b[27] & ( !AD1_D_iw[21] & ( (!AD1_R_ctrl_hi_imm16 & (!AD1_R_src2_use_imm)) # (AD1_R_ctrl_hi_imm16 & ((AD1_D_iw[17]))) ) ) ) # ( !FD2_q_b[27] & ( !AD1_D_iw[21] & ( (AD1_D_iw[17] & AD1_R_ctrl_hi_imm16) ) ) );


--AD1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16 at FF_X13_Y9_N19
--register power-up is low

AD1_R_ctrl_unsigned_lo_imm16 = DFFEAS(AD1L249, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L772 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1 at LABCELL_X13_Y9_N21
AD1L772 = ( AD1_R_ctrl_force_src2_zero ) # ( !AD1_R_ctrl_force_src2_zero & ( AD1_R_ctrl_unsigned_lo_imm16 ) );


--AD1L508 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]~0 at LABCELL_X16_Y10_N33
AD1L508 = (AD1L754) # (AD1L755);


--AD1L766 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~2 at LABCELL_X12_Y9_N30
AD1L766 = ( AD1_D_iw[16] & ( AD1_D_iw[21] & ( ((FD2_q_b[26]) # (AD1_R_ctrl_hi_imm16)) # (AD1_R_src2_use_imm) ) ) ) # ( !AD1_D_iw[16] & ( AD1_D_iw[21] & ( (!AD1_R_ctrl_hi_imm16 & ((FD2_q_b[26]) # (AD1_R_src2_use_imm))) ) ) ) # ( AD1_D_iw[16] & ( !AD1_D_iw[21] & ( ((!AD1_R_src2_use_imm & FD2_q_b[26])) # (AD1_R_ctrl_hi_imm16) ) ) ) # ( !AD1_D_iw[16] & ( !AD1_D_iw[21] & ( (!AD1_R_src2_use_imm & (!AD1_R_ctrl_hi_imm16 & FD2_q_b[26])) ) ) );


--AD1L774 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4 at MLABCELL_X15_Y8_N12
AD1L774 = ( FD2_q_b[1] & ( (!AD1L713Q & (!AD1_R_ctrl_hi_imm16 & ((AD1_D_iw[7]) # (AD1L778)))) ) ) # ( !FD2_q_b[1] & ( (!AD1L778 & (!AD1L713Q & (!AD1_R_ctrl_hi_imm16 & AD1_D_iw[7]))) ) );


--AD1L765 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~3 at LABCELL_X12_Y9_N3
AD1L765 = ( AD1_D_iw[15] & ( AD1_R_src2_use_imm & ( (AD1_R_ctrl_hi_imm16) # (AD1_D_iw[21]) ) ) ) # ( !AD1_D_iw[15] & ( AD1_R_src2_use_imm & ( (AD1_D_iw[21] & !AD1_R_ctrl_hi_imm16) ) ) ) # ( AD1_D_iw[15] & ( !AD1_R_src2_use_imm & ( (AD1_R_ctrl_hi_imm16) # (FD2_q_b[25]) ) ) ) # ( !AD1_D_iw[15] & ( !AD1_R_src2_use_imm & ( (FD2_q_b[25] & !AD1_R_ctrl_hi_imm16) ) ) );


--AD1L771 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~4 at LABCELL_X12_Y9_N45
AD1L771 = ( FD2_q_b[31] & ( (!AD1L772 & (((!AD1_R_ctrl_hi_imm16 & !AD1_R_src2_use_imm)) # (AD1_D_iw[21]))) ) ) # ( !FD2_q_b[31] & ( (AD1_D_iw[21] & (!AD1L772 & ((AD1_R_src2_use_imm) # (AD1_R_ctrl_hi_imm16)))) ) );


--AD1L770 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~5 at LABCELL_X12_Y9_N6
AD1L770 = ( FD2_q_b[30] & ( (!AD1_R_ctrl_hi_imm16 & (((!AD1_R_src2_use_imm)) # (AD1_D_iw[21]))) # (AD1_R_ctrl_hi_imm16 & (((AD1_D_iw[20])))) ) ) # ( !FD2_q_b[30] & ( (!AD1_R_ctrl_hi_imm16 & (AD1_D_iw[21] & ((AD1_R_src2_use_imm)))) # (AD1_R_ctrl_hi_imm16 & (((AD1_D_iw[20])))) ) );


--AD1L769 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~6 at LABCELL_X12_Y9_N9
AD1L769 = ( AD1_R_src2_use_imm & ( (!AD1_R_ctrl_hi_imm16 & (AD1_D_iw[21])) # (AD1_R_ctrl_hi_imm16 & ((AD1_D_iw[19]))) ) ) # ( !AD1_R_src2_use_imm & ( (!AD1_R_ctrl_hi_imm16 & (FD2_q_b[29])) # (AD1_R_ctrl_hi_imm16 & ((AD1_D_iw[19]))) ) );


--AD1L768 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~7 at LABCELL_X12_Y9_N36
AD1L768 = ( AD1_D_iw[18] & ( ((!AD1_R_src2_use_imm & ((FD2_q_b[28]))) # (AD1_R_src2_use_imm & (AD1_D_iw[21]))) # (AD1_R_ctrl_hi_imm16) ) ) # ( !AD1_D_iw[18] & ( (!AD1_R_ctrl_hi_imm16 & ((!AD1_R_src2_use_imm & ((FD2_q_b[28]))) # (AD1_R_src2_use_imm & (AD1_D_iw[21])))) ) );


--AD1L756 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~8 at LABCELL_X12_Y9_N39
AD1L756 = ( AD1_R_src2_use_imm & ( (!AD1_R_ctrl_hi_imm16 & (AD1_D_iw[21])) # (AD1_R_ctrl_hi_imm16 & ((AD1_D_iw[6]))) ) ) # ( !AD1_R_src2_use_imm & ( (!AD1_R_ctrl_hi_imm16 & ((FD2_q_b[16]))) # (AD1_R_ctrl_hi_imm16 & (AD1_D_iw[6])) ) );


--AD1L758 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~9 at LABCELL_X12_Y9_N54
AD1L758 = ( AD1_D_iw[21] & ( (!AD1_R_ctrl_hi_imm16 & (((FD2_q_b[18])) # (AD1_R_src2_use_imm))) # (AD1_R_ctrl_hi_imm16 & (((AD1_D_iw[8])))) ) ) # ( !AD1_D_iw[21] & ( (!AD1_R_ctrl_hi_imm16 & (!AD1_R_src2_use_imm & (FD2_q_b[18]))) # (AD1_R_ctrl_hi_imm16 & (((AD1_D_iw[8])))) ) );


--AD1L757 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~10 at LABCELL_X12_Y9_N57
AD1L757 = ( AD1_D_iw[21] & ( (!AD1_R_ctrl_hi_imm16 & (((FD2_q_b[17])) # (AD1_R_src2_use_imm))) # (AD1_R_ctrl_hi_imm16 & (((AD1_D_iw[7])))) ) ) # ( !AD1_D_iw[21] & ( (!AD1_R_ctrl_hi_imm16 & (!AD1_R_src2_use_imm & (FD2_q_b[17]))) # (AD1_R_ctrl_hi_imm16 & (((AD1_D_iw[7])))) ) );


--AD1L760 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~11 at LABCELL_X12_Y9_N24
AD1L760 = ( FD2_q_b[20] & ( (!AD1_R_ctrl_hi_imm16 & (((!AD1_R_src2_use_imm)) # (AD1_D_iw[21]))) # (AD1_R_ctrl_hi_imm16 & (((AD1_D_iw[10])))) ) ) # ( !FD2_q_b[20] & ( (!AD1_R_ctrl_hi_imm16 & (AD1_D_iw[21] & (AD1_R_src2_use_imm))) # (AD1_R_ctrl_hi_imm16 & (((AD1_D_iw[10])))) ) );


--AD1L759 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~12 at LABCELL_X12_Y9_N27
AD1L759 = ( AD1L271Q & ( ((!AD1_R_src2_use_imm & ((FD2_q_b[19]))) # (AD1_R_src2_use_imm & (AD1_D_iw[21]))) # (AD1_R_ctrl_hi_imm16) ) ) # ( !AD1L271Q & ( (!AD1_R_ctrl_hi_imm16 & ((!AD1_R_src2_use_imm & ((FD2_q_b[19]))) # (AD1_R_src2_use_imm & (AD1_D_iw[21])))) ) );


--AD1L773 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5 at MLABCELL_X15_Y8_N15
AD1L773 = ( !AD1_R_ctrl_hi_imm16 & ( (!AD1L713Q & ((!AD1L778 & (AD1_D_iw[6])) # (AD1L778 & ((FD2_q_b[0]))))) ) );


--AD1L764 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~13 at LABCELL_X12_Y9_N18
AD1L764 = ( AD1_D_iw[14] & ( ((!AD1_R_src2_use_imm & ((FD2_q_b[24]))) # (AD1_R_src2_use_imm & (AD1_D_iw[21]))) # (AD1_R_ctrl_hi_imm16) ) ) # ( !AD1_D_iw[14] & ( (!AD1_R_ctrl_hi_imm16 & ((!AD1_R_src2_use_imm & ((FD2_q_b[24]))) # (AD1_R_src2_use_imm & (AD1_D_iw[21])))) ) );


--AD1L763 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~14 at LABCELL_X12_Y9_N21
AD1L763 = ( AD1_R_src2_use_imm & ( (!AD1_R_ctrl_hi_imm16 & (AD1_D_iw[21])) # (AD1_R_ctrl_hi_imm16 & ((AD1_D_iw[13]))) ) ) # ( !AD1_R_src2_use_imm & ( (!AD1_R_ctrl_hi_imm16 & ((FD2_q_b[23]))) # (AD1_R_ctrl_hi_imm16 & (AD1_D_iw[13])) ) );


--AD1L762 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~15 at LABCELL_X12_Y9_N12
AD1L762 = ( AD1_R_src2_use_imm & ( AD1_D_iw[12] & ( (AD1_R_ctrl_hi_imm16) # (AD1_D_iw[21]) ) ) ) # ( !AD1_R_src2_use_imm & ( AD1_D_iw[12] & ( (FD2_q_b[22]) # (AD1_R_ctrl_hi_imm16) ) ) ) # ( AD1_R_src2_use_imm & ( !AD1_D_iw[12] & ( (AD1_D_iw[21] & !AD1_R_ctrl_hi_imm16) ) ) ) # ( !AD1_R_src2_use_imm & ( !AD1_D_iw[12] & ( (!AD1_R_ctrl_hi_imm16 & FD2_q_b[22]) ) ) );


--AD1L761 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~16 at LABCELL_X12_Y9_N42
AD1L761 = ( AD1_R_src2_use_imm & ( (!AD1_R_ctrl_hi_imm16 & (AD1_D_iw[21])) # (AD1_R_ctrl_hi_imm16 & ((AD1_D_iw[11]))) ) ) # ( !AD1_R_src2_use_imm & ( (!AD1_R_ctrl_hi_imm16 & ((FD2_q_b[21]))) # (AD1_R_ctrl_hi_imm16 & (AD1_D_iw[11])) ) );


--AD1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst at FF_X15_Y8_N23
--register power-up is low

AD1_R_ctrl_wrctl_inst = DFFEAS(AD1_D_op_wrctl, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L871 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0 at MLABCELL_X15_Y8_N33
AD1L871 = ( AD1_E_src1[0] & ( ((AD1L617 & AD1_R_ctrl_wrctl_inst)) # (AD1_W_status_reg_pie) ) ) # ( !AD1_E_src1[0] & ( (AD1_W_status_reg_pie & ((!AD1L617) # (!AD1_R_ctrl_wrctl_inst))) ) );


--AD1L872 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1 at LABCELL_X16_Y8_N42
AD1L872 = ( AD1L871 & ( AD1_W_estatus_reg & ( ((!AD1L572) # ((!AD1L602) # (AD1_W_bstatus_reg))) # (AD1L601) ) ) ) # ( !AD1L871 & ( AD1_W_estatus_reg & ( (AD1L572 & (((AD1L602 & AD1_W_bstatus_reg)) # (AD1L601))) ) ) ) # ( AD1L871 & ( !AD1_W_estatus_reg & ( (!AD1L572) # ((!AD1L601 & ((!AD1L602) # (AD1_W_bstatus_reg)))) ) ) ) # ( !AD1L871 & ( !AD1_W_estatus_reg & ( (!AD1L601 & (AD1L572 & (AD1L602 & AD1_W_bstatus_reg))) ) ) );


--AD1L873 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~2 at LABCELL_X16_Y8_N12
AD1L873 = ( !AD1_R_ctrl_exception & ( AD1L872 & ( !AD1_R_ctrl_break ) ) );


--AD1L827 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0 at LABCELL_X16_Y8_N24
AD1L827 = ( AD1_W_estatus_reg & ( AD1_E_src1[0] ) ) # ( !AD1_W_estatus_reg & ( AD1_E_src1[0] & ( (AD1L619 & AD1L731Q) ) ) ) # ( AD1_W_estatus_reg & ( !AD1_E_src1[0] & ( (!AD1L619) # (!AD1L731Q) ) ) );


--AD1L821 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0 at LABCELL_X16_Y8_N30
AD1L821 = ( AD1_W_bstatus_reg & ( AD1_W_status_reg_pie & ( (((!AD1L731Q) # (!AD1L620)) # (AD1_E_src1[0])) # (AD1_R_ctrl_break) ) ) ) # ( !AD1_W_bstatus_reg & ( AD1_W_status_reg_pie & ( ((AD1_E_src1[0] & (AD1L731Q & AD1L620))) # (AD1_R_ctrl_break) ) ) ) # ( AD1_W_bstatus_reg & ( !AD1_W_status_reg_pie & ( (!AD1_R_ctrl_break & (((!AD1L731Q) # (!AD1L620)) # (AD1_E_src1[0]))) ) ) ) # ( !AD1_W_bstatus_reg & ( !AD1_W_status_reg_pie & ( (!AD1_R_ctrl_break & (AD1_E_src1[0] & (AD1L731Q & AD1L620))) ) ) );


--AD1L830 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]~0 at MLABCELL_X15_Y8_N0
AD1L830 = ( AD1_E_src1[0] & ( ((AD1L621 & (AD1_E_valid_from_R & AD1_R_ctrl_wrctl_inst))) # (AD1_W_ienable_reg[0]) ) ) # ( !AD1_E_src1[0] & ( (AD1_W_ienable_reg[0] & ((!AD1L621) # ((!AD1_E_valid_from_R) # (!AD1_R_ctrl_wrctl_inst)))) ) );


--HD1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] at FF_X9_Y4_N4
--register power-up is low

HD1_oci_ienable[0] = DFFEAS(HD1L5, GLOBAL(A1L23), !AB1_r_sync_rst,  , HD1L12,  ,  ,  ,  );


--U1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE at FF_X16_Y5_N7
--register power-up is low

U1_fifo_AE = DFFEAS(U1L58, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE at FF_X19_Y5_N29
--register power-up is low

U1_ien_AE = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L77, AD1_d_writedata[1],  ,  , VCC);


--U1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9] at LABCELL_X18_Y5_N48
U1_av_readdata[9] = ( U1_fifo_AE & ( U1_ien_AE ) );


--U1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq at FF_X18_Y5_N53
--register power-up is low

U1_pause_irq = DFFEAS(U1L81, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF at FF_X19_Y5_N55
--register power-up is low

U1_fifo_AF = DFFEAS(U1L60, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0 at LABCELL_X18_Y5_N33
U1L64 = ( U1_ien_AF & ( (U1_fifo_AF) # (U1_pause_irq) ) );


--AD1L833 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~0 at LABCELL_X18_Y5_N30
AD1L833 = ( U1L64 & ( (!HD1_oci_ienable[0] & AD1_W_ienable_reg[0]) ) ) # ( !U1L64 & ( (!HD1_oci_ienable[0] & (U1_av_readdata[9] & AD1_W_ienable_reg[0])) ) );


--AD1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical at FF_X16_Y11_N16
--register power-up is low

AD1_R_ctrl_shift_logical = DFFEAS(AD1L238, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right at FF_X18_Y9_N53
--register power-up is low

AD1_R_ctrl_rot_right = DFFEAS(AD1_R_ctrl_rot_right_nxt, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L394 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0 at LABCELL_X18_Y9_N21
AD1L394 = (!AD1_R_ctrl_shift_logical & ((!AD1_R_ctrl_rot_right & (AD1_E_shift_rot_result[31])) # (AD1_R_ctrl_rot_right & ((AD1_E_shift_rot_result[0])))));


--AD1L439 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~15 at LABCELL_X18_Y9_N48
AD1L439 = ( AD1_E_shift_rot_result[1] & ( (AD1L394) # (AD1_R_ctrl_shift_rot_right) ) ) # ( !AD1_E_shift_rot_result[1] & ( (!AD1_R_ctrl_shift_rot_right & AD1L394) ) );


--EC2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[6]~14 at LABCELL_X11_Y6_N27
EC2L45 = ( EC2_data_reg[6] & ( ((XB2_saved_grant[0] & AD1_d_writedata[6])) # (EC2_use_reg) ) ) # ( !EC2_data_reg[6] & ( (XB2_saved_grant[0] & (!EC2_use_reg & AD1_d_writedata[6])) ) );


--AD1L1048 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0 at LABCELL_X17_Y6_N57
AD1L1048 = (!AD1_hbreak_pending & (AD1L1049)) # (AD1_hbreak_pending & ((!AD1_hbreak_enabled)));


--VD1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] at FF_X6_Y4_N5
--register power-up is low

VD1_jdo[21] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[21],  ,  , VCC);


--VD1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] at FF_X9_Y4_N35
--register power-up is low

VD1_jdo[20] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[20],  ,  , VCC);


--LD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset at FF_X8_Y6_N20
--register power-up is low

LD1_break_on_reset = DFFEAS(LD1L2, GLOBAL(A1L23),  ,  , VD1_take_action_ocimem_a,  ,  ,  ,  );


--YD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] at FF_X8_Y6_N17
--register power-up is low

YD1_dreg[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , YD1_din_s1,  ,  , VCC);


--LD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 at MLABCELL_X8_Y6_N24
LD1L4 = ( LD1_jtag_break & ( YD1_dreg[0] & ( (!VD1_take_action_ocimem_a & (((LD1_break_on_reset)))) # (VD1_take_action_ocimem_a & ((!VD1_jdo[20]) # ((VD1_jdo[21])))) ) ) ) # ( !LD1_jtag_break & ( YD1_dreg[0] & ( (!VD1_take_action_ocimem_a & ((LD1_break_on_reset))) # (VD1_take_action_ocimem_a & (VD1_jdo[21])) ) ) ) # ( LD1_jtag_break & ( !YD1_dreg[0] & ( (!VD1_jdo[20]) # ((!VD1_take_action_ocimem_a) # (VD1_jdo[21])) ) ) ) # ( !LD1_jtag_break & ( !YD1_dreg[0] & ( (VD1_jdo[21] & VD1_take_action_ocimem_a) ) ) );


--HD1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode at FF_X9_Y4_N55
--register power-up is low

HD1_oci_single_step_mode = DFFEAS(HD1L11, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L1058 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0 at LABCELL_X9_Y4_N57
AD1L1058 = ( AD1L701 & ( (AD1_hbreak_enabled & HD1_oci_single_step_mode) ) ) # ( !AD1L701 & ( (HD1_oci_single_step_mode & ((AD1_wait_for_one_post_bret_inst) # (AD1_hbreak_enabled))) ) );


--EC2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[7]~15 at LABCELL_X11_Y6_N12
EC2L46 = ( EC2_data_reg[7] & ( ((XB2_saved_grant[0] & AD1_d_writedata[7])) # (EC2_use_reg) ) ) # ( !EC2_data_reg[7] & ( (XB2_saved_grant[0] & (!EC2_use_reg & AD1_d_writedata[7])) ) );


--EC2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[8]~16 at LABCELL_X11_Y6_N39
EC2L47 = ( EC2_data_reg[8] & ( ((XB2_saved_grant[0] & AD1_d_writedata[8])) # (EC2_use_reg) ) ) # ( !EC2_data_reg[8] & ( (XB2_saved_grant[0] & (!EC2_use_reg & AD1_d_writedata[8])) ) );


--EC2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[9]~17 at LABCELL_X11_Y5_N36
EC2L48 = ( EC2_data_reg[9] & ( ((XB2_saved_grant[0] & AD1_d_writedata[9])) # (EC2_use_reg) ) ) # ( !EC2_data_reg[9] & ( (XB2_saved_grant[0] & (!EC2_use_reg & AD1_d_writedata[9])) ) );


--EC2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[10]~18 at LABCELL_X11_Y5_N18
EC2L49 = ( EC2_use_reg & ( EC2_data_reg[10] ) ) # ( !EC2_use_reg & ( (XB2_saved_grant[0] & AD1_d_writedata[10]) ) );


--AB1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0] at FF_X10_Y7_N47
--register power-up is low

AB1_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , GE1_altera_reset_synchronizer_int_chain_out,  ,  , VCC);


--EC2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[11]~19 at LABCELL_X11_Y5_N27
EC2L50 = ( EC2_use_reg & ( EC2_data_reg[11] ) ) # ( !EC2_use_reg & ( (XB2_saved_grant[0] & AD1_d_writedata[11]) ) );


--EC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~1 at MLABCELL_X15_Y6_N27
EC1L26 = ( FE1_q_a[11] & ( (EC1_data_reg[11]) # (TC5L18) ) ) # ( !FE1_q_a[11] & ( EC1_data_reg[11] ) );


--EC2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[12]~20 at LABCELL_X11_Y6_N45
EC2L51 = ( XB2_saved_grant[0] & ( (!EC2_use_reg & ((AD1_d_writedata[12]))) # (EC2_use_reg & (EC2_data_reg[12])) ) ) # ( !XB2_saved_grant[0] & ( (EC2_data_reg[12] & EC2_use_reg) ) );


--EC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~2 at MLABCELL_X15_Y6_N54
EC1L27 = ((TC5L18 & FE1_q_a[12])) # (EC1_data_reg[12]);


--EC2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[13]~21 at LABCELL_X11_Y5_N15
EC2L52 = ( XB2_saved_grant[0] & ( (!EC2_use_reg & ((AD1_d_writedata[13]))) # (EC2_use_reg & (EC2_data_reg[13])) ) ) # ( !XB2_saved_grant[0] & ( (EC2_use_reg & EC2_data_reg[13]) ) );


--EC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~3 at MLABCELL_X15_Y6_N24
EC1L28 = ((TC5L18 & FE1_q_a[13])) # (EC1_data_reg[13]);


--EC2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[14]~22 at LABCELL_X11_Y6_N33
EC2L53 = ( AD1_d_writedata[14] & ( (!EC2_use_reg & (XB2_saved_grant[0])) # (EC2_use_reg & ((EC2_data_reg[14]))) ) ) # ( !AD1_d_writedata[14] & ( (EC2_use_reg & EC2_data_reg[14]) ) );


--EC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~4 at MLABCELL_X15_Y6_N36
EC1L29 = ((TC5L18 & FE1_q_a[14])) # (EC1_data_reg[14]);


--EC2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[15]~23 at LABCELL_X11_Y6_N15
EC2L54 = ( EC2_data_reg[15] & ( ((XB2_saved_grant[0] & AD1_d_writedata[15])) # (EC2_use_reg) ) ) # ( !EC2_data_reg[15] & ( (XB2_saved_grant[0] & (!EC2_use_reg & AD1_d_writedata[15])) ) );


--EC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~5 at LABCELL_X17_Y6_N6
EC1L30 = ( FE1_q_a[15] & ( (EC1_data_reg[15]) # (TC5L18) ) ) # ( !FE1_q_a[15] & ( EC1_data_reg[15] ) );


--EC2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[1]~24 at LABCELL_X11_Y6_N24
EC2L40 = (!EC2_use_reg & (XB2_saved_grant[0] & ((AD1_d_writedata[1])))) # (EC2_use_reg & (((EC2_data_reg[1]))));


--EC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~6 at LABCELL_X17_Y6_N9
EC1L31 = ( FE1_q_a[1] & ( (EC1_data_reg[1]) # (TC5L18) ) ) # ( !FE1_q_a[1] & ( EC1_data_reg[1] ) );


--EC2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[2]~25 at LABCELL_X11_Y5_N30
EC2L41 = ( XB2_saved_grant[0] & ( (!EC2_use_reg & (AD1_d_writedata[2])) # (EC2_use_reg & ((EC2_data_reg[2]))) ) ) # ( !XB2_saved_grant[0] & ( (EC2_use_reg & EC2_data_reg[2]) ) );


--EC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~7 at LABCELL_X17_Y6_N0
EC1L32 = ( FE1_q_a[2] & ( (EC1_data_reg[2]) # (TC5L18) ) ) # ( !FE1_q_a[2] & ( EC1_data_reg[2] ) );


--EC2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[3]~26 at LABCELL_X11_Y6_N54
EC2L42 = (!EC2_use_reg & (XB2_saved_grant[0] & ((AD1_d_writedata[3])))) # (EC2_use_reg & (((EC2_data_reg[3]))));


--EC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~8 at LABCELL_X17_Y6_N3
EC1L33 = ( FE1_q_a[3] & ( (EC1_data_reg[3]) # (TC5L18) ) ) # ( !FE1_q_a[3] & ( EC1_data_reg[3] ) );


--EC2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[4]~27 at LABCELL_X11_Y6_N57
EC2L43 = ( EC2_use_reg & ( EC2_data_reg[4] ) ) # ( !EC2_use_reg & ( (XB2_saved_grant[0] & AD1_d_writedata[4]) ) );


--EC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~9 at MLABCELL_X15_Y6_N18
EC1L34 = ((TC5L18 & FE1_q_a[4])) # (EC1_data_reg[4]);


--EC2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|out_data[5]~28 at LABCELL_X12_Y4_N30
EC2L44 = ( EC2_data_reg[5] & ( ((XB2_saved_grant[0] & AD1_d_writedata[5])) # (EC2_use_reg) ) ) # ( !EC2_data_reg[5] & ( (XB2_saved_grant[0] & (AD1_d_writedata[5] & !EC2_use_reg)) ) );


--EC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~10 at LABCELL_X17_Y6_N30
EC1L35 = ( FE1_q_a[5] & ( (EC1_data_reg[5]) # (TC5L18) ) ) # ( !FE1_q_a[5] & ( EC1_data_reg[5] ) );


--EC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~11 at MLABCELL_X15_Y6_N39
EC1L36 = ((TC5L18 & FE1_q_a[9])) # (EC1_data_reg[9]);


--AD1L697 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~4 at LABCELL_X16_Y8_N6
AD1L697 = ( AD1L698 ) # ( !AD1L698 & ( (!AD1L699 & (AD1L2)) # (AD1L699 & ((AD1L54))) ) );


--AC4_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] at FF_X19_Y6_N43
--register power-up is low

AC4_av_readdata_pre[27] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[27],  ,  , VCC);


--AD1L665 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27 at MLABCELL_X15_Y7_N15
AD1L665 = ( VB2L2 & ( (!AD1_intr_req & (((NC1L2 & FE1_q_a[11])) # (AC4_av_readdata_pre[27]))) ) ) # ( !VB2L2 & ( (!AD1_intr_req & (NC1L2 & FE1_q_a[11])) ) );


--AC4_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] at FF_X10_Y5_N58
--register power-up is low

AC4_av_readdata_pre[28] = DFFEAS(AC4L32, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L666 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28 at MLABCELL_X15_Y7_N54
AD1L666 = ( AC4_av_readdata_pre[28] & ( (!AD1_intr_req & (((NC1L2 & FE1_q_a[12])) # (VB2L2))) ) ) # ( !AC4_av_readdata_pre[28] & ( (!AD1_intr_req & (NC1L2 & FE1_q_a[12])) ) );


--AC4_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] at FF_X15_Y7_N44
--register power-up is low

AC4_av_readdata_pre[29] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[29],  ,  , VCC);


--AD1L667 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29 at MLABCELL_X15_Y7_N24
AD1L667 = ( AC4_av_readdata_pre[29] & ( (!AD1_intr_req & (((NC1L2 & FE1_q_a[13])) # (VB2L2))) ) ) # ( !AC4_av_readdata_pre[29] & ( (!AD1_intr_req & (NC1L2 & FE1_q_a[13])) ) );


--AC4_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] at FF_X12_Y7_N49
--register power-up is low

AC4_av_readdata_pre[30] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[30],  ,  , VCC);


--AD1L668 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30 at MLABCELL_X15_Y7_N27
AD1L668 = ( AC4_av_readdata_pre[30] & ( (!AD1_intr_req & (((NC1L2 & FE1_q_a[14])) # (VB2L2))) ) ) # ( !AC4_av_readdata_pre[30] & ( (!AD1_intr_req & (NC1L2 & FE1_q_a[14])) ) );


--AC4_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] at FF_X9_Y3_N52
--register power-up is low

AC4_av_readdata_pre[31] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[31],  ,  , VCC);


--AD1L669 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31 at MLABCELL_X15_Y7_N30
AD1L669 = ( FE1_q_a[15] & ( (!AD1_intr_req & (((VB2L2 & AC4_av_readdata_pre[31])) # (NC1L2))) ) ) # ( !FE1_q_a[15] & ( (VB2L2 & (!AD1_intr_req & AC4_av_readdata_pre[31])) ) );


--EC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~12 at LABCELL_X17_Y6_N51
EC1L37 = ( FE1_q_a[10] & ( (EC1_data_reg[10]) # (TC5L18) ) ) # ( !FE1_q_a[10] & ( EC1_data_reg[10] ) );


--EC1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~13 at MLABCELL_X15_Y6_N21
EC1L38 = ( FE1_q_a[8] & ( (EC1_data_reg[8]) # (TC5L18) ) ) # ( !FE1_q_a[8] & ( EC1_data_reg[8] ) );


--AD1L687 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~5 at LABCELL_X19_Y8_N24
AD1L687 = ( AD1L699 & ( (!AD1L698 & AD1L58) ) ) # ( !AD1L699 & ( (!AD1L698 & AD1L6) ) );


--AD1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~16 at LABCELL_X18_Y10_N6
AD1L455 = ( AD1_E_shift_rot_result[15] & ( (!AD1_R_ctrl_shift_rot_right) # (AD1_E_shift_rot_result[17]) ) ) # ( !AD1_E_shift_rot_result[15] & ( (AD1_R_ctrl_shift_rot_right & AD1_E_shift_rot_result[17]) ) );


--AC1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] at FF_X15_Y5_N8
--register power-up is low

AC1_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , U1_woverflow,  ,  , VCC);


--AD1L929 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~4 at MLABCELL_X15_Y5_N6
AD1L929 = ( AC1_read_latency_shift_reg[0] & ( ((AC3_read_latency_shift_reg[0] & AC3_av_readdata_pre[28])) # (AC1_av_readdata_pre[14]) ) ) # ( !AC1_read_latency_shift_reg[0] & ( (AC3_read_latency_shift_reg[0] & AC3_av_readdata_pre[28]) ) );


--AD1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6] at FF_X13_Y7_N28
--register power-up is low

AD1_av_ld_byte2_data[6] = DFFEAS(AD1L966, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L930 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~5 at LABCELL_X17_Y7_N12
AD1L930 = ( VB3L1 & ( AD1L931 & ( ((FE1_q_a[14] & (TC5L18 & !AD1_av_ld_aligning_data))) # (AD1L932) ) ) ) # ( !VB3L1 & ( AD1L931 & ( (AD1L932 & AD1_av_ld_aligning_data) ) ) ) # ( VB3L1 & ( !AD1L931 & ( (!AD1_av_ld_aligning_data) # (AD1L932) ) ) ) # ( !VB3L1 & ( !AD1L931 & ( (!AD1_av_ld_aligning_data) # (AD1L932) ) ) );


--AC1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] at FF_X21_Y4_N25
--register power-up is low

AC1_av_readdata_pre[13] = DFFEAS(AC1L23, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5] at FF_X13_Y7_N25
--register power-up is low

AD1_av_ld_byte2_data[5] = DFFEAS(AD1L963, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L926 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~6 at LABCELL_X22_Y7_N36
AD1L926 = ( AD1L928 & ( AD1L927 & ( (AD1_av_ld_aligning_data) # (VB3L1) ) ) ) # ( !AD1L928 & ( AD1L927 & ( (VB3L1 & (FE1_q_a[13] & (!AD1_av_ld_aligning_data & TC5L18))) ) ) ) # ( AD1L928 & ( !AD1L927 ) ) # ( !AD1L928 & ( !AD1L927 & ( !AD1_av_ld_aligning_data ) ) );


--AC1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] at FF_X16_Y6_N53
--register power-up is low

AC1_av_readdata_pre[12] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , NB2L10Q,  ,  , VCC);


--AD1L922 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~7 at LABCELL_X16_Y6_N51
AD1L922 = ( AC3_av_readdata_pre[28] & ( ((AC1_read_latency_shift_reg[0] & AC1_av_readdata_pre[12])) # (AC3_read_latency_shift_reg[0]) ) ) # ( !AC3_av_readdata_pre[28] & ( (AC1_read_latency_shift_reg[0] & AC1_av_readdata_pre[12]) ) );


--AD1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4] at FF_X16_Y7_N31
--register power-up is low

AD1_av_ld_byte2_data[4] = DFFEAS(AD1L960, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L923 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~8 at LABCELL_X18_Y5_N36
AD1L923 = ( TC5L18 & ( VB3L1 & ( ((!AD1_av_ld_aligning_data & ((!AD1L924) # (FE1_q_a[12])))) # (AD1L925) ) ) ) # ( !TC5L18 & ( VB3L1 & ( ((!AD1_av_ld_aligning_data & !AD1L924)) # (AD1L925) ) ) ) # ( TC5L18 & ( !VB3L1 & ( (!AD1_av_ld_aligning_data & ((!AD1L924))) # (AD1_av_ld_aligning_data & (AD1L925)) ) ) ) # ( !TC5L18 & ( !VB3L1 & ( (!AD1_av_ld_aligning_data & ((!AD1L924))) # (AD1_av_ld_aligning_data & (AD1L925)) ) ) );


--AD1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3] at FF_X16_Y7_N52
--register power-up is low

AD1_av_ld_byte2_data[3] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1L957,  ,  , VCC);


--AD1L918 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~9 at LABCELL_X17_Y7_N42
AD1L918 = ( TC5L18 & ( AD1L921 & ( ((!AD1L919) # ((!VB3L1) # (AD1_av_ld_aligning_data))) # (FE1_q_a[11]) ) ) ) # ( !TC5L18 & ( AD1L921 & ( (!AD1L919) # ((!VB3L1) # (AD1_av_ld_aligning_data)) ) ) ) # ( TC5L18 & ( !AD1L921 & ( (VB3L1 & (!AD1_av_ld_aligning_data & ((!AD1L919) # (FE1_q_a[11])))) ) ) ) # ( !TC5L18 & ( !AD1L921 & ( (!AD1L919 & (VB3L1 & !AD1_av_ld_aligning_data)) ) ) );


--AC1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] at FF_X16_Y3_N44
--register power-up is low

AC1_av_readdata_pre[10] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , U1_ac,  ,  , VCC);


--AD1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2] at FF_X16_Y7_N55
--register power-up is low

AD1_av_ld_byte2_data[2] = DFFEAS(AD1L952, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L915 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~10 at LABCELL_X18_Y7_N51
AD1L915 = ( AD1L917 & ( AD1L914 & ( (!AD1_av_ld_aligning_data & (VB3L1)) # (AD1_av_ld_aligning_data & (((AD1L876 & !AD1L702)))) ) ) ) # ( !AD1L917 & ( AD1L914 & ( (!AD1_av_ld_aligning_data) # ((AD1L702) # (AD1L876)) ) ) ) # ( AD1L917 & ( !AD1L914 & ( (AD1_av_ld_aligning_data & (AD1L876 & !AD1L702)) ) ) ) # ( !AD1L917 & ( !AD1L914 & ( (!AD1_av_ld_aligning_data) # ((AD1L702) # (AD1L876)) ) ) );


--AD1L692 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~6 at LABCELL_X19_Y8_N9
AD1L692 = ( AD1L78 & ( (!AD1L698 & ((AD1L26) # (AD1L699))) ) ) # ( !AD1L78 & ( (!AD1L698 & (!AD1L699 & AD1L26)) ) );


--AC1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] at FF_X18_Y5_N49
--register power-up is low

AC1_av_readdata_pre[9] = DFFEAS(U1_av_readdata[9], GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1] at FF_X18_Y7_N31
--register power-up is low

AD1_av_ld_byte2_data[1] = DFFEAS(AD1L949, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L911 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~11 at LABCELL_X18_Y5_N54
AD1L911 = ( TC5L18 & ( VB3L1 & ( ((!AD1_av_ld_aligning_data & ((!AD1L912) # (FE1_q_a[9])))) # (AD1L913) ) ) ) # ( !TC5L18 & ( VB3L1 & ( ((!AD1L912 & !AD1_av_ld_aligning_data)) # (AD1L913) ) ) ) # ( TC5L18 & ( !VB3L1 & ( (!AD1_av_ld_aligning_data & ((!AD1L912))) # (AD1_av_ld_aligning_data & (AD1L913)) ) ) ) # ( !TC5L18 & ( !VB3L1 & ( (!AD1_av_ld_aligning_data & ((!AD1L912))) # (AD1_av_ld_aligning_data & (AD1L913)) ) ) );


--AD1L691 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~7 at LABCELL_X19_Y8_N6
AD1L691 = ( AD1L82 & ( (!AD1L698 & ((AD1L30) # (AD1L699))) ) ) # ( !AD1L82 & ( (!AD1L698 & (!AD1L699 & AD1L30)) ) );


--AD1L690 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~8 at LABCELL_X19_Y8_N54
AD1L690 = ( AD1L34 & ( (!AD1L698 & ((!AD1L699) # (AD1L86))) ) ) # ( !AD1L34 & ( (!AD1L698 & (AD1L699 & AD1L86)) ) );


--AD1L689 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~9 at LABCELL_X19_Y8_N27
AD1L689 = ( AD1L90 & ( (!AD1L698 & ((AD1L38) # (AD1L699))) ) ) # ( !AD1L90 & ( (!AD1L698 & (!AD1L699 & AD1L38)) ) );


--AD1L688 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~10 at LABCELL_X19_Y8_N48
AD1L688 = (!AD1L698 & ((!AD1L699 & (AD1L42)) # (AD1L699 & ((AD1L94)))));


--AD1L685 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~11 at LABCELL_X19_Y8_N51
AD1L685 = ( AD1L98 & ( (!AD1L698 & ((AD1L46) # (AD1L699))) ) ) # ( !AD1L98 & ( (!AD1L698 & (!AD1L699 & AD1L46)) ) );


--EC1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~14 at MLABCELL_X15_Y6_N57
EC1L39 = ( FE1_q_a[6] & ( (EC1_data_reg[6]) # (TC5L18) ) ) # ( !FE1_q_a[6] & ( EC1_data_reg[6] ) );


--AD1L686 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~12 at LABCELL_X19_Y8_N30
AD1L686 = ( AD1L102 & ( (!AD1L698 & ((AD1L50) # (AD1L699))) ) ) # ( !AD1L102 & ( (!AD1L698 & (!AD1L699 & AD1L50)) ) );


--EC1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg~15 at LABCELL_X17_Y6_N33
EC1L40 = ((TC5L18 & FE1_q_a[7])) # (EC1_data_reg[7]);


--AD1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0 at LABCELL_X13_Y11_N3
AD1L247 = (!AD1L599 & (!AD1L600 & !AD1L598));


--AD1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1 at LABCELL_X16_Y8_N36
AD1L248 = ( AD1L602 & ( (AD1L223) # (AD1L572) ) ) # ( !AD1L602 & ( ((AD1L572 & ((!AD1L247) # (AD1L601)))) # (AD1L223) ) );


--AD1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2 at LABCELL_X10_Y9_N42
AD1L208 = ( AD1L206 & ( AD1L209 & ( AD1L572 ) ) ) # ( !AD1L206 & ( AD1L209 ) ) # ( AD1L206 & ( !AD1L209 & ( (AD1L572 & AD1L219) ) ) ) # ( !AD1L206 & ( !AD1L209 ) );


--AD1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~1 at LABCELL_X11_Y9_N18
AD1L205 = ( !AD1_D_iw[12] & ( (AD1_D_iw[13] & (AD1L572 & (AD1L204 & AD1_D_iw[16]))) ) );


--WD1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34] at FF_X2_Y4_N35
--register power-up is low

WD1_sr[34] = DFFEAS(WD1L65, A1L5,  ,  , WD1L30,  ,  ,  ,  );


--ZB5_mem[1][45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][45] at FF_X17_Y4_N56
--register power-up is low

ZB5_mem[1][45] = DFFEAS(ZB5L31, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB5L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~7 at LABCELL_X17_Y4_N54
ZB5L31 = (!ZB5_mem_used[1]) # (ZB5_mem[1][45]);


--TC5_burst_uncompress_address_offset[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] at FF_X17_Y4_N14
--register power-up is low

TC5_burst_uncompress_address_offset[0] = DFFEAS(TC5_p1_burst_uncompress_address_offset[0], GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5L2,  ,  ,  ,  );


--V1_readdata[1] is nios_system:u0|nios_system_leds:leds|readdata[1] at LABCELL_X18_Y6_N9
V1_readdata[1] = (V1_data_out[1] & (!AD1_W_alu_result[3] & !AD1_W_alu_result[2]));


--V1_readdata[2] is nios_system:u0|nios_system_leds:leds|readdata[2] at LABCELL_X9_Y4_N36
V1_readdata[2] = ( !AD1_W_alu_result[3] & ( (!AD1_W_alu_result[2] & V1_data_out[2]) ) );


--V1_readdata[3] is nios_system:u0|nios_system_leds:leds|readdata[3] at LABCELL_X18_Y6_N48
V1_readdata[3] = ( !AD1_W_alu_result[3] & ( (!AD1_W_alu_result[2] & V1_data_out[3]) ) );


--V1_readdata[4] is nios_system:u0|nios_system_leds:leds|readdata[4] at MLABCELL_X8_Y5_N9
V1_readdata[4] = ( !AD1_W_alu_result[3] & ( !AD1_W_alu_result[2] & ( V1_data_out[4] ) ) );


--V1_readdata[5] is nios_system:u0|nios_system_leds:leds|readdata[5] at LABCELL_X18_Y6_N51
V1_readdata[5] = ( V1_data_out[5] & ( (!AD1_W_alu_result[2] & !AD1_W_alu_result[3]) ) );


--V1_readdata[6] is nios_system:u0|nios_system_leds:leds|readdata[6] at MLABCELL_X8_Y5_N12
V1_readdata[6] = ( !AD1_W_alu_result[3] & ( V1_data_out[6] & ( !AD1_W_alu_result[2] ) ) );


--V1_readdata[7] is nios_system:u0|nios_system_leds:leds|readdata[7] at LABCELL_X18_Y6_N30
V1_readdata[7] = ( !AD1_W_alu_result[2] & ( (V1_data_out[7] & !AD1_W_alu_result[3]) ) );


--AC1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] at FF_X21_Y4_N44
--register power-up is low

AC1_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , U1_rvalid,  ,  , VCC);


--AD1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7] at FF_X16_Y7_N37
--register power-up is low

AD1_av_ld_byte2_data[7] = DFFEAS(AD1L968, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L934 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~12 at LABCELL_X18_Y7_N42
AD1L934 = ( VB3L1 & ( AD1L876 & ( (!AD1L936) # ((!AD1_av_ld_aligning_data & (AD1L933)) # (AD1_av_ld_aligning_data & ((!AD1L702)))) ) ) ) # ( !VB3L1 & ( AD1L876 & ( (!AD1L936) # ((AD1_av_ld_aligning_data & !AD1L702)) ) ) ) # ( VB3L1 & ( !AD1L876 & ( (!AD1L936 & (((!AD1_av_ld_aligning_data) # (AD1L702)))) # (AD1L936 & (AD1L933 & (!AD1_av_ld_aligning_data))) ) ) ) # ( !VB3L1 & ( !AD1L876 & ( (!AD1L936 & ((!AD1_av_ld_aligning_data) # (AD1L702))) ) ) );


--U1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr at FF_X15_Y5_N23
--register power-up is low

U1_fifo_wr = DFFEAS(U1L75, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X15_Y5_N19
--register power-up is low

NB1_b_non_empty = DFFEAS(NB1L8, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0 at MLABCELL_X15_Y5_N3
U1L83 = ( !EB1_rvalid0 & ( (NB1_b_non_empty & ((!EB1_r_ena1) # (!U1_r_val))) ) );


--QB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X7_Y3_N31
--register power-up is low

QB2_counter_reg_bit[0] = DFFEAS(QB2_counter_comb_bita0, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X7_Y3_N34
--register power-up is low

QB2_counter_reg_bit[1] = DFFEAS(QB2_counter_comb_bita1, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X7_Y3_N37
--register power-up is low

QB2_counter_reg_bit[2] = DFFEAS(QB2_counter_comb_bita2, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X7_Y3_N40
--register power-up is low

QB2_counter_reg_bit[3] = DFFEAS(QB2_counter_comb_bita3, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X7_Y3_N43
--register power-up is low

QB2_counter_reg_bit[4] = DFFEAS(QB2_counter_comb_bita4, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X7_Y3_N46
--register power-up is low

QB2_counter_reg_bit[5] = DFFEAS(QB2_counter_comb_bita5, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--QB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X7_Y3_N1
--register power-up is low

QB1_counter_reg_bit[0] = DFFEAS(QB1_counter_comb_bita0, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L83,  ,  ,  ,  );


--QB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X7_Y3_N4
--register power-up is low

QB1_counter_reg_bit[1] = DFFEAS(QB1_counter_comb_bita1, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L83,  ,  ,  ,  );


--QB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X7_Y3_N7
--register power-up is low

QB1_counter_reg_bit[2] = DFFEAS(QB1_counter_comb_bita2, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L83,  ,  ,  ,  );


--QB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X7_Y3_N11
--register power-up is low

QB1_counter_reg_bit[3] = DFFEAS(QB1_counter_comb_bita3, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L83,  ,  ,  ,  );


--QB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X7_Y3_N13
--register power-up is low

QB1_counter_reg_bit[4] = DFFEAS(QB1_counter_comb_bita4, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L83,  ,  ,  ,  );


--QB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X7_Y3_N16
--register power-up is low

QB1_counter_reg_bit[5] = DFFEAS(QB1_counter_comb_bita5, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L83,  ,  ,  ,  );


--NB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X18_Y5_N23
--register power-up is low

NB2_b_non_empty = DFFEAS(NB2L9, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0 at MLABCELL_X15_Y5_N57
U1L71 = ( !AD1_W_alu_result[2] & ( (!CC1_read_accepted & AD1_d_read) ) );


--U1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1 at MLABCELL_X15_Y5_N48
U1L72 = ( NB2L10Q & ( (AC1L35 & (!U1_av_waitrequest & (FC1L7 & U1L71))) ) );


--RB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X19_Y5_N4
--register power-up is low

RB2_counter_reg_bit[1] = DFFEAS(RB2_counter_comb_bita1, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X19_Y5_N1
--register power-up is low

RB2_counter_reg_bit[0] = DFFEAS(RB2_counter_comb_bita0, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--EB1L58Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 at FF_X7_Y3_N20
--register power-up is low

EB1L58Q = AMPP_FUNCTION(A1L23, EB1L57, !AB1_r_sync_rst);


--RB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X19_Y5_N16
--register power-up is low

RB2_counter_reg_bit[5] = DFFEAS(RB2_counter_comb_bita5, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X19_Y5_N13
--register power-up is low

RB2_counter_reg_bit[4] = DFFEAS(RB2_counter_comb_bita4, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X19_Y5_N11
--register power-up is low

RB2_counter_reg_bit[3] = DFFEAS(RB2_counter_comb_bita3, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X19_Y5_N7
--register power-up is low

RB2_counter_reg_bit[2] = DFFEAS(RB2_counter_comb_bita2, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--NB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X16_Y5_N0
NB2L5 = ( NB2L10Q & ( (RB2_counter_reg_bit[3] & (RB2_counter_reg_bit[2] & (RB2_counter_reg_bit[5] & RB2_counter_reg_bit[4]))) ) );


--NB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X16_Y5_N24
NB2L6 = ( NB2_b_full & ( RB2_counter_reg_bit[1] & ( !U1L72 ) ) ) # ( !NB2_b_full & ( RB2_counter_reg_bit[1] & ( (RB2_counter_reg_bit[0] & (!U1L72 & (NB2L5 & EB1L58Q))) ) ) ) # ( NB2_b_full & ( !RB2_counter_reg_bit[1] & ( !U1L72 ) ) );


--EB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4] at FF_X1_Y3_N43
--register power-up is low

EB1_td_shift[4] = AMPP_FUNCTION(A1L5, EB1L83, !N1_clr_reg, EB1L65);


--EB1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7 at LABCELL_X1_Y3_N3
EB1L82 = AMPP_FUNCTION(!EB1_count[9], !Q1_state[4], !EB1L79, !EB1_rdata[1], !EB1_td_shift[4]);


--EB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read at FF_X3_Y1_N34
--register power-up is low

EB1_read = AMPP_FUNCTION(A1L5, EB1L42, !N1_clr_reg, EB1L108);


--XB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~0 at LABCELL_X10_Y6_N0
XB1L22 = (XB1_saved_grant[0] & AD1_d_writedata[0]);


--XB1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[38] at LABCELL_X9_Y4_N27
XB1_src_data[38] = ( AD1_W_alu_result[2] & ( ((XB1_saved_grant[1] & AD1_F_pc[0])) # (XB1_saved_grant[0]) ) ) # ( !AD1_W_alu_result[2] & ( (XB1_saved_grant[1] & AD1_F_pc[0]) ) );


--XB1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[40] at MLABCELL_X8_Y4_N51
XB1_src_data[40] = ( AD1_F_pc[2] & ( ((XB1_saved_grant[0] & AD1_W_alu_result[4])) # (XB1_saved_grant[1]) ) ) # ( !AD1_F_pc[2] & ( (XB1_saved_grant[0] & AD1_W_alu_result[4]) ) );


--XB1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[39] at MLABCELL_X8_Y4_N48
XB1_src_data[39] = (!XB1_saved_grant[0] & (XB1_saved_grant[1] & ((AD1_F_pc[1])))) # (XB1_saved_grant[0] & (((XB1_saved_grant[1] & AD1_F_pc[1])) # (AD1_W_alu_result[3])));


--XB1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[45] at LABCELL_X7_Y5_N0
XB1_src_data[45] = ( AD1_F_pc[7] & ( ((AD1_W_alu_result[9] & XB1_saved_grant[0])) # (XB1_saved_grant[1]) ) ) # ( !AD1_F_pc[7] & ( (AD1_W_alu_result[9] & XB1_saved_grant[0]) ) );


--XB1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[44] at LABCELL_X9_Y5_N3
XB1_src_data[44] = ( AD1_W_alu_result[8] & ( AD1_F_pc[6] & ( (XB1_saved_grant[1]) # (XB1_saved_grant[0]) ) ) ) # ( !AD1_W_alu_result[8] & ( AD1_F_pc[6] & ( XB1_saved_grant[1] ) ) ) # ( AD1_W_alu_result[8] & ( !AD1_F_pc[6] & ( XB1_saved_grant[0] ) ) );


--XB1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[43] at LABCELL_X13_Y5_N36
XB1_src_data[43] = ( AD1_F_pc[5] & ( ((XB1_saved_grant[0] & AD1_W_alu_result[7])) # (XB1_saved_grant[1]) ) ) # ( !AD1_F_pc[5] & ( (XB1_saved_grant[0] & AD1_W_alu_result[7]) ) );


--XB1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[42] at LABCELL_X13_Y5_N39
XB1_src_data[42] = ( AD1_F_pc[4] & ( ((XB1_saved_grant[0] & AD1_W_alu_result[6])) # (XB1_saved_grant[1]) ) ) # ( !AD1_F_pc[4] & ( (XB1_saved_grant[0] & AD1_W_alu_result[6]) ) );


--XB1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[41] at LABCELL_X10_Y5_N48
XB1_src_data[41] = ( XB1_saved_grant[0] & ( AD1_W_alu_result[5] ) ) # ( !XB1_saved_grant[0] & ( AD1_W_alu_result[5] & ( (XB1_saved_grant[1] & AD1_F_pc[3]) ) ) ) # ( XB1_saved_grant[0] & ( !AD1_W_alu_result[5] & ( (XB1_saved_grant[1] & AD1_F_pc[3]) ) ) ) # ( !XB1_saved_grant[0] & ( !AD1_W_alu_result[5] & ( (XB1_saved_grant[1] & AD1_F_pc[3]) ) ) );


--XB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~1 at LABCELL_X10_Y6_N33
XB1L23 = ( XB1_saved_grant[0] & ( AD1_hbreak_enabled ) );


--TD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] at FF_X4_Y4_N53
--register power-up is low

TD1_MonDReg[3] = DFFEAS(TD1L121, GLOBAL(A1L23),  ,  , TD1L52,  ,  ,  ,  );


--WD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13 at MLABCELL_X3_Y4_N24
WD1L61 = ( WD1_sr[5] & ( ((!N1_irf_reg[2][1] & (TD1_MonDReg[3])) # (N1_irf_reg[2][1] & ((JD1_break_readreg[3])))) # (UD1L3) ) ) # ( !WD1_sr[5] & ( (!UD1L3 & ((!N1_irf_reg[2][1] & (TD1_MonDReg[3])) # (N1_irf_reg[2][1] & ((JD1_break_readreg[3]))))) ) );


--VD1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] at FF_X3_Y4_N7
--register power-up is low

VD1_jdo[2] = DFFEAS(VD1L11, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--VD1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] at FF_X6_Y4_N37
--register power-up is low

VD1_jdo[5] = DFFEAS(VD1L17, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--TD1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4 at LABCELL_X4_Y4_N48
TD1L120 = ( VD1_jdo[5] & ( (((TD1_jtag_ram_rd_d1 & EE1_q_a[2])) # (TD1L117)) # (VD1_take_action_ocimem_b) ) ) # ( !VD1_jdo[5] & ( (!VD1_take_action_ocimem_b & (((TD1_jtag_ram_rd_d1 & EE1_q_a[2])) # (TD1L117))) ) );


--DD1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1] at FF_X9_Y4_N20
--register power-up is low

DD1_writedata[1] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , XB1L24,  ,  , VCC);


--TD1L164 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 at LABCELL_X7_Y4_N18
TD1L164 = (!TD1_jtag_ram_access & ((DD1_writedata[1]))) # (TD1_jtag_ram_access & (TD1_MonDReg[1]));


--VD1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr at FF_X4_Y3_N50
--register power-up is low

VD1_sync2_udr = DFFEAS( , GLOBAL(A1L23),  ,  ,  , YD4_dreg[0],  ,  , VCC);


--YD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] at FF_X4_Y3_N23
--register power-up is low

YD4_dreg[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , YD4_din_s1,  ,  , VCC);


--VD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 at LABCELL_X4_Y3_N51
VD1L76 = ( YD4_dreg[0] & ( !VD1_sync2_udr ) );


--WD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14 at LABCELL_X1_Y4_N45
WD1L62 = ( WD1_sr[37] & ( (Q1_state[4] & (H1_splitter_nodes_receive_1[3] & !N1_virtual_ir_scan_reg)) ) );


--WD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15 at LABCELL_X1_Y3_N18
WD1L54 = ( H1_splitter_nodes_receive_1[3] & ( !N1_virtual_ir_scan_reg & ( ((Q1_state[3] & (!N1_irf_reg[2][1] $ (!N1_irf_reg[2][0])))) # (Q1_state[4]) ) ) );


--WD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16 at LABCELL_X1_Y4_N42
WD1L63 = (Q1_state[4] & (H1_splitter_nodes_receive_1[3] & (!N1_virtual_ir_scan_reg & A1L6)));


--VD1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir at FF_X10_Y4_N50
--register power-up is low

VD1_sync2_uir = DFFEAS( , GLOBAL(A1L23),  ,  ,  , YD5_dreg[0],  ,  , VCC);


--YD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] at FF_X1_Y3_N23
--register power-up is low

YD5_dreg[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , YD5_din_s1,  ,  , VCC);


--VD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 at LABCELL_X10_Y4_N51
VD1L66 = ( YD5_dreg[0] & ( !VD1_sync2_uir ) );


--UD1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr at LABCELL_X4_Y3_N0
UD1_virtual_state_cdr = ( H1_splitter_nodes_receive_1[3] & ( (!N1_virtual_ir_scan_reg & Q1_state[3]) ) );


--WD1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 at FF_X1_Y4_N34
--register power-up is low

WD1_DRsize.100 = DFFEAS( , A1L5,  ,  , UD1_virtual_state_uir, WD1L5,  ,  , VCC);


--WD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17 at LABCELL_X1_Y4_N15
WD1L64 = ( WD1_sr[36] & ( (!UD1L3 & (((WD1L99)))) # (UD1L3 & (((!WD1_DRsize.100)) # (A1L6))) ) ) # ( !WD1_sr[36] & ( (!UD1L3 & (((WD1L99)))) # (UD1L3 & (A1L6 & ((WD1_DRsize.100)))) ) );


--VD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 at LABCELL_X7_Y4_N9
VD1L71 = ( !VD1_ir[0] & ( (VD1_enable_action_strobe & (!VD1_jdo[35] & !VD1_ir[1])) ) );


--TD1L144 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 at LABCELL_X7_Y4_N21
TD1L144 = ( VD1L71 & ( (!VD1_jdo[34] & ((TD1L2))) # (VD1_jdo[34] & (!VD1_jdo[17])) ) );


--TD1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 at LABCELL_X7_Y4_N3
TD1L146 = ( TD1L2 & ( (VD1L70 & ((VD1_jdo[35]) # (TD1_jtag_ram_wr))) ) ) # ( !TD1L2 & ( (TD1_jtag_ram_wr & (!VD1_jdo[35] & VD1L70)) ) );


--GE2_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X15_Y4_N22
--register power-up is low

GE2_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L23),  ,  ,  , GE2_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--AB1L11 is nios_system:u0|altera_reset_controller:rst_controller|always2~0 at LABCELL_X10_Y7_N18
AB1L11 = ( GE2_altera_reset_synchronizer_int_chain_out ) # ( !GE2_altera_reset_synchronizer_int_chain_out & ( !AB1_r_sync_rst_chain[2] ) );


--VD1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] at FF_X6_Y3_N29
--register power-up is low

VD1_jdo[29] = DFFEAS(VD1L51, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--VD1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] at FF_X6_Y3_N23
--register power-up is low

VD1_jdo[30] = DFFEAS(VD1L53, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--VD1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] at FF_X6_Y3_N35
--register power-up is low

VD1_jdo[31] = DFFEAS(VD1L55, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--VD1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] at FF_X10_Y4_N11
--register power-up is low

VD1_jdo[32] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[32],  ,  , VCC);


--VD1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] at FF_X6_Y3_N32
--register power-up is low

VD1_jdo[33] = DFFEAS(VD1L58, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--XB1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[32] at LABCELL_X10_Y7_N57
XB1_src_data[32] = ( XB1_saved_grant[0] & ( AD1_d_byteenable[0] ) ) # ( !XB1_saved_grant[0] & ( AD1_d_byteenable[0] & ( XB1_saved_grant[1] ) ) ) # ( XB1_saved_grant[0] & ( !AD1_d_byteenable[0] & ( XB1_saved_grant[1] ) ) ) # ( !XB1_saved_grant[0] & ( !AD1_d_byteenable[0] & ( XB1_saved_grant[1] ) ) );


--XB2L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~0 at LABCELL_X12_Y4_N27
XB2L24 = ( XB2_saved_grant[0] & ( AD1_d_writedata[16] ) );


--XB2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[38] at LABCELL_X13_Y5_N54
XB2_src_data[38] = (!XB2_saved_grant[0] & (XB2_saved_grant[1] & (AD1_F_pc[0]))) # (XB2_saved_grant[0] & (((XB2_saved_grant[1] & AD1_F_pc[0])) # (AD1_W_alu_result[2])));


--XB2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[39] at LABCELL_X13_Y5_N57
XB2_src_data[39] = ( AD1_F_pc[1] & ( ((XB2_saved_grant[0] & AD1_W_alu_result[3])) # (XB2_saved_grant[1]) ) ) # ( !AD1_F_pc[1] & ( (XB2_saved_grant[0] & AD1_W_alu_result[3]) ) );


--XB2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[40] at LABCELL_X13_Y5_N0
XB2_src_data[40] = ( AD1_F_pc[2] & ( ((XB2_saved_grant[0] & AD1_W_alu_result[4])) # (XB2_saved_grant[1]) ) ) # ( !AD1_F_pc[2] & ( (XB2_saved_grant[0] & AD1_W_alu_result[4]) ) );


--XB2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[41] at LABCELL_X13_Y5_N3
XB2_src_data[41] = ( AD1_W_alu_result[5] & ( ((XB2_saved_grant[1] & AD1_F_pc[3])) # (XB2_saved_grant[0]) ) ) # ( !AD1_W_alu_result[5] & ( (XB2_saved_grant[1] & AD1_F_pc[3]) ) );


--XB2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[42] at LABCELL_X13_Y5_N6
XB2_src_data[42] = ( AD1_W_alu_result[6] & ( ((XB2_saved_grant[1] & AD1_F_pc[4])) # (XB2_saved_grant[0]) ) ) # ( !AD1_W_alu_result[6] & ( (XB2_saved_grant[1] & AD1_F_pc[4]) ) );


--XB2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[43] at LABCELL_X13_Y5_N9
XB2_src_data[43] = ( AD1_F_pc[5] & ( ((XB2_saved_grant[0] & AD1_W_alu_result[7])) # (XB2_saved_grant[1]) ) ) # ( !AD1_F_pc[5] & ( (XB2_saved_grant[0] & AD1_W_alu_result[7]) ) );


--XB2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[44] at LABCELL_X19_Y8_N12
XB2_src_data[44] = ( AD1_W_alu_result[8] & ( ((AD1_F_pc[6] & XB2_saved_grant[1])) # (XB2_saved_grant[0]) ) ) # ( !AD1_W_alu_result[8] & ( (AD1_F_pc[6] & XB2_saved_grant[1]) ) );


--XB2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[45] at LABCELL_X11_Y5_N48
XB2_src_data[45] = ( AD1_F_pc[7] & ( XB2_saved_grant[0] & ( (AD1_W_alu_result[9]) # (XB2_saved_grant[1]) ) ) ) # ( !AD1_F_pc[7] & ( XB2_saved_grant[0] & ( AD1_W_alu_result[9] ) ) ) # ( AD1_F_pc[7] & ( !XB2_saved_grant[0] & ( XB2_saved_grant[1] ) ) );


--XB2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[46] at LABCELL_X19_Y8_N39
XB2_src_data[46] = ( AD1_W_alu_result[10] & ( ((XB2_saved_grant[1] & AD1_F_pc[8])) # (XB2_saved_grant[0]) ) ) # ( !AD1_W_alu_result[10] & ( (XB2_saved_grant[1] & AD1_F_pc[8]) ) );


--XB2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[47] at LABCELL_X12_Y4_N15
XB2_src_data[47] = ( XB2_saved_grant[1] & ( ((AD1_W_alu_result[11] & XB2_saved_grant[0])) # (AD1_F_pc[9]) ) ) # ( !XB2_saved_grant[1] & ( (AD1_W_alu_result[11] & XB2_saved_grant[0]) ) );


--LD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error at FF_X9_Y4_N11
--register power-up is low

LD1_monitor_error = DFFEAS(LD1L6, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--HD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 at LABCELL_X9_Y4_N15
HD1L8 = ( HD1_oci_ienable[0] & ( (HD1L2 & (!DD1_address[0] & LD1_monitor_error)) ) ) # ( !HD1_oci_ienable[0] & ( (HD1L2 & ((LD1_monitor_error) # (DD1_address[0]))) ) );


--key1_d3 is key1_d3 at FF_X23_Y2_N4
--register power-up is low

key1_d3 = DFFEAS(A1L101, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--Z1_read_mux_out is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out at MLABCELL_X15_Y3_N36
Z1_read_mux_out = ( key1_d3 & ( (!AD1_W_alu_result[2] & !AD1_W_alu_result[3]) ) );


--U1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0 at MLABCELL_X15_Y5_N12
U1L77 = ( !U1_av_waitrequest & ( (AD1_W_alu_result[2] & (AC1L35 & (V1L4 & FC1L7))) ) );


--U1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo at LABCELL_X18_Y5_N24
U1_wr_rfifo = ( !NB2L7Q & ( EB1L58Q ) );


--EB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0] at FF_X3_Y1_N49
--register power-up is low

EB1_wdata[0] = AMPP_FUNCTION(A1L5, A1L6, !N1_clr_reg, GND, EB1L108);


--QB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X15_Y1_N31
--register power-up is low

QB4_counter_reg_bit[0] = DFFEAS(QB4_counter_comb_bita0, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X15_Y1_N34
--register power-up is low

QB4_counter_reg_bit[1] = DFFEAS(QB4_counter_comb_bita1, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X15_Y1_N37
--register power-up is low

QB4_counter_reg_bit[2] = DFFEAS(QB4_counter_comb_bita2, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X15_Y1_N40
--register power-up is low

QB4_counter_reg_bit[3] = DFFEAS(QB4_counter_comb_bita3, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X15_Y1_N43
--register power-up is low

QB4_counter_reg_bit[4] = DFFEAS(QB4_counter_comb_bita4, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X15_Y1_N46
--register power-up is low

QB4_counter_reg_bit[5] = DFFEAS(QB4_counter_comb_bita5, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--QB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X15_Y1_N1
--register power-up is low

QB3_counter_reg_bit[0] = DFFEAS(QB3_counter_comb_bita0, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--QB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X15_Y1_N4
--register power-up is low

QB3_counter_reg_bit[1] = DFFEAS(QB3_counter_comb_bita1, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--QB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X15_Y1_N7
--register power-up is low

QB3_counter_reg_bit[2] = DFFEAS(QB3_counter_comb_bita2, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--QB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X15_Y1_N10
--register power-up is low

QB3_counter_reg_bit[3] = DFFEAS(QB3_counter_comb_bita3, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--QB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X15_Y1_N13
--register power-up is low

QB3_counter_reg_bit[4] = DFFEAS(QB3_counter_comb_bita4, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--QB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X15_Y1_N16
--register power-up is low

QB3_counter_reg_bit[5] = DFFEAS(QB3_counter_comb_bita5, GLOBAL(A1L23), !AB1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--U1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2 at LABCELL_X19_Y5_N21
U1L73 = ( FC1L7 & ( (AC1L35 & (!U1_av_waitrequest & U1L71)) ) );


--S1L2 is nios_system:u0|raminfr:inferred_ram|RAM~45 at MLABCELL_X8_Y2_N3
S1L2 = ( !AC2_wait_latency_counter[1] & ( !AC2_wait_latency_counter[0] & ( !AB1_r_sync_rst ) ) );


--S1L3 is nios_system:u0|raminfr:inferred_ram|RAM~46 at LABCELL_X9_Y2_N15
S1L3 = ( !ZB2_mem_used[1] & ( YB7L1 & ( (FC1L13 & (!FC1L14 & S1L2)) ) ) );


--MC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1 at LABCELL_X13_Y7_N45
MC1L31 = ( YB5_rp_valid & ( (!TC5L18 & !VB3L2) ) );


--AD1L946 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~0 at LABCELL_X18_Y7_N33
AD1L946 = ( FE1_q_a[0] & ( AD1L948 & ( (!AD1_av_ld_aligning_data & (((MC1L31)))) # (AD1_av_ld_aligning_data & (!AD1L702 & (AD1L876))) ) ) ) # ( !FE1_q_a[0] & ( AD1L948 & ( (AD1_av_ld_aligning_data & (!AD1L702 & AD1L876)) ) ) ) # ( FE1_q_a[0] & ( !AD1L948 & ( (!AD1_av_ld_aligning_data) # ((AD1L876) # (AD1L702)) ) ) ) # ( !FE1_q_a[0] & ( !AD1L948 & ( (!AD1_av_ld_aligning_data) # ((AD1L876) # (AD1L702)) ) ) );


--AD1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb at FF_X21_Y8_N34
--register power-up is low

AD1_E_invert_arith_src_msb = DFFEAS(AD1L348, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L864 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~14 at LABCELL_X13_Y10_N45
AD1L864 = ( AD1_W_alu_result[27] & ( AD1_R_ctrl_rd_ctl_reg & ( (AD1_R_ctrl_ld & AD1L977Q) ) ) ) # ( !AD1_W_alu_result[27] & ( AD1_R_ctrl_rd_ctl_reg & ( (AD1_R_ctrl_ld & AD1L977Q) ) ) ) # ( AD1_W_alu_result[27] & ( !AD1_R_ctrl_rd_ctl_reg & ( (!AD1_R_ctrl_ld & (!AD1_R_ctrl_br_cmp)) # (AD1_R_ctrl_ld & ((AD1L977Q))) ) ) ) # ( !AD1_W_alu_result[27] & ( !AD1_R_ctrl_rd_ctl_reg & ( (AD1_R_ctrl_ld & AD1L977Q) ) ) );


--AD1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0 at LABCELL_X13_Y9_N18
AD1L249 = ( AD1L573 ) # ( !AD1L573 & ( ((AD1L781) # (AD1L228)) # (AD1L579) ) );


--AD1L863 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~15 at LABCELL_X13_Y10_N24
AD1L863 = ( AD1_av_ld_byte3_data[2] & ( AD1_R_ctrl_ld ) ) # ( AD1_av_ld_byte3_data[2] & ( !AD1_R_ctrl_ld & ( (!AD1_R_ctrl_rd_ctl_reg & (AD1_W_alu_result[26] & !AD1_R_ctrl_br_cmp)) ) ) ) # ( !AD1_av_ld_byte3_data[2] & ( !AD1_R_ctrl_ld & ( (!AD1_R_ctrl_rd_ctl_reg & (AD1_W_alu_result[26] & !AD1_R_ctrl_br_cmp)) ) ) );


--AD1L862 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~16 at LABCELL_X19_Y9_N3
AD1L862 = ( AD1_av_ld_byte3_data[1] & ( AD1_W_alu_result[25] & ( ((!AD1_R_ctrl_rd_ctl_reg & !AD1_R_ctrl_br_cmp)) # (AD1_R_ctrl_ld) ) ) ) # ( !AD1_av_ld_byte3_data[1] & ( AD1_W_alu_result[25] & ( (!AD1_R_ctrl_rd_ctl_reg & (!AD1_R_ctrl_ld & !AD1_R_ctrl_br_cmp)) ) ) ) # ( AD1_av_ld_byte3_data[1] & ( !AD1_W_alu_result[25] & ( AD1_R_ctrl_ld ) ) );


--AD1L868 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~17 at LABCELL_X19_Y7_N36
AD1L868 = ( AD1_W_alu_result[31] & ( (!AD1_R_ctrl_ld & (!AD1_R_ctrl_rd_ctl_reg & (!AD1_R_ctrl_br_cmp))) # (AD1_R_ctrl_ld & (((AD1L982Q)))) ) ) # ( !AD1_W_alu_result[31] & ( (AD1_R_ctrl_ld & AD1L982Q) ) );


--AD1L867 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~18 at LABCELL_X13_Y9_N48
AD1L867 = ( AD1_R_ctrl_rd_ctl_reg & ( AD1_R_ctrl_br_cmp & ( (AD1_R_ctrl_ld & AD1_av_ld_byte3_data[6]) ) ) ) # ( !AD1_R_ctrl_rd_ctl_reg & ( AD1_R_ctrl_br_cmp & ( (AD1_R_ctrl_ld & AD1_av_ld_byte3_data[6]) ) ) ) # ( AD1_R_ctrl_rd_ctl_reg & ( !AD1_R_ctrl_br_cmp & ( (AD1_R_ctrl_ld & AD1_av_ld_byte3_data[6]) ) ) ) # ( !AD1_R_ctrl_rd_ctl_reg & ( !AD1_R_ctrl_br_cmp & ( (!AD1_R_ctrl_ld & (AD1_W_alu_result[30])) # (AD1_R_ctrl_ld & ((AD1_av_ld_byte3_data[6]))) ) ) );


--AD1L866 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~19 at LABCELL_X13_Y10_N57
AD1L866 = ( AD1_W_alu_result[29] & ( AD1_R_ctrl_rd_ctl_reg & ( (AD1_R_ctrl_ld & AD1_av_ld_byte3_data[5]) ) ) ) # ( !AD1_W_alu_result[29] & ( AD1_R_ctrl_rd_ctl_reg & ( (AD1_R_ctrl_ld & AD1_av_ld_byte3_data[5]) ) ) ) # ( AD1_W_alu_result[29] & ( !AD1_R_ctrl_rd_ctl_reg & ( (!AD1_R_ctrl_ld & (!AD1_R_ctrl_br_cmp)) # (AD1_R_ctrl_ld & ((AD1_av_ld_byte3_data[5]))) ) ) ) # ( !AD1_W_alu_result[29] & ( !AD1_R_ctrl_rd_ctl_reg & ( (AD1_R_ctrl_ld & AD1_av_ld_byte3_data[5]) ) ) );


--AD1L865 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~20 at LABCELL_X19_Y9_N9
AD1L865 = ( AD1_R_ctrl_ld & ( AD1_W_alu_result[28] & ( AD1_av_ld_byte3_data[4] ) ) ) # ( !AD1_R_ctrl_ld & ( AD1_W_alu_result[28] & ( (!AD1_R_ctrl_rd_ctl_reg & !AD1_R_ctrl_br_cmp) ) ) ) # ( AD1_R_ctrl_ld & ( !AD1_W_alu_result[28] & ( AD1_av_ld_byte3_data[4] ) ) );


--AD1L853 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~21 at LABCELL_X13_Y10_N51
AD1L853 = ( AD1_W_alu_result[16] & ( AD1_R_ctrl_rd_ctl_reg & ( (AD1_av_ld_byte2_data[0] & AD1_R_ctrl_ld) ) ) ) # ( !AD1_W_alu_result[16] & ( AD1_R_ctrl_rd_ctl_reg & ( (AD1_av_ld_byte2_data[0] & AD1_R_ctrl_ld) ) ) ) # ( AD1_W_alu_result[16] & ( !AD1_R_ctrl_rd_ctl_reg & ( (!AD1_R_ctrl_ld & (!AD1_R_ctrl_br_cmp)) # (AD1_R_ctrl_ld & ((AD1_av_ld_byte2_data[0]))) ) ) ) # ( !AD1_W_alu_result[16] & ( !AD1_R_ctrl_rd_ctl_reg & ( (AD1_av_ld_byte2_data[0] & AD1_R_ctrl_ld) ) ) );


--AD1L852 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~22 at LABCELL_X19_Y7_N39
AD1L852 = ( AD1_W_alu_result[15] & ( (!AD1_R_ctrl_ld & (!AD1_R_ctrl_rd_ctl_reg & ((!AD1_R_ctrl_br_cmp)))) # (AD1_R_ctrl_ld & (((AD1L905Q)))) ) ) # ( !AD1_W_alu_result[15] & ( (AD1_R_ctrl_ld & AD1L905Q) ) );


--AD1L855 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~23 at LABCELL_X19_Y7_N51
AD1L855 = ( AD1_R_ctrl_br_cmp & ( (AD1_R_ctrl_ld & AD1_av_ld_byte2_data[2]) ) ) # ( !AD1_R_ctrl_br_cmp & ( (!AD1_R_ctrl_ld & (!AD1_R_ctrl_rd_ctl_reg & (AD1_W_alu_result[18]))) # (AD1_R_ctrl_ld & (((AD1_av_ld_byte2_data[2])))) ) );


--AD1L854 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~24 at LABCELL_X13_Y10_N6
AD1L854 = ( AD1_W_alu_result[17] & ( AD1_av_ld_byte2_data[1] & ( ((!AD1_R_ctrl_rd_ctl_reg & !AD1_R_ctrl_br_cmp)) # (AD1_R_ctrl_ld) ) ) ) # ( !AD1_W_alu_result[17] & ( AD1_av_ld_byte2_data[1] & ( AD1_R_ctrl_ld ) ) ) # ( AD1_W_alu_result[17] & ( !AD1_av_ld_byte2_data[1] & ( (!AD1_R_ctrl_rd_ctl_reg & (!AD1_R_ctrl_ld & !AD1_R_ctrl_br_cmp)) ) ) );


--AD1L857 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~25 at LABCELL_X13_Y10_N12
AD1L857 = ( AD1_av_ld_byte2_data[4] & ( AD1_W_alu_result[20] & ( ((!AD1_R_ctrl_rd_ctl_reg & !AD1_R_ctrl_br_cmp)) # (AD1_R_ctrl_ld) ) ) ) # ( !AD1_av_ld_byte2_data[4] & ( AD1_W_alu_result[20] & ( (!AD1_R_ctrl_rd_ctl_reg & (!AD1_R_ctrl_ld & !AD1_R_ctrl_br_cmp)) ) ) ) # ( AD1_av_ld_byte2_data[4] & ( !AD1_W_alu_result[20] & ( AD1_R_ctrl_ld ) ) );


--AD1L856 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~26 at LABCELL_X13_Y10_N18
AD1L856 = ( AD1_W_alu_result[19] & ( AD1_av_ld_byte2_data[3] & ( ((!AD1_R_ctrl_rd_ctl_reg & !AD1_R_ctrl_br_cmp)) # (AD1_R_ctrl_ld) ) ) ) # ( !AD1_W_alu_result[19] & ( AD1_av_ld_byte2_data[3] & ( AD1_R_ctrl_ld ) ) ) # ( AD1_W_alu_result[19] & ( !AD1_av_ld_byte2_data[3] & ( (!AD1_R_ctrl_rd_ctl_reg & (!AD1_R_ctrl_ld & !AD1_R_ctrl_br_cmp)) ) ) );


--AD1L861 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~27 at LABCELL_X19_Y7_N30
AD1L861 = ( AD1_av_ld_byte3_data[0] & ( AD1_R_ctrl_br_cmp & ( AD1_R_ctrl_ld ) ) ) # ( AD1_av_ld_byte3_data[0] & ( !AD1_R_ctrl_br_cmp & ( ((AD1_W_alu_result[24] & !AD1_R_ctrl_rd_ctl_reg)) # (AD1_R_ctrl_ld) ) ) ) # ( !AD1_av_ld_byte3_data[0] & ( !AD1_R_ctrl_br_cmp & ( (AD1_W_alu_result[24] & (!AD1_R_ctrl_rd_ctl_reg & !AD1_R_ctrl_ld)) ) ) );


--AD1L860 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~28 at LABCELL_X13_Y10_N0
AD1L860 = ( AD1_W_alu_result[23] & ( AD1_R_ctrl_rd_ctl_reg & ( (AD1_av_ld_byte2_data[7] & AD1_R_ctrl_ld) ) ) ) # ( !AD1_W_alu_result[23] & ( AD1_R_ctrl_rd_ctl_reg & ( (AD1_av_ld_byte2_data[7] & AD1_R_ctrl_ld) ) ) ) # ( AD1_W_alu_result[23] & ( !AD1_R_ctrl_rd_ctl_reg & ( (!AD1_R_ctrl_ld & ((!AD1_R_ctrl_br_cmp))) # (AD1_R_ctrl_ld & (AD1_av_ld_byte2_data[7])) ) ) ) # ( !AD1_W_alu_result[23] & ( !AD1_R_ctrl_rd_ctl_reg & ( (AD1_av_ld_byte2_data[7] & AD1_R_ctrl_ld) ) ) );


--AD1L859 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~29 at LABCELL_X19_Y7_N24
AD1L859 = ( AD1_W_alu_result[22] & ( (!AD1_R_ctrl_ld & (!AD1_R_ctrl_rd_ctl_reg & ((!AD1_R_ctrl_br_cmp)))) # (AD1_R_ctrl_ld & (((AD1_av_ld_byte2_data[6])))) ) ) # ( !AD1_W_alu_result[22] & ( (AD1_R_ctrl_ld & AD1_av_ld_byte2_data[6]) ) );


--AD1L858 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~30 at LABCELL_X19_Y7_N27
AD1L858 = ( AD1_av_ld_byte2_data[5] & ( ((!AD1_R_ctrl_rd_ctl_reg & (AD1_W_alu_result[21] & !AD1_R_ctrl_br_cmp))) # (AD1_R_ctrl_ld) ) ) # ( !AD1_av_ld_byte2_data[5] & ( (!AD1_R_ctrl_ld & (!AD1_R_ctrl_rd_ctl_reg & (AD1_W_alu_result[21] & !AD1_R_ctrl_br_cmp))) ) );


--AD1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16 at LABCELL_X11_Y9_N54
AD1L603 = ( AD1_D_iw[16] & ( !AD1_D_iw[15] & ( (AD1_D_iw[12] & (!AD1_D_iw[11] & (AD1_D_iw[13] & AD1_D_iw[14]))) ) ) );


--AD1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl at MLABCELL_X15_Y8_N21
AD1_D_op_wrctl = ( AD1L572 & ( AD1L603 ) );


--HD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 at LABCELL_X9_Y4_N18
HD1L12 = ( HD1L1 & ( !DD1_address[2] & ( (DD1_debugaccess & (DD1_write & (!DD1_address[1] & DD1_address[0]))) ) ) );


--NB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X16_Y5_N55
--register power-up is low

NB1_b_full = DFFEAS(NB1L4, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X15_Y5_N40
--register power-up is low

RB1_counter_reg_bit[3] = DFFEAS(RB1_counter_comb_bita3, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X15_Y5_N31
--register power-up is low

RB1_counter_reg_bit[0] = DFFEAS(RB1_counter_comb_bita0, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X15_Y5_N37
--register power-up is low

RB1_counter_reg_bit[2] = DFFEAS(RB1_counter_comb_bita2, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X15_Y5_N34
--register power-up is low

RB1_counter_reg_bit[1] = DFFEAS(RB1_counter_comb_bita1, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--U1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0 at LABCELL_X16_Y5_N15
U1L57 = ( RB1_counter_reg_bit[0] & ( RB1_counter_reg_bit[3] ) ) # ( !RB1_counter_reg_bit[0] & ( (RB1_counter_reg_bit[3] & ((RB1_counter_reg_bit[1]) # (RB1_counter_reg_bit[2]))) ) );


--RB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X15_Y5_N46
--register power-up is low

RB1_counter_reg_bit[5] = DFFEAS(RB1_counter_comb_bita5, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X15_Y5_N43
--register power-up is low

RB1_counter_reg_bit[4] = DFFEAS(RB1_counter_comb_bita4, GLOBAL(A1L23), !AB1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--U1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1 at LABCELL_X16_Y5_N6
U1L58 = ( !U1L57 & ( (!RB1_counter_reg_bit[4] & (!RB1_counter_reg_bit[5] & !NB1_b_full)) ) );


--EB1L60Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 at FF_X7_Y3_N50
--register power-up is low

EB1L60Q = AMPP_FUNCTION(A1L23, EB1L59, !AB1_r_sync_rst);


--U1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0 at LABCELL_X18_Y5_N51
U1L81 = ( U1_read_0 & ( (NB2_b_non_empty & EB1L60Q) ) ) # ( !U1_read_0 & ( ((NB2_b_non_empty & EB1L60Q)) # (U1_pause_irq) ) );


--U1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0 at LABCELL_X19_Y5_N18
U1L59 = ( U1L22 & ( U1L18 ) ) # ( !U1L22 & ( (U1L18 & ((RB2_counter_reg_bit[0]) # (U1L26))) ) );


--U1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1 at LABCELL_X19_Y5_N54
U1L60 = ( !U1L6 & ( (!U1L14 & (!U1L2 & (!U1L59 & !U1L10))) ) );


--AD1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0 at LABCELL_X16_Y11_N15
AD1L238 = ( AD1L587 & ( AD1L572 ) ) # ( !AD1L587 & ( (AD1L243 & AD1L572) ) );


--AD1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt at LABCELL_X18_Y9_N51
AD1_R_ctrl_rot_right_nxt = (AD1L588 & AD1L572);


--AD1L470 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~17 at LABCELL_X18_Y9_N18
AD1L470 = ( AD1_E_shift_rot_result[30] & ( (!AD1_R_ctrl_shift_rot_right) # (AD1L394) ) ) # ( !AD1_E_shift_rot_result[30] & ( (AD1_R_ctrl_shift_rot_right & AD1L394) ) );


--HD1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] at FF_X9_Y4_N2
--register power-up is low

HD1_oci_ienable[31] = DFFEAS(HD1L7, GLOBAL(A1L23), !AB1_r_sync_rst,  , HD1L12,  ,  ,  ,  );


--HD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~1 at LABCELL_X9_Y4_N42
HD1L9 = ( HD1L2 & ( (HD1_oci_ienable[31] & DD1_address[0]) ) );


--XB2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~1 at LABCELL_X11_Y6_N48
XB2L25 = (XB2_saved_grant[0] & AD1_d_writedata[22]);


--VD1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] at FF_X7_Y4_N56
--register power-up is low

VD1_jdo[19] = DFFEAS(VD1L39, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--VD1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] at FF_X6_Y4_N32
--register power-up is low

VD1_jdo[18] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[18],  ,  , VCC);


--LD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 at MLABCELL_X8_Y6_N18
LD1L2 = ( LD1_break_on_reset & ( VD1_jdo[18] & ( VD1_jdo[19] ) ) ) # ( !LD1_break_on_reset & ( VD1_jdo[18] & ( VD1_jdo[19] ) ) ) # ( LD1_break_on_reset & ( !VD1_jdo[18] ) ) # ( !LD1_break_on_reset & ( !VD1_jdo[18] & ( VD1_jdo[19] ) ) );


--YD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 at FF_X8_Y6_N29
--register power-up is low

YD1_din_s1 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , AB1_r_sync_rst,  ,  , VCC);


--DD1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3] at FF_X9_Y4_N49
--register power-up is low

DD1_writedata[3] = DFFEAS(XB1L25, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--HD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 at LABCELL_X9_Y4_N54
HD1L11 = ( HD1L13 & ( DD1L100Q ) ) # ( !HD1L13 & ( HD1_oci_single_step_mode ) );


--XB2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~2 at LABCELL_X11_Y6_N51
XB2L26 = ( AD1_d_writedata[23] & ( XB2_saved_grant[0] ) );


--AD1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24] at FF_X12_Y8_N26
--register power-up is low

AD1_d_writedata[24] = DFFEAS(AD1L558, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~3 at LABCELL_X11_Y6_N18
XB2L27 = ( AD1_d_writedata[24] & ( XB2_saved_grant[0] ) );


--AD1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25] at FF_X12_Y8_N32
--register power-up is low

AD1_d_writedata[25] = DFFEAS(AD1L559, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~4 at LABCELL_X11_Y5_N39
XB2L28 = ( AD1_d_writedata[25] & ( XB2_saved_grant[0] ) );


--AD1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26] at FF_X12_Y8_N14
--register power-up is low

AD1_d_writedata[26] = DFFEAS(AD1L560, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~5 at LABCELL_X11_Y5_N21
XB2L29 = (XB2_saved_grant[0] & AD1_d_writedata[26]);


--GE1_altera_reset_synchronizer_int_chain_out is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X10_Y6_N13
--register power-up is low

GE1_altera_reset_synchronizer_int_chain_out = DFFEAS(GE1L7, GLOBAL(A1L23), !AB1L12,  ,  ,  ,  ,  ,  );


--AD1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27] at FF_X12_Y8_N8
--register power-up is low

AD1_d_writedata[27] = DFFEAS(AD1L561, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~6 at LABCELL_X11_Y5_N24
XB2L30 = ( AD1_d_writedata[27] & ( XB2_saved_grant[0] ) );


--AD1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28] at FF_X12_Y8_N38
--register power-up is low

AD1_d_writedata[28] = DFFEAS(AD1L562, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~7 at LABCELL_X11_Y6_N36
XB2L31 = ( AD1_d_writedata[28] & ( XB2_saved_grant[0] ) );


--AD1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29] at FF_X12_Y8_N20
--register power-up is low

AD1_d_writedata[29] = DFFEAS(AD1L563, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~8 at LABCELL_X11_Y5_N9
XB2L32 = ( AD1_d_writedata[29] & ( XB2_saved_grant[0] ) );


--AD1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30] at FF_X12_Y8_N23
--register power-up is low

AD1_d_writedata[30] = DFFEAS(AD1L564, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~9 at LABCELL_X11_Y6_N6
XB2L33 = (XB2_saved_grant[0] & AD1_d_writedata[30]);


--AD1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31] at FF_X12_Y8_N2
--register power-up is low

AD1_d_writedata[31] = DFFEAS(AD1L565, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~10 at LABCELL_X11_Y6_N9
XB2L34 = ( AD1_d_writedata[31] & ( XB2_saved_grant[0] ) );


--DD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0 at LABCELL_X9_Y4_N45
DD1L78 = ( HD1L2 & ( (!DD1_address[0] & ((LD1_monitor_ready))) # (DD1_address[0] & (HD1_oci_ienable[31])) ) );


--XB2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~11 at LABCELL_X11_Y6_N0
XB2L35 = (XB2_saved_grant[0] & AD1_d_writedata[17]);


--LD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go at FF_X9_Y4_N8
--register power-up is low

LD1_monitor_go = DFFEAS(LD1L9, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--DD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1 at LABCELL_X9_Y4_N12
DD1L79 = ( LD1_monitor_go & ( (HD1L2 & ((!DD1_address[0]) # (HD1_oci_ienable[31]))) ) ) # ( !LD1_monitor_go & ( (HD1L2 & (DD1_address[0] & HD1_oci_ienable[31])) ) );


--XB2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~12 at LABCELL_X11_Y5_N6
XB2L36 = ( AD1_d_writedata[18] & ( XB2_saved_grant[0] ) );


--DD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2 at LABCELL_X9_Y4_N51
DD1L80 = ( HD1L2 & ( (!DD1_address[0] & (HD1_oci_single_step_mode)) # (DD1_address[0] & ((HD1_oci_ienable[31]))) ) );


--XB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~13 at LABCELL_X11_Y6_N3
XB2L37 = ( AD1_d_writedata[19] & ( XB2_saved_grant[0] ) );


--XB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~14 at LABCELL_X11_Y6_N21
XB2L38 = ( AD1_d_writedata[20] & ( XB2_saved_grant[0] ) );


--XB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~15 at LABCELL_X12_Y4_N33
XB2L39 = (XB2_saved_grant[0] & AD1_d_writedata[21]);


--AD1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~18 at LABCELL_X18_Y10_N9
AD1L456 = (!AD1_R_ctrl_shift_rot_right & ((AD1_E_shift_rot_result[16]))) # (AD1_R_ctrl_shift_rot_right & (AD1_E_shift_rot_result[18]));


--U1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow at FF_X15_Y5_N25
--register power-up is low

U1_woverflow = DFFEAS(U1L91, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L964 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~1 at LABCELL_X13_Y7_N6
AD1L964 = ( AC4_av_readdata_pre[22] & ( AC1_av_readdata_pre[22] & ( (!VB2L1 & (!AC1_read_latency_shift_reg[0] & ((!AC2_av_readdata_pre[22]) # (!AC2_read_latency_shift_reg[0])))) ) ) ) # ( !AC4_av_readdata_pre[22] & ( AC1_av_readdata_pre[22] & ( (!AC1_read_latency_shift_reg[0] & ((!AC2_av_readdata_pre[22]) # (!AC2_read_latency_shift_reg[0]))) ) ) ) # ( AC4_av_readdata_pre[22] & ( !AC1_av_readdata_pre[22] & ( (!VB2L1 & ((!AC2_av_readdata_pre[22]) # (!AC2_read_latency_shift_reg[0]))) ) ) ) # ( !AC4_av_readdata_pre[22] & ( !AC1_av_readdata_pre[22] & ( (!AC2_av_readdata_pre[22]) # (!AC2_read_latency_shift_reg[0]) ) ) );


--AD1L965 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~2 at LABCELL_X17_Y7_N51
AD1L965 = ( AD1L876 & ( (!AD1L702) # (AD1_av_ld_byte3_data[6]) ) ) # ( !AD1L876 & ( (AD1L702 & AD1_av_ld_byte3_data[6]) ) );


--AD1L966 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~3 at LABCELL_X13_Y7_N27
AD1L966 = ( AD1L964 & ( (!AD1_av_ld_aligning_data & (MC1L31 & ((FE1_q_a[6])))) # (AD1_av_ld_aligning_data & (((AD1L965)))) ) ) # ( !AD1L964 & ( (!AD1_av_ld_aligning_data) # (AD1L965) ) );


--AD1L961 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~4 at LABCELL_X13_Y7_N30
AD1L961 = ( AC4_av_readdata_pre[21] & ( AC2_av_readdata_pre[21] & ( (!AC2_read_latency_shift_reg[0] & (!VB2L1 & ((!AC1_av_readdata_pre[21]) # (!AC1_read_latency_shift_reg[0])))) ) ) ) # ( !AC4_av_readdata_pre[21] & ( AC2_av_readdata_pre[21] & ( (!AC2_read_latency_shift_reg[0] & ((!AC1_av_readdata_pre[21]) # (!AC1_read_latency_shift_reg[0]))) ) ) ) # ( AC4_av_readdata_pre[21] & ( !AC2_av_readdata_pre[21] & ( (!VB2L1 & ((!AC1_av_readdata_pre[21]) # (!AC1_read_latency_shift_reg[0]))) ) ) ) # ( !AC4_av_readdata_pre[21] & ( !AC2_av_readdata_pre[21] & ( (!AC1_av_readdata_pre[21]) # (!AC1_read_latency_shift_reg[0]) ) ) );


--AD1L962 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~5 at LABCELL_X17_Y7_N39
AD1L962 = ( AD1L876 & ( (!AD1L702) # (AD1_av_ld_byte3_data[5]) ) ) # ( !AD1L876 & ( (AD1L702 & AD1_av_ld_byte3_data[5]) ) );


--AD1L963 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~6 at LABCELL_X13_Y7_N24
AD1L963 = ( AD1L961 & ( (!AD1_av_ld_aligning_data & (MC1L31 & ((FE1_q_a[5])))) # (AD1_av_ld_aligning_data & (((AD1L962)))) ) ) # ( !AD1L961 & ( (!AD1_av_ld_aligning_data) # (AD1L962) ) );


--AD1L958 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~7 at LABCELL_X16_Y7_N18
AD1L958 = ( AC4_av_readdata_pre[20] & ( AC2_av_readdata_pre[20] & ( (!VB2L1 & (!AC2_read_latency_shift_reg[0] & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[20])))) ) ) ) # ( !AC4_av_readdata_pre[20] & ( AC2_av_readdata_pre[20] & ( (!AC2_read_latency_shift_reg[0] & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[20]))) ) ) ) # ( AC4_av_readdata_pre[20] & ( !AC2_av_readdata_pre[20] & ( (!VB2L1 & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[20]))) ) ) ) # ( !AC4_av_readdata_pre[20] & ( !AC2_av_readdata_pre[20] & ( (!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[20]) ) ) );


--AD1L959 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~8 at LABCELL_X16_Y7_N9
AD1L959 = ( AD1L876 & ( (!AD1L702) # (AD1_av_ld_byte3_data[4]) ) ) # ( !AD1L876 & ( (AD1L702 & AD1_av_ld_byte3_data[4]) ) );


--AD1L960 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~9 at LABCELL_X16_Y7_N30
AD1L960 = ( FE1_q_a[4] & ( AD1L958 & ( (!AD1_av_ld_aligning_data & (MC1L31)) # (AD1_av_ld_aligning_data & ((AD1L959))) ) ) ) # ( !FE1_q_a[4] & ( AD1L958 & ( (AD1_av_ld_aligning_data & AD1L959) ) ) ) # ( FE1_q_a[4] & ( !AD1L958 & ( (!AD1_av_ld_aligning_data) # (AD1L959) ) ) ) # ( !FE1_q_a[4] & ( !AD1L958 & ( (!AD1_av_ld_aligning_data) # (AD1L959) ) ) );


--AD1L955 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~10 at LABCELL_X16_Y7_N12
AD1L955 = ( AC4_av_readdata_pre[19] & ( AC2_av_readdata_pre[19] & ( (!VB2L1 & (!AC2_read_latency_shift_reg[0] & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[19])))) ) ) ) # ( !AC4_av_readdata_pre[19] & ( AC2_av_readdata_pre[19] & ( (!AC2_read_latency_shift_reg[0] & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[19]))) ) ) ) # ( AC4_av_readdata_pre[19] & ( !AC2_av_readdata_pre[19] & ( (!VB2L1 & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[19]))) ) ) ) # ( !AC4_av_readdata_pre[19] & ( !AC2_av_readdata_pre[19] & ( (!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[19]) ) ) );


--AD1L956 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~11 at LABCELL_X17_Y7_N33
AD1L956 = ( AD1L876 & ( (!AD1L702) # (AD1_av_ld_byte3_data[3]) ) ) # ( !AD1L876 & ( (AD1_av_ld_byte3_data[3] & AD1L702) ) );


--AD1L957 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~12 at LABCELL_X17_Y7_N0
AD1L957 = ( FE1_q_a[3] & ( (!AD1_av_ld_aligning_data & ((!AD1L955) # ((MC1L31)))) # (AD1_av_ld_aligning_data & (((AD1L956)))) ) ) # ( !FE1_q_a[3] & ( (!AD1_av_ld_aligning_data & (!AD1L955)) # (AD1_av_ld_aligning_data & ((AD1L956))) ) );


--U1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac at FF_X16_Y3_N53
--register power-up is low

U1_ac = DFFEAS(U1L62, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L952 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~13 at LABCELL_X16_Y7_N54
AD1L952 = ( AD1L702 & ( AD1L954 & ( (MC1L31 & (!AD1_av_ld_aligning_data & FE1_q_a[2])) ) ) ) # ( !AD1L702 & ( AD1L954 & ( (!AD1_av_ld_aligning_data & (MC1L31 & ((FE1_q_a[2])))) # (AD1_av_ld_aligning_data & (((AD1L876)))) ) ) ) # ( AD1L702 & ( !AD1L954 ) ) # ( !AD1L702 & ( !AD1L954 & ( (!AD1_av_ld_aligning_data) # (AD1L876) ) ) );


--AD1L949 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~14 at LABCELL_X18_Y7_N30
AD1L949 = ( FE1_q_a[1] & ( AD1L951 & ( (!AD1_av_ld_aligning_data & (((MC1L31)))) # (AD1_av_ld_aligning_data & (!AD1L702 & ((AD1L876)))) ) ) ) # ( !FE1_q_a[1] & ( AD1L951 & ( (AD1_av_ld_aligning_data & (!AD1L702 & AD1L876)) ) ) ) # ( FE1_q_a[1] & ( !AD1L951 & ( (!AD1_av_ld_aligning_data) # ((AD1L876) # (AD1L702)) ) ) ) # ( !FE1_q_a[1] & ( !AD1L951 & ( (!AD1_av_ld_aligning_data) # ((AD1L876) # (AD1L702)) ) ) );


--WD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 at LABCELL_X1_Y4_N3
WD1L5 = (!N1_irf_reg[2][0] & !N1_irf_reg[2][1]);


--WD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18 at LABCELL_X2_Y4_N33
WD1L65 = ( WD1L5 & ( (!UD1L3 & ((LD1L7Q))) # (UD1L3 & (WD1_sr[35])) ) ) # ( !WD1L5 & ( (UD1L3 & WD1_sr[35]) ) );


--WD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~19 at LABCELL_X1_Y3_N12
WD1L30 = ( H1_splitter_nodes_receive_1[3] & ( !N1_virtual_ir_scan_reg & ( ((Q1_state[3] & ((!N1_irf_reg[2][1]) # (!N1_irf_reg[2][0])))) # (Q1_state[4]) ) ) );


--WD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20 at LABCELL_X2_Y4_N39
WD1L66 = ( JD1_break_readreg[16] & ( WD1_sr[18] & ( ((TD1_MonDReg[16]) # (UD1L3)) # (N1_irf_reg[2][1]) ) ) ) # ( !JD1_break_readreg[16] & ( WD1_sr[18] & ( ((!N1_irf_reg[2][1] & TD1_MonDReg[16])) # (UD1L3) ) ) ) # ( JD1_break_readreg[16] & ( !WD1_sr[18] & ( (!UD1L3 & ((TD1_MonDReg[16]) # (N1_irf_reg[2][1]))) ) ) ) # ( !JD1_break_readreg[16] & ( !WD1_sr[18] & ( (!N1_irf_reg[2][1] & (!UD1L3 & TD1_MonDReg[16])) ) ) );


--WD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~21 at LABCELL_X1_Y4_N36
WD1L31 = ( N1_virtual_ir_scan_reg & ( (N1_irf_reg[2][0] & !N1_irf_reg[2][1]) ) ) # ( !N1_virtual_ir_scan_reg & ( (N1_irf_reg[2][0] & (!N1_irf_reg[2][1] & ((!Q1_state[4]) # (!H1_splitter_nodes_receive_1[3])))) ) );


--TC5_p1_burst_uncompress_address_offset[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|p1_burst_uncompress_address_offset[0] at LABCELL_X17_Y4_N12
TC5_p1_burst_uncompress_address_offset[0] = ( ZB5_mem[0][42] & ( TC5L6 ) );


--EB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1] at FF_X3_Y1_N46
--register power-up is low

EB1_wdata[1] = AMPP_FUNCTION(A1L5, EB1_td_shift[5], !N1_clr_reg, GND, EB1L93);


--EB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2] at FF_X3_Y1_N1
--register power-up is low

EB1_wdata[2] = AMPP_FUNCTION(A1L5, EB1_td_shift[6], !N1_clr_reg, GND, EB1L93);


--EB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3] at FF_X3_Y1_N4
--register power-up is low

EB1_wdata[3] = AMPP_FUNCTION(A1L5, EB1L96, !N1_clr_reg, EB1L93);


--EB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4] at FF_X3_Y1_N55
--register power-up is low

EB1_wdata[4] = AMPP_FUNCTION(A1L5, EB1L98, !N1_clr_reg, EB1L93);


--EB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5] at FF_X3_Y1_N16
--register power-up is low

EB1_wdata[5] = AMPP_FUNCTION(A1L5, EB1L100, !N1_clr_reg, EB1L93);


--EB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6] at FF_X3_Y1_N13
--register power-up is low

EB1_wdata[6] = AMPP_FUNCTION(A1L5, EB1_td_shift[10], !N1_clr_reg, GND, EB1L93);


--EB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7] at FF_X3_Y1_N43
--register power-up is low

EB1_wdata[7] = AMPP_FUNCTION(A1L5, A1L6, !N1_clr_reg, GND, EB1L93);


--U1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid at FF_X19_Y5_N58
--register power-up is low

U1_rvalid = DFFEAS(U1L86, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0 at MLABCELL_X15_Y5_N21
U1L75 = ( U1L67 & ( (!NB1_b_full & (!AD1_W_alu_result[2] & V1L4)) ) );


--NB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X16_Y5_N12
NB1L6 = (!RB1_counter_reg_bit[2] & (!RB1_counter_reg_bit[1] & (!RB1_counter_reg_bit[5] & !RB1_counter_reg_bit[4])));


--NB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1 at LABCELL_X16_Y5_N21
NB1L7 = ( RB1_counter_reg_bit[0] & ( (!RB1_counter_reg_bit[3] & (NB1L6 & U1L83)) ) );


--NB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2 at MLABCELL_X15_Y5_N18
NB1L8 = ( NB1L7 & ( (U1_fifo_wr) # (NB1_b_full) ) ) # ( !NB1L7 & ( ((NB1_b_non_empty) # (U1_fifo_wr)) # (NB1_b_full) ) );


--NB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X16_Y5_N9
NB2L1 = (!RB2_counter_reg_bit[4] & (!U1_wr_rfifo & !RB2_counter_reg_bit[5]));


--NB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1 at LABCELL_X16_Y5_N3
NB2L2 = ( NB2L1 & ( (!RB2_counter_reg_bit[3] & (!RB2_counter_reg_bit[2] & (!RB2_counter_reg_bit[1] & RB2_counter_reg_bit[0]))) ) );


--NB2L9 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X18_Y5_N21
NB2L9 = ( NB2_b_non_empty & ( NB2L7Q ) ) # ( !NB2_b_non_empty & ( NB2L7Q ) ) # ( NB2_b_non_empty & ( !NB2L7Q & ( (!NB2L2) # (!U1L72) ) ) ) # ( !NB2_b_non_empty & ( !NB2L7Q & ( EB1L58Q ) ) );


--NB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2 at LABCELL_X19_Y5_N24
NB2L3 = ( U1L71 & ( U1_wr_rfifo & ( (!FC1L7) # ((!AC1L35) # ((!NB2L10Q) # (U1_av_waitrequest))) ) ) ) # ( !U1L71 & ( U1_wr_rfifo ) ) # ( U1L71 & ( !U1_wr_rfifo & ( (FC1L7 & (AC1L35 & (NB2L10Q & !U1_av_waitrequest))) ) ) );


--EB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1 at FF_X7_Y3_N23
--register power-up is low

EB1_write1 = AMPP_FUNCTION(A1L23, EB1_write, !AB1_r_sync_rst, GND);


--EB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2 at FF_X7_Y3_N25
--register power-up is low

EB1_write2 = AMPP_FUNCTION(A1L23, EB1_write1, !AB1_r_sync_rst, GND);


--EB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0 at LABCELL_X7_Y3_N24
EB1L3 = AMPP_FUNCTION(!EB1_write2, !EB1_write1);


--EB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid at FF_X3_Y1_N28
--register power-up is low

EB1_write_valid = AMPP_FUNCTION(A1L5, EB1_td_shift[10], !N1_clr_reg, GND, EB1L108);


--EB1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0 at LABCELL_X7_Y3_N18
EB1L57 = AMPP_FUNCTION(!U1_t_dav, !EB1_write_valid, !EB1_rst2, !EB1_write_stalled, !EB1L58Q, !EB1L3);


--EB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5] at FF_X1_Y3_N56
--register power-up is low

EB1_td_shift[5] = AMPP_FUNCTION(A1L5, EB1L84, !N1_clr_reg, EB1L65);


--EB1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8 at LABCELL_X1_Y3_N42
EB1L83 = AMPP_FUNCTION(!EB1_count[9], !Q1_state[4], !EB1_rdata[2], !EB1L79, !EB1_td_shift[5]);


--WD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22 at LABCELL_X2_Y4_N57
WD1L67 = ( UD1L3 & ( TD1_MonDReg[24] & ( WD1_sr[26] ) ) ) # ( !UD1L3 & ( TD1_MonDReg[24] & ( (!N1_irf_reg[2][1]) # (JD1_break_readreg[24]) ) ) ) # ( UD1L3 & ( !TD1_MonDReg[24] & ( WD1_sr[26] ) ) ) # ( !UD1L3 & ( !TD1_MonDReg[24] & ( (N1_irf_reg[2][1] & JD1_break_readreg[24]) ) ) );


--WD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23 at MLABCELL_X3_Y4_N27
WD1L68 = ( WD1_sr[6] & ( ((!N1_irf_reg[2][1] & (TD1_MonDReg[4])) # (N1_irf_reg[2][1] & ((JD1_break_readreg[4])))) # (UD1L3) ) ) # ( !WD1_sr[6] & ( (!UD1L3 & ((!N1_irf_reg[2][1] & (TD1_MonDReg[4])) # (N1_irf_reg[2][1] & ((JD1_break_readreg[4]))))) ) );


--VD1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] at FF_X3_Y4_N37
--register power-up is low

VD1_jdo[6] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[6],  ,  , VCC);


--TD1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5 at LABCELL_X4_Y4_N51
TD1L121 = ( VD1_jdo[6] & ( (((TD1_jtag_ram_rd_d1 & EE1_q_a[3])) # (TD1L117)) # (VD1_take_action_ocimem_b) ) ) # ( !VD1_jdo[6] & ( (!VD1_take_action_ocimem_b & (((TD1_jtag_ram_rd_d1 & EE1_q_a[3])) # (TD1L117))) ) );


--DD1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2] at FF_X11_Y5_N4
--register power-up is low

DD1_writedata[2] = DFFEAS(XB1L26, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L165 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 at LABCELL_X7_Y4_N15
TD1L165 = ( TD1_jtag_ram_access & ( TD1L56Q ) ) # ( !TD1_jtag_ram_access & ( DD1_writedata[2] ) );


--XB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~2 at LABCELL_X9_Y4_N30
XB1L24 = ( AD1_d_writedata[1] & ( XB1_saved_grant[0] ) );


--YD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 at FF_X4_Y3_N20
--register power-up is low

YD4_din_s1 = DFFEAS(UD1L4, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--YD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 at FF_X1_Y3_N16
--register power-up is low

YD5_din_s1 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , UD1_virtual_state_uir,  ,  , VCC);


--WD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24 at MLABCELL_X6_Y3_N0
WD1L69 = ( JD1_break_readreg[25] & ( UD1L3 & ( WD1_sr[27] ) ) ) # ( !JD1_break_readreg[25] & ( UD1L3 & ( WD1_sr[27] ) ) ) # ( JD1_break_readreg[25] & ( !UD1L3 & ( (N1_irf_reg[2][1]) # (TD1_MonDReg[25]) ) ) ) # ( !JD1_break_readreg[25] & ( !UD1L3 & ( (TD1_MonDReg[25] & !N1_irf_reg[2][1]) ) ) );


--WD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25 at MLABCELL_X6_Y3_N6
WD1L70 = ( WD1_sr[29] & ( ((!N1_irf_reg[2][1] & ((TD1_MonDReg[27]))) # (N1_irf_reg[2][1] & (JD1_break_readreg[27]))) # (UD1L3) ) ) # ( !WD1_sr[29] & ( (!UD1L3 & ((!N1_irf_reg[2][1] & ((TD1_MonDReg[27]))) # (N1_irf_reg[2][1] & (JD1_break_readreg[27])))) ) );


--WD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26 at MLABCELL_X6_Y3_N51
WD1L71 = ( JD1_break_readreg[26] & ( UD1L3 & ( WD1_sr[28] ) ) ) # ( !JD1_break_readreg[26] & ( UD1L3 & ( WD1_sr[28] ) ) ) # ( JD1_break_readreg[26] & ( !UD1L3 & ( (N1_irf_reg[2][1]) # (TD1_MonDReg[26]) ) ) ) # ( !JD1_break_readreg[26] & ( !UD1L3 & ( (TD1_MonDReg[26] & !N1_irf_reg[2][1]) ) ) );


--GE2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X9_Y2_N19
--register power-up is low

GE2_altera_reset_synchronizer_int_chain[0] = DFFEAS(GE2L3, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WD1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] at FF_X1_Y4_N8
--register power-up is low

WD1_sr[31] = DFFEAS( , A1L5,  ,  ,  , WD1L80,  ,  , VCC);


--WD1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] at FF_X2_Y4_N44
--register power-up is low

WD1_sr[33] = DFFEAS(WD1L82, A1L5,  ,  , WD1L30,  ,  ,  ,  );


--AD1L557 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0 at LABCELL_X17_Y8_N57
AD1L557 = ( AD1L229 & ( AD1_D_iw[4] ) ) # ( !AD1L229 & ( (!AD1L231) # (AD1_D_iw[4]) ) );


--LD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 at LABCELL_X9_Y4_N9
LD1L6 = ( VD1_jdo[25] & ( (!VD1_take_action_ocimem_a & (((HD1L13 & DD1_writedata[1])) # (LD1_monitor_error))) ) ) # ( !VD1_jdo[25] & ( ((HD1L13 & DD1_writedata[1])) # (LD1_monitor_error) ) );


--key1_d2 is key1_d2 at FF_X28_Y2_N49
--register power-up is low

key1_d2 = DFFEAS(A1L99, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2 at LABCELL_X17_Y7_N24
MC1L32 = ( AC4_av_readdata_pre[24] & ( AC2_av_readdata_pre[24] & ( (((FE1_q_a[8] & MC1L31)) # (VB2L1)) # (AC2_read_latency_shift_reg[0]) ) ) ) # ( !AC4_av_readdata_pre[24] & ( AC2_av_readdata_pre[24] & ( ((FE1_q_a[8] & MC1L31)) # (AC2_read_latency_shift_reg[0]) ) ) ) # ( AC4_av_readdata_pre[24] & ( !AC2_av_readdata_pre[24] & ( ((FE1_q_a[8] & MC1L31)) # (VB2L1) ) ) ) # ( !AC4_av_readdata_pre[24] & ( !AC2_av_readdata_pre[24] & ( (FE1_q_a[8] & MC1L31) ) ) );


--AD1L347 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0 at LABCELL_X13_Y8_N6
AD1L347 = ( AD1L589 & ( (!AD1L574 & (!AD1L572 & !AD1L575)) ) ) # ( !AD1L589 & ( (!AD1L574 & (!AD1L575 & ((!AD1L572) # (!AD1L591)))) ) );


--AD1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1 at MLABCELL_X21_Y8_N33
AD1L348 = ( AD1L347 & ( (AD1_R_valid & ((AD1L586) # (AD1L580))) ) ) # ( !AD1L347 & ( AD1_R_valid ) );


--MC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3 at LABCELL_X17_Y7_N6
MC1L33 = ( MC1L31 & ( AC4_av_readdata_pre[27] & ( (((AC2_read_latency_shift_reg[0] & AC2_av_readdata_pre[27])) # (FE1_q_a[11])) # (VB2L1) ) ) ) # ( !MC1L31 & ( AC4_av_readdata_pre[27] & ( ((AC2_read_latency_shift_reg[0] & AC2_av_readdata_pre[27])) # (VB2L1) ) ) ) # ( MC1L31 & ( !AC4_av_readdata_pre[27] & ( ((AC2_read_latency_shift_reg[0] & AC2_av_readdata_pre[27])) # (FE1_q_a[11]) ) ) ) # ( !MC1L31 & ( !AC4_av_readdata_pre[27] & ( (AC2_read_latency_shift_reg[0] & AC2_av_readdata_pre[27]) ) ) );


--AD1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~16 at MLABCELL_X15_Y11_N3
AD1L332 = ( AD1L134 & ( (!AD1_R_ctrl_shift_rot & (((!AD1_R_ctrl_logic)) # (AD1L376))) # (AD1_R_ctrl_shift_rot & (((AD1L434Q)))) ) ) # ( !AD1L134 & ( (!AD1_R_ctrl_shift_rot & (AD1L376 & ((AD1_R_ctrl_logic)))) # (AD1_R_ctrl_shift_rot & (((AD1L434Q)))) ) );


--MC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4 at LABCELL_X17_Y7_N3
MC1L34 = ( AC2_av_readdata_pre[26] & ( (!MC1L30 & !AC2_read_latency_shift_reg[0]) ) ) # ( !AC2_av_readdata_pre[26] & ( !MC1L30 ) );


--MC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5 at LABCELL_X17_Y7_N36
MC1L35 = ( VB2L1 & ( ((!MC1L34) # ((FE1_q_a[10] & MC1L31))) # (AC4_av_readdata_pre[26]) ) ) # ( !VB2L1 & ( (!MC1L34) # ((FE1_q_a[10] & MC1L31)) ) );


--AD1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~17 at MLABCELL_X15_Y11_N45
AD1L331 = ( AD1L375 & ( AD1L432Q & ( ((AD1_R_ctrl_logic) # (AD1L138)) # (AD1_R_ctrl_shift_rot) ) ) ) # ( !AD1L375 & ( AD1L432Q & ( ((AD1L138 & !AD1_R_ctrl_logic)) # (AD1_R_ctrl_shift_rot) ) ) ) # ( AD1L375 & ( !AD1L432Q & ( (!AD1_R_ctrl_shift_rot & ((AD1_R_ctrl_logic) # (AD1L138))) ) ) ) # ( !AD1L375 & ( !AD1L432Q & ( (!AD1_R_ctrl_shift_rot & (AD1L138 & !AD1_R_ctrl_logic)) ) ) );


--MC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6 at MLABCELL_X21_Y6_N21
MC1L36 = ( AC2_read_latency_shift_reg[0] & ( ((AC3_av_readdata_pre[25] & AC3_read_latency_shift_reg[0])) # (AC2_av_readdata_pre[25]) ) ) # ( !AC2_read_latency_shift_reg[0] & ( (AC3_av_readdata_pre[25] & AC3_read_latency_shift_reg[0]) ) );


--MC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7 at LABCELL_X17_Y7_N18
MC1L37 = ( MC1L31 & ( MC1L36 ) ) # ( !MC1L31 & ( MC1L36 ) ) # ( MC1L31 & ( !MC1L36 & ( ((VB2L1 & AC4_av_readdata_pre[25])) # (FE1_q_a[9]) ) ) ) # ( !MC1L31 & ( !MC1L36 & ( (VB2L1 & AC4_av_readdata_pre[25]) ) ) );


--AD1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~18 at LABCELL_X16_Y9_N12
AD1L330 = ( AD1L374 & ( (!AD1_R_ctrl_shift_rot & (((AD1L142)) # (AD1_R_ctrl_logic))) # (AD1_R_ctrl_shift_rot & (((AD1_E_shift_rot_result[25])))) ) ) # ( !AD1L374 & ( (!AD1_R_ctrl_shift_rot & (!AD1_R_ctrl_logic & (AD1L142))) # (AD1_R_ctrl_shift_rot & (((AD1_E_shift_rot_result[25])))) ) );


--MC1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8 at LABCELL_X16_Y7_N0
MC1L38 = ( FE1_q_a[15] & ( AC4_av_readdata_pre[31] & ( (((AC2_read_latency_shift_reg[0] & AC2_av_readdata_pre[31])) # (VB2L1)) # (MC1L31) ) ) ) # ( !FE1_q_a[15] & ( AC4_av_readdata_pre[31] & ( ((AC2_read_latency_shift_reg[0] & AC2_av_readdata_pre[31])) # (VB2L1) ) ) ) # ( FE1_q_a[15] & ( !AC4_av_readdata_pre[31] & ( ((AC2_read_latency_shift_reg[0] & AC2_av_readdata_pre[31])) # (MC1L31) ) ) ) # ( !FE1_q_a[15] & ( !AC4_av_readdata_pre[31] & ( (AC2_read_latency_shift_reg[0] & AC2_av_readdata_pre[31]) ) ) );


--AD1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~19 at LABCELL_X16_Y9_N45
AD1L336 = ( AD1_R_ctrl_logic & ( AD1L380 & ( (!AD1_R_ctrl_shift_rot) # (AD1_E_shift_rot_result[31]) ) ) ) # ( !AD1_R_ctrl_logic & ( AD1L380 & ( (!AD1_R_ctrl_shift_rot & ((AD1L122))) # (AD1_R_ctrl_shift_rot & (AD1_E_shift_rot_result[31])) ) ) ) # ( AD1_R_ctrl_logic & ( !AD1L380 & ( (AD1_R_ctrl_shift_rot & AD1_E_shift_rot_result[31]) ) ) ) # ( !AD1_R_ctrl_logic & ( !AD1L380 & ( (!AD1_R_ctrl_shift_rot & ((AD1L122))) # (AD1_R_ctrl_shift_rot & (AD1_E_shift_rot_result[31])) ) ) );


--MC1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9 at LABCELL_X17_Y7_N57
MC1L39 = (!MC1L30 & ((!AC2_read_latency_shift_reg[0]) # (!AC2_av_readdata_pre[30])));


--MC1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10 at LABCELL_X17_Y7_N48
MC1L40 = ( VB2L1 & ( ((!MC1L39) # ((MC1L31 & FE1_q_a[14]))) # (AC4_av_readdata_pre[30]) ) ) # ( !VB2L1 & ( (!MC1L39) # ((MC1L31 & FE1_q_a[14])) ) );


--AD1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~20 at LABCELL_X16_Y9_N39
AD1L335 = ( AD1_E_shift_rot_result[30] & ( AD1L379 & ( ((AD1_R_ctrl_logic) # (AD1L126)) # (AD1_R_ctrl_shift_rot) ) ) ) # ( !AD1_E_shift_rot_result[30] & ( AD1L379 & ( (!AD1_R_ctrl_shift_rot & ((AD1_R_ctrl_logic) # (AD1L126))) ) ) ) # ( AD1_E_shift_rot_result[30] & ( !AD1L379 & ( ((AD1L126 & !AD1_R_ctrl_logic)) # (AD1_R_ctrl_shift_rot) ) ) ) # ( !AD1_E_shift_rot_result[30] & ( !AD1L379 & ( (!AD1_R_ctrl_shift_rot & (AD1L126 & !AD1_R_ctrl_logic)) ) ) );


--MC1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11 at LABCELL_X17_Y7_N54
MC1L41 = ( AC2_av_readdata_pre[29] & ( (!AC2_read_latency_shift_reg[0] & !MC1L30) ) ) # ( !AC2_av_readdata_pre[29] & ( !MC1L30 ) );


--MC1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~12 at LABCELL_X17_Y7_N30
MC1L42 = ( VB2L1 & ( (!MC1L41) # (((MC1L31 & FE1_q_a[13])) # (AC4L34Q)) ) ) # ( !VB2L1 & ( (!MC1L41) # ((MC1L31 & FE1_q_a[13])) ) );


--AD1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~21 at LABCELL_X16_Y9_N18
AD1L334 = ( AD1_E_shift_rot_result[29] & ( ((!AD1_R_ctrl_logic & (AD1L130)) # (AD1_R_ctrl_logic & ((AD1L378)))) # (AD1_R_ctrl_shift_rot) ) ) # ( !AD1_E_shift_rot_result[29] & ( (!AD1_R_ctrl_shift_rot & ((!AD1_R_ctrl_logic & (AD1L130)) # (AD1_R_ctrl_logic & ((AD1L378))))) ) );


--MC1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13 at LABCELL_X16_Y6_N54
MC1L43 = ( AC2_av_readdata_pre[28] & ( AC3_av_readdata_pre[28] & ( (AC3_read_latency_shift_reg[0]) # (AC2_read_latency_shift_reg[0]) ) ) ) # ( !AC2_av_readdata_pre[28] & ( AC3_av_readdata_pre[28] & ( AC3_read_latency_shift_reg[0] ) ) ) # ( AC2_av_readdata_pre[28] & ( !AC3_av_readdata_pre[28] & ( AC2_read_latency_shift_reg[0] ) ) );


--MC1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14 at LABCELL_X16_Y7_N6
MC1L44 = ( AC4_av_readdata_pre[28] & ( (((MC1L31 & FE1_q_a[12])) # (VB2L1)) # (MC1L43) ) ) # ( !AC4_av_readdata_pre[28] & ( ((MC1L31 & FE1_q_a[12])) # (MC1L43) ) );


--AD1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~22 at LABCELL_X16_Y9_N48
AD1L333 = ( AD1_R_ctrl_logic & ( AD1_R_ctrl_shift_rot & ( AD1_E_shift_rot_result[28] ) ) ) # ( !AD1_R_ctrl_logic & ( AD1_R_ctrl_shift_rot & ( AD1_E_shift_rot_result[28] ) ) ) # ( AD1_R_ctrl_logic & ( !AD1_R_ctrl_shift_rot & ( AD1L377 ) ) ) # ( !AD1_R_ctrl_logic & ( !AD1_R_ctrl_shift_rot & ( AD1L146 ) ) );


--AD1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~23 at MLABCELL_X15_Y11_N39
AD1L321 = ( AD1L150 & ( AD1_R_ctrl_logic & ( (!AD1_R_ctrl_shift_rot & (AD1L365)) # (AD1_R_ctrl_shift_rot & ((AD1_E_shift_rot_result[16]))) ) ) ) # ( !AD1L150 & ( AD1_R_ctrl_logic & ( (!AD1_R_ctrl_shift_rot & (AD1L365)) # (AD1_R_ctrl_shift_rot & ((AD1_E_shift_rot_result[16]))) ) ) ) # ( AD1L150 & ( !AD1_R_ctrl_logic & ( (!AD1_R_ctrl_shift_rot) # (AD1_E_shift_rot_result[16]) ) ) ) # ( !AD1L150 & ( !AD1_R_ctrl_logic & ( (AD1_R_ctrl_shift_rot & AD1_E_shift_rot_result[16]) ) ) );


--AD1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~24 at MLABCELL_X15_Y11_N30
AD1L320 = ( AD1L154 & ( (!AD1_R_ctrl_shift_rot & ((!AD1_R_ctrl_logic) # ((AD1L364)))) # (AD1_R_ctrl_shift_rot & (((AD1_E_shift_rot_result[15])))) ) ) # ( !AD1L154 & ( (!AD1_R_ctrl_shift_rot & (AD1_R_ctrl_logic & (AD1L364))) # (AD1_R_ctrl_shift_rot & (((AD1_E_shift_rot_result[15])))) ) );


--AD1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~25 at MLABCELL_X15_Y11_N24
AD1L323 = ( AD1L158 & ( AD1_R_ctrl_logic & ( (!AD1_R_ctrl_shift_rot & (AD1L367)) # (AD1_R_ctrl_shift_rot & ((AD1L420Q))) ) ) ) # ( !AD1L158 & ( AD1_R_ctrl_logic & ( (!AD1_R_ctrl_shift_rot & (AD1L367)) # (AD1_R_ctrl_shift_rot & ((AD1L420Q))) ) ) ) # ( AD1L158 & ( !AD1_R_ctrl_logic & ( (!AD1_R_ctrl_shift_rot) # (AD1L420Q) ) ) ) # ( !AD1L158 & ( !AD1_R_ctrl_logic & ( (AD1L420Q & AD1_R_ctrl_shift_rot) ) ) );


--AD1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~26 at MLABCELL_X15_Y11_N33
AD1L322 = ( AD1L162 & ( (!AD1_R_ctrl_shift_rot & ((!AD1_R_ctrl_logic) # ((AD1L366)))) # (AD1_R_ctrl_shift_rot & (((AD1_E_shift_rot_result[17])))) ) ) # ( !AD1L162 & ( (!AD1_R_ctrl_shift_rot & (AD1_R_ctrl_logic & (AD1L366))) # (AD1_R_ctrl_shift_rot & (((AD1_E_shift_rot_result[17])))) ) );


--AD1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~27 at MLABCELL_X15_Y11_N6
AD1L325 = ( AD1L423Q & ( AD1_R_ctrl_shift_rot ) ) # ( AD1L423Q & ( !AD1_R_ctrl_shift_rot & ( (!AD1_R_ctrl_logic & ((AD1L166))) # (AD1_R_ctrl_logic & (AD1L369)) ) ) ) # ( !AD1L423Q & ( !AD1_R_ctrl_shift_rot & ( (!AD1_R_ctrl_logic & ((AD1L166))) # (AD1_R_ctrl_logic & (AD1L369)) ) ) );


--AD1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~28 at MLABCELL_X15_Y11_N48
AD1L324 = ( AD1_E_shift_rot_result[19] & ( ((!AD1_R_ctrl_logic & ((AD1L170))) # (AD1_R_ctrl_logic & (AD1L368))) # (AD1_R_ctrl_shift_rot) ) ) # ( !AD1_E_shift_rot_result[19] & ( (!AD1_R_ctrl_shift_rot & ((!AD1_R_ctrl_logic & ((AD1L170))) # (AD1_R_ctrl_logic & (AD1L368)))) ) );


--AD1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~29 at LABCELL_X16_Y9_N9
AD1L329 = ( AD1L373 & ( (!AD1_R_ctrl_shift_rot & (((AD1L174)) # (AD1_R_ctrl_logic))) # (AD1_R_ctrl_shift_rot & (((AD1L429Q)))) ) ) # ( !AD1L373 & ( (!AD1_R_ctrl_shift_rot & (!AD1_R_ctrl_logic & ((AD1L174)))) # (AD1_R_ctrl_shift_rot & (((AD1L429Q)))) ) );


--AD1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~30 at LABCELL_X19_Y10_N0
AD1L328 = ( AD1L427Q & ( AD1L372 & ( ((AD1_R_ctrl_shift_rot) # (AD1L178)) # (AD1_R_ctrl_logic) ) ) ) # ( !AD1L427Q & ( AD1L372 & ( (!AD1_R_ctrl_shift_rot & ((AD1L178) # (AD1_R_ctrl_logic))) ) ) ) # ( AD1L427Q & ( !AD1L372 & ( ((!AD1_R_ctrl_logic & AD1L178)) # (AD1_R_ctrl_shift_rot) ) ) ) # ( !AD1L427Q & ( !AD1L372 & ( (!AD1_R_ctrl_logic & (AD1L178 & !AD1_R_ctrl_shift_rot)) ) ) );


--AD1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~31 at LABCELL_X16_Y9_N15
AD1L327 = ( AD1_E_shift_rot_result[22] & ( ((!AD1_R_ctrl_logic & ((AD1L182))) # (AD1_R_ctrl_logic & (AD1L371))) # (AD1_R_ctrl_shift_rot) ) ) # ( !AD1_E_shift_rot_result[22] & ( (!AD1_R_ctrl_shift_rot & ((!AD1_R_ctrl_logic & ((AD1L182))) # (AD1_R_ctrl_logic & (AD1L371)))) ) );


--AD1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~32 at LABCELL_X16_Y9_N6
AD1L326 = ( AD1L370 & ( (!AD1_R_ctrl_shift_rot & (((AD1L186)) # (AD1_R_ctrl_logic))) # (AD1_R_ctrl_shift_rot & (((AD1_E_shift_rot_result[21])))) ) ) # ( !AD1L370 & ( (!AD1_R_ctrl_shift_rot & (!AD1_R_ctrl_logic & ((AD1L186)))) # (AD1_R_ctrl_shift_rot & (((AD1_E_shift_rot_result[21])))) ) );


--NB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X16_Y5_N18
NB1L3 = ( NB1_b_non_empty & ( (RB1_counter_reg_bit[3] & (RB1_counter_reg_bit[4] & (RB1_counter_reg_bit[5] & U1_fifo_wr))) ) );


--NB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X16_Y5_N54
NB1L4 = ( NB1_b_full & ( NB1L3 & ( !U1L83 ) ) ) # ( !NB1_b_full & ( NB1L3 & ( (RB1_counter_reg_bit[2] & (RB1_counter_reg_bit[1] & (RB1_counter_reg_bit[0] & !U1L83))) ) ) ) # ( NB1_b_full & ( !NB1L3 & ( !U1L83 ) ) );


--NB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at MLABCELL_X15_Y5_N0
NB1L1 = ( EB1_rvalid0 & ( U1_fifo_wr ) ) # ( !EB1_rvalid0 & ( !U1_fifo_wr $ (((!NB1_b_non_empty) # ((EB1_r_ena1 & U1_r_val)))) ) );


--EB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1 at FF_X7_Y3_N53
--register power-up is low

EB1_jupdate1 = AMPP_FUNCTION(A1L23, EB1_jupdate, !AB1_r_sync_rst, GND);


--EB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2 at FF_X7_Y3_N28
--register power-up is low

EB1_jupdate2 = AMPP_FUNCTION(A1L23, EB1_jupdate1, !AB1_r_sync_rst, GND);


--EB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1 at LABCELL_X7_Y3_N27
EB1L4 = AMPP_FUNCTION(!EB1_jupdate2, !EB1_jupdate1);


--EB1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0 at LABCELL_X7_Y3_N48
EB1L59 = AMPP_FUNCTION(!EB1_rst2, !EB1_write_stalled, !U1_t_dav, !EB1_write_valid, !EB1L4, !EB1L3);


--AD1L469 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~19 at LABCELL_X18_Y9_N15
AD1L469 = (!AD1_R_ctrl_shift_rot_right & (AD1_E_shift_rot_result[29])) # (AD1_R_ctrl_shift_rot_right & ((AD1_E_shift_rot_result[31])));


--DD1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22] at FF_X7_Y5_N13
--register power-up is low

DD1_writedata[22] = DFFEAS(XB1L27, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L185 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3 at MLABCELL_X8_Y6_N51
TD1L185 = (!TD1L141Q & (DD1_writedata[22])) # (TD1L141Q & ((TD1_MonDReg[22])));


--DD1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2] at FF_X9_Y5_N31
--register power-up is low

DD1_byteenable[2] = DFFEAS(XB1_src_data[34], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 at LABCELL_X10_Y7_N3
TD1L160 = ( DD1_byteenable[2] ) # ( !DD1_byteenable[2] & ( TD1L141Q ) );


--WD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27 at LABCELL_X2_Y4_N27
WD1L72 = ( UD1L3 & ( WD1_sr[22] ) ) # ( !UD1L3 & ( WD1_sr[22] & ( (!N1_irf_reg[2][1] & (TD1_MonDReg[20])) # (N1_irf_reg[2][1] & ((JD1_break_readreg[20]))) ) ) ) # ( !UD1L3 & ( !WD1_sr[22] & ( (!N1_irf_reg[2][1] & (TD1_MonDReg[20])) # (N1_irf_reg[2][1] & ((JD1_break_readreg[20]))) ) ) );


--WD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28 at LABCELL_X2_Y4_N6
WD1L73 = ( TD1_MonDReg[19] & ( WD1_sr[21] & ( ((!N1_irf_reg[2][1]) # (UD1L3)) # (JD1_break_readreg[19]) ) ) ) # ( !TD1_MonDReg[19] & ( WD1_sr[21] & ( ((JD1_break_readreg[19] & N1_irf_reg[2][1])) # (UD1L3) ) ) ) # ( TD1_MonDReg[19] & ( !WD1_sr[21] & ( (!UD1L3 & ((!N1_irf_reg[2][1]) # (JD1_break_readreg[19]))) ) ) ) # ( !TD1_MonDReg[19] & ( !WD1_sr[21] & ( (JD1_break_readreg[19] & (!UD1L3 & N1_irf_reg[2][1])) ) ) );


--XB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~3 at LABCELL_X9_Y4_N48
XB1L25 = (XB1_saved_grant[0] & AD1_d_writedata[3]);


--DD1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23] at FF_X6_Y6_N59
--register power-up is low

DD1_writedata[23] = DFFEAS(XB1L28, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4 at MLABCELL_X6_Y6_N54
TD1L186 = ( TD1_MonDReg[23] & ( (DD1_writedata[23]) # (TD1L141Q) ) ) # ( !TD1_MonDReg[23] & ( (!TD1L141Q & DD1_writedata[23]) ) );


--DD1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24] at FF_X7_Y6_N26
--register power-up is low

DD1_writedata[24] = DFFEAS(XB1L29, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5 at LABCELL_X7_Y6_N27
TD1L187 = ( DD1_writedata[24] & ( (!TD1L141Q) # (TD1_MonDReg[24]) ) ) # ( !DD1_writedata[24] & ( (TD1L141Q & TD1_MonDReg[24]) ) );


--DD1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3] at FF_X10_Y7_N38
--register power-up is low

DD1_byteenable[3] = DFFEAS(XB1_src_data[35], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L161 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 at LABCELL_X10_Y7_N48
TD1L161 = (DD1_byteenable[3]) # (TD1L141Q);


--AD1L558 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1 at LABCELL_X12_Y8_N24
AD1L558 = ( FD2_q_b[8] & ( (!AD1L230 & (((FD2_q_b[0])))) # (AD1L230 & (((AD1L232)) # (FD2_q_b[24]))) ) ) # ( !FD2_q_b[8] & ( (!AD1L230 & (((FD2_q_b[0])))) # (AD1L230 & (FD2_q_b[24] & ((!AD1L232)))) ) );


--DD1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25] at FF_X11_Y5_N46
--register power-up is low

DD1_writedata[25] = DFFEAS(XB1L30, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L188 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6 at MLABCELL_X6_Y3_N15
TD1L188 = ( TD1L141Q & ( DD1_writedata[25] & ( TD1_MonDReg[25] ) ) ) # ( !TD1L141Q & ( DD1_writedata[25] ) ) # ( TD1L141Q & ( !DD1_writedata[25] & ( TD1_MonDReg[25] ) ) );


--AD1L559 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2 at LABCELL_X12_Y8_N30
AD1L559 = ( FD2_q_b[9] & ( (!AD1L230 & (((FD2_q_b[1])))) # (AD1L230 & (((AD1L232)) # (FD2_q_b[25]))) ) ) # ( !FD2_q_b[9] & ( (!AD1L230 & (((FD2_q_b[1])))) # (AD1L230 & (FD2_q_b[25] & ((!AD1L232)))) ) );


--DD1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26] at FF_X12_Y4_N55
--register power-up is low

DD1_writedata[26] = DFFEAS(XB1L31, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L189 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7 at MLABCELL_X8_Y4_N18
TD1L189 = ( TD1L141Q & ( TD1_MonDReg[26] ) ) # ( !TD1L141Q & ( DD1_writedata[26] ) );


--AD1L560 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3 at LABCELL_X12_Y8_N12
AD1L560 = ( AD1L230 & ( (!AD1L232 & (FD2_q_b[26])) # (AD1L232 & ((FD2_q_b[10]))) ) ) # ( !AD1L230 & ( FD2_q_b[2] ) );


--GE1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X10_Y6_N17
--register power-up is low

GE1_altera_reset_synchronizer_int_chain[0] = DFFEAS(GE1L3, GLOBAL(A1L23), !AB1L12,  ,  ,  ,  ,  ,  );


--key0_d3 is key0_d3 at FF_X17_Y2_N16
--register power-up is low

key0_d3 = DFFEAS(A1L96, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--LD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest at FF_X10_Y6_N8
--register power-up is low

LD1_resetrequest = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_take_action_ocimem_a, VD1_jdo[22],  ,  , VCC);


--AB1L12 is nios_system:u0|altera_reset_controller:rst_controller|merged_reset~0 at LABCELL_X10_Y6_N6
AB1L12 = ( LD1_resetrequest ) # ( !LD1_resetrequest & ( !key0_d3 ) );


--TD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] at FF_X4_Y4_N8
--register power-up is low

TD1_MonDReg[11] = DFFEAS(TD1L122, GLOBAL(A1L23),  ,  , TD1L52,  ,  ,  ,  );


--DD1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11] at FF_X8_Y4_N14
--register power-up is low

DD1_writedata[11] = DFFEAS(XB1L32, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8 at MLABCELL_X8_Y4_N15
TD1L174 = (!TD1L141Q & (DD1_writedata[11])) # (TD1L141Q & ((TD1_MonDReg[11])));


--DD1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1] at FF_X10_Y7_N41
--register power-up is low

DD1_byteenable[1] = DFFEAS(XB1_src_data[33], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 at LABCELL_X10_Y7_N42
TD1L159 = ( TD1L141Q ) # ( !TD1L141Q & ( DD1_byteenable[1] ) );


--AD1L561 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4 at LABCELL_X12_Y8_N6
AD1L561 = ( AD1L230 & ( (!AD1L232 & ((FD2_q_b[27]))) # (AD1L232 & (FD2_q_b[11])) ) ) # ( !AD1L230 & ( FD2_q_b[3] ) );


--DD1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12] at FF_X10_Y6_N37
--register power-up is low

DD1_writedata[12] = DFFEAS(XB1L33, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~9 at LABCELL_X10_Y6_N39
TD1L175 = ( TD1_MonDReg[12] & ( (DD1_writedata[12]) # (TD1L141Q) ) ) # ( !TD1_MonDReg[12] & ( (!TD1L141Q & DD1_writedata[12]) ) );


--AD1L562 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5 at LABCELL_X12_Y8_N36
AD1L562 = ( FD2_q_b[12] & ( (!AD1L230 & (((FD2_q_b[4])))) # (AD1L230 & (((AD1L232)) # (FD2_q_b[28]))) ) ) # ( !FD2_q_b[12] & ( (!AD1L230 & (((FD2_q_b[4])))) # (AD1L230 & (FD2_q_b[28] & ((!AD1L232)))) ) );


--DD1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13] at FF_X7_Y6_N20
--register power-up is low

DD1_writedata[13] = DFFEAS(XB1L34, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L176 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10 at LABCELL_X7_Y6_N21
TD1L176 = ( DD1_writedata[13] & ( (!TD1L141Q) # (TD1_MonDReg[13]) ) ) # ( !DD1_writedata[13] & ( (TD1L141Q & TD1_MonDReg[13]) ) );


--AD1L563 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6 at LABCELL_X12_Y8_N18
AD1L563 = ( FD2_q_b[5] & ( (!AD1L230) # ((!AD1L232 & (FD2_q_b[29])) # (AD1L232 & ((FD2_q_b[13])))) ) ) # ( !FD2_q_b[5] & ( (AD1L230 & ((!AD1L232 & (FD2_q_b[29])) # (AD1L232 & ((FD2_q_b[13]))))) ) );


--TD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] at FF_X6_Y5_N31
--register power-up is low

TD1_MonDReg[14] = DFFEAS(TD1L79, GLOBAL(A1L23),  ,  , TD1L78,  ,  ,  ,  );


--DD1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14] at FF_X7_Y6_N50
--register power-up is low

DD1_writedata[14] = DFFEAS(XB1L35, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L177 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11 at LABCELL_X7_Y6_N51
TD1L177 = ( DD1_writedata[14] & ( (!TD1L141Q) # (TD1_MonDReg[14]) ) ) # ( !DD1_writedata[14] & ( (TD1L141Q & TD1_MonDReg[14]) ) );


--AD1L564 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7 at LABCELL_X12_Y8_N21
AD1L564 = ( FD2_q_b[14] & ( (!AD1L230 & (((FD2_q_b[6])))) # (AD1L230 & (((FD2_q_b[30])) # (AD1L232))) ) ) # ( !FD2_q_b[14] & ( (!AD1L230 & (((FD2_q_b[6])))) # (AD1L230 & (!AD1L232 & (FD2_q_b[30]))) ) );


--DD1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15] at FF_X4_Y3_N44
--register power-up is low

DD1_writedata[15] = DFFEAS(XB1L36, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12 at LABCELL_X4_Y3_N45
TD1L178 = ( DD1_writedata[15] & ( (!TD1L141Q) # (TD1_MonDReg[15]) ) ) # ( !DD1_writedata[15] & ( (TD1L141Q & TD1_MonDReg[15]) ) );


--AD1L565 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8 at LABCELL_X12_Y8_N0
AD1L565 = ( FD2_q_b[15] & ( (!AD1L230 & (((FD2_q_b[7])))) # (AD1L230 & (((AD1L232)) # (FD2_q_b[31]))) ) ) # ( !FD2_q_b[15] & ( (!AD1L230 & (((FD2_q_b[7])))) # (AD1L230 & (FD2_q_b[31] & ((!AD1L232)))) ) );


--DD1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16] at FF_X8_Y6_N59
--register power-up is low

DD1_writedata[16] = DFFEAS(XB1L37, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~13 at MLABCELL_X8_Y6_N54
TD1L179 = ( TD1_MonDReg[16] & ( (DD1_writedata[16]) # (TD1L141Q) ) ) # ( !TD1_MonDReg[16] & ( (!TD1L141Q & DD1_writedata[16]) ) );


--VD1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] at FF_X9_Y4_N32
--register power-up is low

VD1_jdo[23] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[23],  ,  , VCC);


--LD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 at LABCELL_X9_Y4_N6
LD1L9 = ( VD1_jdo[23] & ( ((!Q1_state[1] & LD1_monitor_go)) # (VD1_take_action_ocimem_a) ) ) # ( !VD1_jdo[23] & ( (!Q1_state[1] & LD1_monitor_go) ) );


--TD1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~14 at MLABCELL_X6_Y4_N57
TD1L166 = ( TD1L58Q & ( (TD1L141Q) # (DD1_writedata[3]) ) ) # ( !TD1L58Q & ( (DD1_writedata[3] & !TD1L141Q) ) );


--DD1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4] at FF_X7_Y5_N53
--register power-up is low

DD1_writedata[4] = DFFEAS(XB1L38, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~15 at LABCELL_X7_Y5_N48
TD1L167 = ( TD1_MonDReg[4] & ( (DD1_writedata[4]) # (TD1L141Q) ) ) # ( !TD1_MonDReg[4] & ( (!TD1L141Q & DD1_writedata[4]) ) );


--TD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] at FF_X6_Y5_N37
--register power-up is low

TD1_MonDReg[5] = DFFEAS(TD1L133, GLOBAL(A1L23),  ,  , TD1L52,  ,  ,  ,  );


--DD1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5] at FF_X4_Y3_N38
--register power-up is low

DD1_writedata[5] = DFFEAS(XB1L39, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L168 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16 at LABCELL_X4_Y3_N39
TD1L168 = (!TD1L141Q & ((DD1_writedata[5]))) # (TD1L141Q & (TD1_MonDReg[5]));


--TD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] at FF_X4_Y4_N11
--register power-up is low

TD1_MonDReg[9] = DFFEAS(TD1L123, GLOBAL(A1L23),  ,  , TD1L52,  ,  ,  ,  );


--DD1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9] at FF_X7_Y6_N55
--register power-up is low

DD1_writedata[9] = DFFEAS(XB1L40, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L172 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~17 at LABCELL_X7_Y6_N57
TD1L172 = ( TD1L70Q & ( (DD1_writedata[9]) # (TD1L141Q) ) ) # ( !TD1L70Q & ( (!TD1L141Q & DD1_writedata[9]) ) );


--TD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] at FF_X8_Y4_N55
--register power-up is low

TD1_MonDReg[10] = DFFEAS(TD1L124, GLOBAL(A1L23),  ,  , TD1L52,  ,  ,  ,  );


--DD1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10] at FF_X7_Y6_N41
--register power-up is low

DD1_writedata[10] = DFFEAS(XB1L41, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L173 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18 at LABCELL_X7_Y6_N36
TD1L173 = ( DD1_writedata[10] & ( (!TD1L141Q) # (TD1_MonDReg[10]) ) ) # ( !DD1_writedata[10] & ( (TD1_MonDReg[10] & TD1L141Q) ) );


--TD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] at FF_X7_Y6_N43
--register power-up is low

TD1_MonDReg[8] = DFFEAS(TD1L68, GLOBAL(A1L23),  ,  , TD1L78,  ,  ,  ,  );


--DD1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8] at FF_X7_Y6_N2
--register power-up is low

DD1_writedata[8] = DFFEAS(XB1L42, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19 at LABCELL_X7_Y6_N3
TD1L171 = (!TD1L141Q & ((DD1_writedata[8]))) # (TD1L141Q & (TD1_MonDReg[8]));


--AD1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~20 at LABCELL_X18_Y10_N36
AD1L457 = (!AD1_R_ctrl_shift_rot_right & (AD1_E_shift_rot_result[17])) # (AD1_R_ctrl_shift_rot_right & ((AD1_E_shift_rot_result[19])));


--TD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] at FF_X6_Y5_N43
--register power-up is low

TD1_MonDReg[18] = DFFEAS(TD1L129, GLOBAL(A1L23),  ,  , TD1L52,  ,  ,  ,  );


--DD1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18] at FF_X10_Y7_N32
--register power-up is low

DD1_writedata[18] = DFFEAS(XB1L43, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L181 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~20 at LABCELL_X10_Y7_N33
TD1L181 = ( DD1_writedata[18] & ( (!TD1L141Q) # (TD1_MonDReg[18]) ) ) # ( !DD1_writedata[18] & ( (TD1_MonDReg[18] & TD1L141Q) ) );


--U1L91 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0 at MLABCELL_X15_Y5_N24
U1L91 = ( AD1_W_alu_result[2] & ( U1_woverflow ) ) # ( !AD1_W_alu_result[2] & ( (!V1L4 & (((U1_woverflow)))) # (V1L4 & ((!U1L67 & ((U1_woverflow))) # (U1L67 & (NB1_b_full)))) ) );


--DD1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20] at FF_X6_Y6_N17
--register power-up is low

DD1_writedata[20] = DFFEAS(XB1L44, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~21 at MLABCELL_X6_Y6_N12
TD1L183 = ( DD1_writedata[20] & ( (!TD1L141Q) # (TD1_MonDReg[20]) ) ) # ( !DD1_writedata[20] & ( (TD1L141Q & TD1_MonDReg[20]) ) );


--DD1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19] at FF_X6_Y6_N35
--register power-up is low

DD1_writedata[19] = DFFEAS(XB1L45, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~22 at MLABCELL_X6_Y6_N30
TD1L182 = ( DD1_writedata[19] & ( (!TD1L141Q) # (TD1_MonDReg[19]) ) ) # ( !DD1_writedata[19] & ( (TD1L141Q & TD1_MonDReg[19]) ) );


--DD1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17] at FF_X8_Y6_N5
--register power-up is low

DD1_writedata[17] = DFFEAS(XB1L46, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L180 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~23 at MLABCELL_X8_Y6_N0
TD1L180 = (!TD1L141Q & (DD1_writedata[17])) # (TD1L141Q & ((TD1_MonDReg[17])));


--U1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0 at LABCELL_X16_Y3_N51
U1L62 = ( U1_ac & ( U1L77 & ( (!AD1_d_writedata[10]) # ((EB1L58Q) # (EB1L60Q)) ) ) ) # ( !U1_ac & ( U1L77 & ( (EB1L58Q) # (EB1L60Q) ) ) ) # ( U1_ac & ( !U1L77 ) ) # ( !U1_ac & ( !U1L77 & ( (EB1L58Q) # (EB1L60Q) ) ) );


--DD1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6] at FF_X7_Y6_N8
--register power-up is low

DD1_writedata[6] = DFFEAS(XB1L47, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L169 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~24 at LABCELL_X7_Y6_N9
TD1L169 = ( DD1_writedata[6] & ( (!TD1L141Q) # (TD1_MonDReg[6]) ) ) # ( !DD1_writedata[6] & ( (TD1L141Q & TD1_MonDReg[6]) ) );


--DD1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7] at FF_X7_Y5_N32
--register power-up is low

DD1_writedata[7] = DFFEAS(XB1L48, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~25 at LABCELL_X7_Y5_N33
TD1L170 = ( DD1_writedata[7] & ( (!TD1L141Q) # (TD1_MonDReg[7]) ) ) # ( !DD1_writedata[7] & ( (TD1_MonDReg[7] & TD1L141Q) ) );


--WD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29 at LABCELL_X2_Y4_N0
WD1L74 = ( JD1_break_readreg[17] & ( (!UD1L3 & (((TD1L88Q)) # (N1_irf_reg[2][1]))) # (UD1L3 & (((WD1_sr[19])))) ) ) # ( !JD1_break_readreg[17] & ( (!UD1L3 & (!N1_irf_reg[2][1] & ((TD1L88Q)))) # (UD1L3 & (((WD1_sr[19])))) ) );


--VD1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] at FF_X6_Y4_N43
--register power-up is low

VD1_jdo[16] = DFFEAS(VD1L35, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--TD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~6 at LABCELL_X7_Y6_N33
TD1L63 = ( !VD1_take_action_ocimem_b & ( !TD1_jtag_ram_rd_d1 ) );


--EB1L93 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 at LABCELL_X2_Y1_N27
EB1L93 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[4], !EB1_state, !N1_irf_reg[1][0], !EB1_count[8], !H1_splitter_nodes_receive_0[3]);


--EB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6] at FF_X1_Y3_N59
--register power-up is low

EB1_td_shift[6] = AMPP_FUNCTION(A1L5, EB1L85, !N1_clr_reg, EB1L65);


--EB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7] at FF_X1_Y3_N50
--register power-up is low

EB1_td_shift[7] = AMPP_FUNCTION(A1L5, EB1L86, !N1_clr_reg, EB1L65);


--U1L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0 at LABCELL_X19_Y5_N57
U1L86 = ( NB2L10Q & ( (U1_rvalid) # (U1L73) ) ) # ( !NB2L10Q & ( (!U1L73 & U1_rvalid) ) );


--EB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write at FF_X3_Y1_N58
--register power-up is low

EB1_write = AMPP_FUNCTION(A1L5, EB1L112, !N1_clr_reg, EB1L93);


--EB1L84 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9 at LABCELL_X1_Y3_N54
EB1L84 = AMPP_FUNCTION(!EB1_count[9], !Q1_state[4], !N1_irf_reg[1][0], !EB1L79, !EB1_td_shift[6], !EB1_rdata[3]);


--VD1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] at FF_X10_Y4_N14
--register power-up is low

VD1_jdo[24] = DFFEAS(VD1L45, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--WD1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7] at FF_X1_Y4_N26
--register power-up is low

WD1_sr[7] = DFFEAS( , A1L5,  ,  ,  , WD1L86,  ,  , VCC);


--WD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30 at MLABCELL_X3_Y4_N48
WD1L75 = ( JD1_break_readreg[5] & ( (!UD1L3 & (((TD1_MonDReg[5])) # (N1_irf_reg[2][1]))) # (UD1L3 & (((WD1_sr[7])))) ) ) # ( !JD1_break_readreg[5] & ( (!UD1L3 & (!N1_irf_reg[2][1] & (TD1_MonDReg[5]))) # (UD1L3 & (((WD1_sr[7])))) ) );


--VD1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] at FF_X3_Y4_N44
--register power-up is low

VD1_jdo[7] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[7],  ,  , VCC);


--XB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~4 at LABCELL_X11_Y5_N3
XB1L26 = ( AD1_d_writedata[2] & ( XB1_saved_grant[0] ) );


--UD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 at LABCELL_X4_Y3_N18
UD1L4 = (Q1_state[8] & (H1_splitter_nodes_receive_1[3] & !N1_virtual_ir_scan_reg));


--WD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31 at MLABCELL_X6_Y3_N9
WD1L76 = ( WD1_sr[30] & ( ((!N1_irf_reg[2][1] & ((TD1_MonDReg[28]))) # (N1_irf_reg[2][1] & (JD1_break_readreg[28]))) # (UD1L3) ) ) # ( !WD1_sr[30] & ( (!UD1L3 & ((!N1_irf_reg[2][1] & ((TD1_MonDReg[28]))) # (N1_irf_reg[2][1] & (JD1_break_readreg[28])))) ) );


--GE2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X9_Y2_N26
--register power-up is low

GE2_altera_reset_synchronizer_int_chain[1] = DFFEAS(GE2L6, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] at FF_X6_Y5_N49
--register power-up is low

TD1_MonDReg[29] = DFFEAS(TD1L125, GLOBAL(A1L23),  ,  , TD1L52,  ,  ,  ,  );


--WD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32 at MLABCELL_X6_Y3_N54
WD1L77 = ( TD1_MonDReg[29] & ( (!UD1L3 & (((!N1_irf_reg[2][1])) # (JD1_break_readreg[29]))) # (UD1L3 & (((WD1_sr[31])))) ) ) # ( !TD1_MonDReg[29] & ( (!UD1L3 & (JD1_break_readreg[29] & ((N1_irf_reg[2][1])))) # (UD1L3 & (((WD1_sr[31])))) ) );


--WD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~33 at LABCELL_X1_Y4_N21
WD1L32 = ( H1_splitter_nodes_receive_1[3] & ( (!N1_virtual_ir_scan_reg & (Q1_state[3] & ((!N1_irf_reg[2][0]) # (!N1_irf_reg[2][1])))) ) );


--WD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34 at LABCELL_X4_Y3_N57
WD1L78 = ( TD1_MonDReg[30] & ( N1_irf_reg[2][1] & ( JD1_break_readreg[30] ) ) ) # ( !TD1_MonDReg[30] & ( N1_irf_reg[2][1] & ( JD1_break_readreg[30] ) ) ) # ( TD1_MonDReg[30] & ( !N1_irf_reg[2][1] ) );


--WD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35 at LABCELL_X1_Y3_N30
WD1L79 = ( !N1_irf_reg[2][0] & ( (!N1_virtual_ir_scan_reg & (Q1_state[3] & H1_splitter_nodes_receive_1[3])) ) );


--WD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36 at LABCELL_X1_Y4_N54
WD1L80 = ( UD1L3 & ( WD1_sr[32] ) ) # ( !UD1L3 & ( WD1_sr[32] & ( (!WD1L78 & (((!WD1L32 & WD1_sr[31])))) # (WD1L78 & (((!WD1L32 & WD1_sr[31])) # (WD1L79))) ) ) ) # ( !UD1L3 & ( !WD1_sr[32] & ( (!WD1L78 & (((!WD1L32 & WD1_sr[31])))) # (WD1L78 & (((!WD1L32 & WD1_sr[31])) # (WD1L79))) ) ) );


--WD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37 at LABCELL_X2_Y4_N18
WD1L81 = ( JD1_break_readreg[31] & ( WD1_sr[33] & ( ((UD1L3) # (N1_irf_reg[2][1])) # (TD1_MonDReg[31]) ) ) ) # ( !JD1_break_readreg[31] & ( WD1_sr[33] & ( ((TD1_MonDReg[31] & !N1_irf_reg[2][1])) # (UD1L3) ) ) ) # ( JD1_break_readreg[31] & ( !WD1_sr[33] & ( (!UD1L3 & ((N1_irf_reg[2][1]) # (TD1_MonDReg[31]))) ) ) ) # ( !JD1_break_readreg[31] & ( !WD1_sr[33] & ( (TD1_MonDReg[31] & (!N1_irf_reg[2][1] & !UD1L3)) ) ) );


--LD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch at FF_X8_Y6_N14
--register power-up is low

LD1_resetlatch = DFFEAS(LD1L13, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38 at LABCELL_X2_Y4_N42
WD1L82 = ( LD1_resetlatch & ( WD1_sr[34] & ( (UD1L3) # (WD1L5) ) ) ) # ( !LD1_resetlatch & ( WD1_sr[34] & ( UD1L3 ) ) ) # ( LD1_resetlatch & ( !WD1_sr[34] & ( (WD1L5 & !UD1L3) ) ) );


--DD1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21] at FF_X8_Y6_N32
--register power-up is low

DD1_writedata[21] = DFFEAS(XB1L49, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L184 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~26 at MLABCELL_X8_Y6_N33
TD1L184 = ( DD1_writedata[21] & ( (!TD1L141Q) # (TD1_MonDReg[21]) ) ) # ( !DD1_writedata[21] & ( (TD1L141Q & TD1_MonDReg[21]) ) );


--key1_d1 is key1_d1 at FF_X28_Y2_N53
--register power-up is low

key1_d1 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , A1L105,  ,  , VCC);


--AD1L466 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~21 at LABCELL_X18_Y9_N6
AD1L466 = (!AD1_R_ctrl_shift_rot_right & (AD1_E_shift_rot_result[26])) # (AD1_R_ctrl_shift_rot_right & ((AD1_E_shift_rot_result[28])));


--AD1L465 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~22 at LABCELL_X18_Y9_N39
AD1L465 = (!AD1_R_ctrl_shift_rot_right & ((AD1_E_shift_rot_result[25]))) # (AD1_R_ctrl_shift_rot_right & (AD1_E_shift_rot_result[27]));


--AD1L464 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~23 at LABCELL_X18_Y9_N57
AD1L464 = (!AD1_R_ctrl_shift_rot_right & ((AD1_E_shift_rot_result[24]))) # (AD1_R_ctrl_shift_rot_right & (AD1_E_shift_rot_result[26]));


--AD1L468 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~24 at LABCELL_X18_Y9_N12
AD1L468 = ( AD1_E_shift_rot_result[30] & ( (AD1_E_shift_rot_result[28]) # (AD1_R_ctrl_shift_rot_right) ) ) # ( !AD1_E_shift_rot_result[30] & ( (!AD1_R_ctrl_shift_rot_right & AD1_E_shift_rot_result[28]) ) );


--AD1L467 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~25 at LABCELL_X18_Y9_N9
AD1L467 = ( AD1_E_shift_rot_result[27] & ( (!AD1_R_ctrl_shift_rot_right) # (AD1_E_shift_rot_result[29]) ) ) # ( !AD1_E_shift_rot_result[27] & ( (AD1_R_ctrl_shift_rot_right & AD1_E_shift_rot_result[29]) ) );


--AD1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~26 at LABCELL_X18_Y9_N27
AD1L459 = (!AD1_R_ctrl_shift_rot_right & ((AD1_E_shift_rot_result[19]))) # (AD1_R_ctrl_shift_rot_right & (AD1_E_shift_rot_result[21]));


--AD1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~27 at LABCELL_X18_Y9_N36
AD1L458 = (!AD1_R_ctrl_shift_rot_right & (AD1L420Q)) # (AD1_R_ctrl_shift_rot_right & ((AD1_E_shift_rot_result[20])));


--AD1L463 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~28 at LABCELL_X18_Y9_N54
AD1L463 = (!AD1_R_ctrl_shift_rot_right & (AD1_E_shift_rot_result[23])) # (AD1_R_ctrl_shift_rot_right & ((AD1_E_shift_rot_result[25])));


--AD1L462 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~29 at LABCELL_X18_Y9_N33
AD1L462 = (!AD1_R_ctrl_shift_rot_right & (AD1_E_shift_rot_result[22])) # (AD1_R_ctrl_shift_rot_right & ((AD1_E_shift_rot_result[24])));


--AD1L461 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~30 at LABCELL_X18_Y9_N24
AD1L461 = (!AD1_R_ctrl_shift_rot_right & (AD1_E_shift_rot_result[21])) # (AD1_R_ctrl_shift_rot_right & ((AD1_E_shift_rot_result[23])));


--AD1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~31 at LABCELL_X18_Y9_N30
AD1L460 = (!AD1_R_ctrl_shift_rot_right & ((AD1_E_shift_rot_result[20]))) # (AD1_R_ctrl_shift_rot_right & (AD1_E_shift_rot_result[22]));


--EB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate at FF_X7_Y2_N4
--register power-up is low

EB1_jupdate = AMPP_FUNCTION(!A1L5, EB1L24, !N1_clr_reg);


--XB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~5 at LABCELL_X7_Y5_N12
XB1L27 = ( AD1_d_writedata[22] & ( XB1_saved_grant[0] ) );


--XB1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[34] at LABCELL_X9_Y5_N30
XB1_src_data[34] = ( XB1_saved_grant[1] ) # ( !XB1_saved_grant[1] & ( (XB1_saved_grant[0] & AD1_d_byteenable[2]) ) );


--WD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39 at LABCELL_X2_Y4_N12
WD1L83 = ( WD1_sr[23] & ( ((!N1_irf_reg[2][1] & (TD1_MonDReg[21])) # (N1_irf_reg[2][1] & ((JD1_break_readreg[21])))) # (UD1L3) ) ) # ( !WD1_sr[23] & ( (!UD1L3 & ((!N1_irf_reg[2][1] & (TD1_MonDReg[21])) # (N1_irf_reg[2][1] & ((JD1_break_readreg[21]))))) ) );


--VD1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] at FF_X10_Y4_N32
--register power-up is low

VD1_jdo[22] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[22],  ,  , VCC);


--WD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40 at LABCELL_X2_Y4_N3
WD1L84 = ( WD1_sr[20] & ( ((!N1_irf_reg[2][1] & ((TD1_MonDReg[18]))) # (N1_irf_reg[2][1] & (JD1_break_readreg[18]))) # (UD1L3) ) ) # ( !WD1_sr[20] & ( (!UD1L3 & ((!N1_irf_reg[2][1] & ((TD1_MonDReg[18]))) # (N1_irf_reg[2][1] & (JD1_break_readreg[18])))) ) );


--XB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~6 at MLABCELL_X6_Y6_N57
XB1L28 = (XB1_saved_grant[0] & AD1_d_writedata[23]);


--XB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~7 at LABCELL_X7_Y6_N24
XB1L29 = (XB1_saved_grant[0] & AD1_d_writedata[24]);


--XB1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[35] at LABCELL_X10_Y7_N36
XB1_src_data[35] = ( AD1_d_byteenable[3] & ( (XB1_saved_grant[0]) # (XB1_saved_grant[1]) ) ) # ( !AD1_d_byteenable[3] & ( XB1_saved_grant[1] ) );


--XB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~8 at LABCELL_X11_Y5_N45
XB1L30 = ( AD1_d_writedata[25] & ( XB1_saved_grant[0] ) );


--XB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~9 at LABCELL_X12_Y4_N54
XB1L31 = ( AD1_d_writedata[26] & ( XB1_saved_grant[0] ) );


--GE1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X10_Y6_N44
--register power-up is low

GE1_altera_reset_synchronizer_int_chain[1] = DFFEAS(GE1L5, GLOBAL(A1L23), !AB1L12,  ,  ,  ,  ,  ,  );


--key0_d2 is key0_d2 at FF_X28_Y2_N31
--register power-up is low

key0_d2 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , key0_d1,  ,  , VCC);


--VD1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] at FF_X3_Y4_N11
--register power-up is low

VD1_jdo[14] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[14],  ,  , VCC);


--TD1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7 at LABCELL_X4_Y4_N6
TD1L122 = ( EE1_q_a[11] & ( (!VD1_take_action_ocimem_b & (((TD1_jtag_ram_rd_d1)) # (TD1L117))) # (VD1_take_action_ocimem_b & (((VD1_jdo[14])))) ) ) # ( !EE1_q_a[11] & ( (!VD1_take_action_ocimem_b & (TD1L117)) # (VD1_take_action_ocimem_b & ((VD1_jdo[14]))) ) );


--XB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~10 at MLABCELL_X8_Y4_N12
XB1L32 = ( AD1_d_writedata[11] & ( XB1_saved_grant[0] ) );


--XB1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[33] at LABCELL_X10_Y7_N39
XB1_src_data[33] = ( AD1_d_byteenable[1] & ( (XB1_saved_grant[0]) # (XB1_saved_grant[1]) ) ) # ( !AD1_d_byteenable[1] & ( XB1_saved_grant[1] ) );


--VD1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] at FF_X6_Y4_N28
--register power-up is low

VD1_jdo[15] = DFFEAS(VD1L33, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--XB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~11 at LABCELL_X10_Y6_N36
XB1L33 = ( AD1_d_writedata[12] & ( XB1_saved_grant[0] ) );


--XB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~12 at LABCELL_X7_Y6_N18
XB1L34 = ( AD1_d_writedata[13] & ( XB1_saved_grant[0] ) );


--TD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~8 at LABCELL_X7_Y4_N27
TD1L78 = ( VD1_ir[0] & ( TD1_jtag_rd_d1 ) ) # ( !VD1_ir[0] & ( (!VD1_enable_action_strobe & (((TD1_jtag_rd_d1)))) # (VD1_enable_action_strobe & ((!VD1_ir[1] & (VD1_jdo[35])) # (VD1_ir[1] & ((TD1_jtag_rd_d1))))) ) );


--XB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~13 at LABCELL_X7_Y6_N48
XB1L35 = ( AD1_d_writedata[14] & ( XB1_saved_grant[0] ) );


--XB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~14 at LABCELL_X4_Y3_N42
XB1L36 = (AD1_d_writedata[15] & XB1_saved_grant[0]);


--XB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~15 at MLABCELL_X8_Y6_N57
XB1L37 = ( XB1_saved_grant[0] & ( AD1_d_writedata[16] ) );


--XB1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~16 at LABCELL_X7_Y5_N51
XB1L38 = ( XB1_saved_grant[0] & ( AD1_d_writedata[4] ) );


--VD1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] at FF_X3_Y4_N47
--register power-up is low

VD1_jdo[8] = DFFEAS(VD1L21, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--XB1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~17 at LABCELL_X4_Y3_N36
XB1L39 = ( AD1_d_writedata[5] & ( XB1_saved_grant[0] ) );


--VD1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] at FF_X3_Y4_N40
--register power-up is low

VD1_jdo[12] = DFFEAS( , GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe, WD1_sr[12],  ,  , VCC);


--TD1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9 at LABCELL_X4_Y4_N9
TD1L123 = ( VD1_jdo[12] & ( (((TD1_jtag_ram_rd_d1 & EE1_q_a[9])) # (VD1_take_action_ocimem_b)) # (TD1L117) ) ) # ( !VD1_jdo[12] & ( (!VD1_take_action_ocimem_b & (((TD1_jtag_ram_rd_d1 & EE1_q_a[9])) # (TD1L117))) ) );


--XB1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~18 at LABCELL_X7_Y6_N54
XB1L40 = (XB1_saved_grant[0] & AD1_d_writedata[9]);


--DD1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27] at FF_X7_Y5_N25
--register power-up is low

DD1_writedata[27] = DFFEAS(XB1L50, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27 at MLABCELL_X8_Y5_N33
TD1L190 = ( DD1_writedata[27] & ( (!TD1L141Q) # (TD1_MonDReg[27]) ) ) # ( !DD1_writedata[27] & ( (TD1_MonDReg[27] & TD1L141Q) ) );


--DD1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28] at FF_X11_Y6_N43
--register power-up is low

DD1_writedata[28] = DFFEAS(XB1L51, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28 at MLABCELL_X8_Y5_N39
TD1L191 = ( DD1_writedata[28] & ( TD1L141Q & ( TD1_MonDReg[28] ) ) ) # ( !DD1_writedata[28] & ( TD1L141Q & ( TD1_MonDReg[28] ) ) ) # ( DD1_writedata[28] & ( !TD1L141Q ) );


--DD1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29] at FF_X11_Y5_N43
--register power-up is low

DD1_writedata[29] = DFFEAS(XB1L52, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L192 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29 at MLABCELL_X6_Y3_N39
TD1L192 = ( TD1L141Q & ( DD1_writedata[29] & ( TD1_MonDReg[29] ) ) ) # ( !TD1L141Q & ( DD1_writedata[29] ) ) # ( TD1L141Q & ( !DD1_writedata[29] & ( TD1_MonDReg[29] ) ) );


--DD1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30] at FF_X7_Y5_N44
--register power-up is low

DD1_writedata[30] = DFFEAS(XB1L53, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L193 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30 at LABCELL_X7_Y5_N45
TD1L193 = ( DD1_writedata[30] & ( (!TD1L141Q) # (TD1_MonDReg[30]) ) ) # ( !DD1_writedata[30] & ( (TD1_MonDReg[30] & TD1L141Q) ) );


--DD1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31] at FF_X6_Y3_N47
--register power-up is low

DD1_writedata[31] = DFFEAS(XB1L54, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31 at MLABCELL_X6_Y3_N42
TD1L194 = (!TD1L141Q & ((DD1_writedata[31]))) # (TD1L141Q & (TD1_MonDReg[31]));


--VD1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] at FF_X3_Y4_N10
--register power-up is low

VD1_jdo[13] = DFFEAS(VD1L30, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--TD1L124 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~10 at MLABCELL_X8_Y4_N54
TD1L124 = ( VD1_take_action_ocimem_b & ( TD1_jtag_ram_rd_d1 & ( VD1_jdo[13] ) ) ) # ( !VD1_take_action_ocimem_b & ( TD1_jtag_ram_rd_d1 & ( (EE1_q_a[10]) # (TD1L117) ) ) ) # ( VD1_take_action_ocimem_b & ( !TD1_jtag_ram_rd_d1 & ( VD1_jdo[13] ) ) ) # ( !VD1_take_action_ocimem_b & ( !TD1_jtag_ram_rd_d1 & ( TD1L117 ) ) );


--XB1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~19 at LABCELL_X7_Y6_N39
XB1L41 = ( AD1_d_writedata[10] & ( XB1_saved_grant[0] ) );


--VD1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] at FF_X6_Y4_N11
--register power-up is low

VD1_jdo[11] = DFFEAS(VD1L27, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--TD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~11 at LABCELL_X7_Y6_N42
TD1L68 = ( EE1_q_a[8] & ( TD1_MonAReg[2] & ( (!VD1_take_action_ocimem_b & (((!TD1L43Q)) # (TD1_jtag_ram_rd_d1))) # (VD1_take_action_ocimem_b & (((VD1_jdo[11])))) ) ) ) # ( !EE1_q_a[8] & ( TD1_MonAReg[2] & ( (!VD1_take_action_ocimem_b & (!TD1_jtag_ram_rd_d1 & (!TD1L43Q))) # (VD1_take_action_ocimem_b & (((VD1_jdo[11])))) ) ) ) # ( EE1_q_a[8] & ( !TD1_MonAReg[2] & ( (!VD1_take_action_ocimem_b & (TD1_jtag_ram_rd_d1)) # (VD1_take_action_ocimem_b & ((VD1_jdo[11]))) ) ) ) # ( !EE1_q_a[8] & ( !TD1_MonAReg[2] & ( (VD1_take_action_ocimem_b & VD1_jdo[11]) ) ) );


--XB1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~20 at LABCELL_X7_Y6_N0
XB1L42 = ( AD1_d_writedata[8] & ( XB1_saved_grant[0] ) );


--XB1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~21 at LABCELL_X10_Y7_N30
XB1L43 = (XB1_saved_grant[0] & AD1_d_writedata[18]);


--XB1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~22 at MLABCELL_X6_Y6_N15
XB1L44 = ( AD1_d_writedata[20] & ( XB1_saved_grant[0] ) );


--XB1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~23 at MLABCELL_X6_Y6_N33
XB1L45 = ( AD1_d_writedata[19] & ( XB1_saved_grant[0] ) );


--XB1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~24 at MLABCELL_X8_Y6_N3
XB1L46 = ( XB1_saved_grant[0] & ( AD1_d_writedata[17] ) );


--VD1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] at FF_X10_Y4_N29
--register power-up is low

VD1_jdo[9] = DFFEAS(VD1L23, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--XB1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~25 at LABCELL_X7_Y6_N6
XB1L47 = ( AD1_d_writedata[6] & ( XB1_saved_grant[0] ) );


--VD1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] at FF_X6_Y4_N8
--register power-up is low

VD1_jdo[10] = DFFEAS(VD1L25, GLOBAL(A1L23),  ,  , VD1_update_jdo_strobe,  ,  ,  ,  );


--XB1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~26 at LABCELL_X7_Y5_N30
XB1L48 = ( AD1_d_writedata[7] & ( XB1_saved_grant[0] ) );


--EB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10 at LABCELL_X1_Y3_N57
EB1L85 = AMPP_FUNCTION(!EB1_count[9], !Q1_state[4], !EB1L79, !N1_irf_reg[1][0], !EB1_td_shift[7], !EB1_rdata[4]);


--EB1L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11 at LABCELL_X1_Y3_N48
EB1L86 = AMPP_FUNCTION(!EB1L79, !Q1_state[4], !EB1_count[9], !EB1_rdata[5], !EB1_td_shift[8]);


--EB1L87 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12 at LABCELL_X1_Y3_N45
EB1L87 = AMPP_FUNCTION(!EB1_count[9], !EB1_td_shift[9], !EB1_rdata[6]);


--WD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41 at MLABCELL_X3_Y4_N3
WD1L85 = ( JD1_break_readreg[6] & ( (TD1_MonDReg[6]) # (N1_irf_reg[2][1]) ) ) # ( !JD1_break_readreg[6] & ( (!N1_irf_reg[2][1] & TD1_MonDReg[6]) ) );


--WD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42 at MLABCELL_X3_Y4_N36
WD1L86 = ( WD1L85 & ( UD1L3 & ( WD1_sr[8] ) ) ) # ( !WD1L85 & ( UD1L3 & ( WD1_sr[8] ) ) ) # ( WD1L85 & ( !UD1L3 & ( (!UD1_virtual_state_cdr & (WD1_sr[7])) # (UD1_virtual_state_cdr & ((!N1_irf_reg[2][0]))) ) ) ) # ( !WD1L85 & ( !UD1L3 & ( (WD1_sr[7] & !UD1_virtual_state_cdr) ) ) );


--LD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 at MLABCELL_X8_Y6_N12
LD1L13 = ( LD1_resetlatch & ( YD1_dreg[0] & ( (!VD1_jdo[24]) # (!VD1_take_action_ocimem_a) ) ) ) # ( !LD1_resetlatch & ( YD1_dreg[0] & ( !VD1_take_action_ocimem_a ) ) ) # ( LD1_resetlatch & ( !YD1_dreg[0] & ( (!VD1_jdo[24]) # (!VD1_take_action_ocimem_a) ) ) );


--XB1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~27 at MLABCELL_X8_Y6_N30
XB1L49 = ( XB1_saved_grant[0] & ( AD1_d_writedata[21] ) );


--EB1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0 at LABCELL_X7_Y3_N57
EB1L23 = AMPP_FUNCTION(!H1_splitter_nodes_receive_0[3], !N1_virtual_ir_scan_reg, !Q1_state[8], !N1_irf_reg[1][0], !EB1_jupdate);


--WD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43 at LABCELL_X2_Y4_N15
WD1L87 = ( TD1_MonDReg[22] & ( (!UD1L3 & ((!N1_irf_reg[2][1]) # ((JD1_break_readreg[22])))) # (UD1L3 & (((WD1_sr[24])))) ) ) # ( !TD1_MonDReg[22] & ( (!UD1L3 & (N1_irf_reg[2][1] & (JD1_break_readreg[22]))) # (UD1L3 & (((WD1_sr[24])))) ) );


--key0_d1 is key0_d1 at FF_X28_Y2_N38
--register power-up is low

key0_d1 = DFFEAS(A1L93, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--WD1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15] at FF_X1_Y4_N14
--register power-up is low

WD1_sr[15] = DFFEAS(WD1L93, A1L5,  ,  ,  ,  ,  ,  ,  );


--XB1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~28 at LABCELL_X7_Y5_N24
XB1L50 = ( AD1_d_writedata[27] & ( XB1_saved_grant[0] ) );


--XB1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~29 at LABCELL_X11_Y6_N42
XB1L51 = ( AD1_d_writedata[28] & ( XB1_saved_grant[0] ) );


--XB1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~30 at LABCELL_X11_Y5_N42
XB1L52 = ( AD1_d_writedata[29] & ( XB1_saved_grant[0] ) );


--XB1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~31 at LABCELL_X7_Y5_N42
XB1L53 = ( AD1_d_writedata[30] & ( XB1_saved_grant[0] ) );


--XB1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~32 at MLABCELL_X6_Y3_N45
XB1L54 = ( AD1_d_writedata[31] & ( XB1_saved_grant[0] ) );


--WD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44 at LABCELL_X2_Y4_N30
WD1L88 = ( WD1_sr[17] & ( ((!N1_irf_reg[2][1] & (TD1_MonDReg[15])) # (N1_irf_reg[2][1] & ((JD1_break_readreg[15])))) # (UD1L3) ) ) # ( !WD1_sr[17] & ( (!UD1L3 & ((!N1_irf_reg[2][1] & (TD1_MonDReg[15])) # (N1_irf_reg[2][1] & ((JD1_break_readreg[15]))))) ) );


--WD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45 at LABCELL_X2_Y4_N48
WD1L89 = ( JD1_break_readreg[23] & ( WD1_sr[25] & ( ((UD1L3) # (N1_irf_reg[2][1])) # (TD1L100Q) ) ) ) # ( !JD1_break_readreg[23] & ( WD1_sr[25] & ( ((TD1L100Q & !N1_irf_reg[2][1])) # (UD1L3) ) ) ) # ( JD1_break_readreg[23] & ( !WD1_sr[25] & ( (!UD1L3 & ((N1_irf_reg[2][1]) # (TD1L100Q))) ) ) ) # ( !JD1_break_readreg[23] & ( !WD1_sr[25] & ( (TD1L100Q & (!N1_irf_reg[2][1] & !UD1L3)) ) ) );


--WD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46 at MLABCELL_X3_Y4_N18
WD1L90 = ( JD1_break_readreg[7] & ( (!UD1L3 & (((TD1_MonDReg[7])) # (N1_irf_reg[2][1]))) # (UD1L3 & (((WD1_sr[9])))) ) ) # ( !JD1_break_readreg[7] & ( (!UD1L3 & (!N1_irf_reg[2][1] & ((TD1_MonDReg[7])))) # (UD1L3 & (((WD1_sr[9])))) ) );


--WD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47 at MLABCELL_X3_Y4_N0
WD1L91 = ( WD1_sr[15] & ( ((!N1_irf_reg[2][1] & ((TD1_MonDReg[13]))) # (N1_irf_reg[2][1] & (JD1_break_readreg[13]))) # (UD1L3) ) ) # ( !WD1_sr[15] & ( (!UD1L3 & ((!N1_irf_reg[2][1] & ((TD1_MonDReg[13]))) # (N1_irf_reg[2][1] & (JD1_break_readreg[13])))) ) );


--WD1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 at FF_X1_Y4_N31
--register power-up is low

WD1_DRsize.010 = DFFEAS(WD1L33, A1L5,  ,  , UD1_virtual_state_uir,  ,  ,  ,  );


--WD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48 at LABCELL_X1_Y4_N24
WD1L92 = ( N1_irf_reg[2][0] & ( WD1_sr[15] & ( !UD1_virtual_state_cdr ) ) ) # ( !N1_irf_reg[2][0] & ( WD1_sr[15] & ( (!UD1_virtual_state_cdr) # ((!N1_irf_reg[2][1] & (TD1_MonDReg[14])) # (N1_irf_reg[2][1] & ((JD1_break_readreg[14])))) ) ) ) # ( !N1_irf_reg[2][0] & ( !WD1_sr[15] & ( (UD1_virtual_state_cdr & ((!N1_irf_reg[2][1] & (TD1_MonDReg[14])) # (N1_irf_reg[2][1] & ((JD1_break_readreg[14]))))) ) ) );


--WD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49 at LABCELL_X1_Y4_N12
WD1L93 = ( WD1L92 & ( (!UD1L3) # ((!WD1_DRsize.010 & ((WD1_sr[16]))) # (WD1_DRsize.010 & (A1L6))) ) ) # ( !WD1L92 & ( (UD1L3 & ((!WD1_DRsize.010 & ((WD1_sr[16]))) # (WD1_DRsize.010 & (A1L6)))) ) );


--WD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50 at MLABCELL_X3_Y4_N30
WD1L94 = ( WD1_sr[13] & ( ((!N1_irf_reg[2][1] & ((TD1_MonDReg[11]))) # (N1_irf_reg[2][1] & (JD1_break_readreg[11]))) # (UD1L3) ) ) # ( !WD1_sr[13] & ( (!UD1L3 & ((!N1_irf_reg[2][1] & ((TD1_MonDReg[11]))) # (N1_irf_reg[2][1] & (JD1_break_readreg[11])))) ) );


--WD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51 at MLABCELL_X3_Y4_N33
WD1L95 = ( WD1_sr[14] & ( ((!N1_irf_reg[2][1] & ((TD1_MonDReg[12]))) # (N1_irf_reg[2][1] & (JD1_break_readreg[12]))) # (UD1L3) ) ) # ( !WD1_sr[14] & ( (!UD1L3 & ((!N1_irf_reg[2][1] & ((TD1_MonDReg[12]))) # (N1_irf_reg[2][1] & (JD1_break_readreg[12])))) ) );


--WD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52 at MLABCELL_X3_Y4_N15
WD1L96 = ( JD1_break_readreg[10] & ( (!UD1L3 & (((TD1_MonDReg[10])) # (N1_irf_reg[2][1]))) # (UD1L3 & (((WD1_sr[12])))) ) ) # ( !JD1_break_readreg[10] & ( (!UD1L3 & (!N1_irf_reg[2][1] & (TD1_MonDReg[10]))) # (UD1L3 & (((WD1_sr[12])))) ) );


--WD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53 at MLABCELL_X3_Y4_N21
WD1L97 = ( WD1_sr[10] & ( ((!N1_irf_reg[2][1] & ((TD1_MonDReg[8]))) # (N1_irf_reg[2][1] & (JD1_break_readreg[8]))) # (UD1L3) ) ) # ( !WD1_sr[10] & ( (!UD1L3 & ((!N1_irf_reg[2][1] & ((TD1_MonDReg[8]))) # (N1_irf_reg[2][1] & (JD1_break_readreg[8])))) ) );


--WD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54 at MLABCELL_X3_Y4_N12
WD1L98 = ( WD1_sr[11] & ( ((!N1_irf_reg[2][1] & (TD1_MonDReg[9])) # (N1_irf_reg[2][1] & ((JD1_break_readreg[9])))) # (UD1L3) ) ) # ( !WD1_sr[11] & ( (!UD1L3 & ((!N1_irf_reg[2][1] & (TD1_MonDReg[9])) # (N1_irf_reg[2][1] & ((JD1_break_readreg[9]))))) ) );


--WD1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~55 at LABCELL_X1_Y4_N30
WD1L33 = (N1_irf_reg[2][0] & N1_irf_reg[2][1]);


--AD1L909 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~13 at LABCELL_X18_Y6_N18
AD1L909 = ( AC1_read_latency_shift_reg[0] & ( VB2L1 & ( (!AC1_av_readdata_pre[8] & (!AC4_av_readdata_pre[8] & ((!AC2_av_readdata_pre[8]) # (!AC2_read_latency_shift_reg[0])))) ) ) ) # ( !AC1_read_latency_shift_reg[0] & ( VB2L1 & ( (!AC4_av_readdata_pre[8] & ((!AC2_av_readdata_pre[8]) # (!AC2_read_latency_shift_reg[0]))) ) ) ) # ( AC1_read_latency_shift_reg[0] & ( !VB2L1 & ( (!AC1_av_readdata_pre[8] & ((!AC2_av_readdata_pre[8]) # (!AC2_read_latency_shift_reg[0]))) ) ) ) # ( !AC1_read_latency_shift_reg[0] & ( !VB2L1 & ( (!AC2_av_readdata_pre[8]) # (!AC2_read_latency_shift_reg[0]) ) ) );


--AD1L910 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~14 at LABCELL_X18_Y7_N3
AD1L910 = ( AD1_av_ld_byte2_data[0] & ( (!MC1L30 & (AD1L909 & !AD1_av_ld_aligning_data)) ) ) # ( !AD1_av_ld_byte2_data[0] & ( ((!MC1L30 & AD1L909)) # (AD1_av_ld_aligning_data) ) );


--AD1L931 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~15 at MLABCELL_X15_Y6_N51
AD1L931 = ( !AD1L929 & ( (!AC2_read_latency_shift_reg[0] & ((!VB2L1) # ((!AC4_av_readdata_pre[14])))) # (AC2_read_latency_shift_reg[0] & (!AC2_av_readdata_pre[14] & ((!VB2L1) # (!AC4_av_readdata_pre[14])))) ) );


--AD1L932 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~16 at LABCELL_X16_Y7_N27
AD1L932 = ( EC1_data_reg[14] & ( AD1_av_ld_byte2_data[6] & ( (!AD1_av_ld_aligning_data & (ZB5_mem[0][42])) # (AD1_av_ld_aligning_data & (((AD1L702) # (AD1L876)))) ) ) ) # ( !EC1_data_reg[14] & ( AD1_av_ld_byte2_data[6] & ( (AD1_av_ld_aligning_data & ((AD1L702) # (AD1L876))) ) ) ) # ( EC1_data_reg[14] & ( !AD1_av_ld_byte2_data[6] & ( (!AD1_av_ld_aligning_data & (ZB5_mem[0][42])) # (AD1_av_ld_aligning_data & (((AD1L876 & !AD1L702)))) ) ) ) # ( !EC1_data_reg[14] & ( !AD1_av_ld_byte2_data[6] & ( (AD1L876 & (!AD1L702 & AD1_av_ld_aligning_data)) ) ) );


--AD1L927 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~17 at LABCELL_X18_Y6_N0
AD1L927 = ( AC2_av_readdata_pre[13] & ( AC4_av_readdata_pre[13] & ( (!AC2_read_latency_shift_reg[0] & (!VB2L1 & ((!AC1_av_readdata_pre[13]) # (!AC1_read_latency_shift_reg[0])))) ) ) ) # ( !AC2_av_readdata_pre[13] & ( AC4_av_readdata_pre[13] & ( (!VB2L1 & ((!AC1_av_readdata_pre[13]) # (!AC1_read_latency_shift_reg[0]))) ) ) ) # ( AC2_av_readdata_pre[13] & ( !AC4_av_readdata_pre[13] & ( (!AC2_read_latency_shift_reg[0] & ((!AC1_av_readdata_pre[13]) # (!AC1_read_latency_shift_reg[0]))) ) ) ) # ( !AC2_av_readdata_pre[13] & ( !AC4_av_readdata_pre[13] & ( (!AC1_av_readdata_pre[13]) # (!AC1_read_latency_shift_reg[0]) ) ) );


--AD1L928 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~18 at LABCELL_X16_Y7_N42
AD1L928 = ( EC1L21Q & ( AD1_av_ld_byte2_data[5] & ( (!AD1_av_ld_aligning_data & (ZB5_mem[0][42])) # (AD1_av_ld_aligning_data & (((AD1L702) # (AD1L876)))) ) ) ) # ( !EC1L21Q & ( AD1_av_ld_byte2_data[5] & ( (AD1_av_ld_aligning_data & ((AD1L702) # (AD1L876))) ) ) ) # ( EC1L21Q & ( !AD1_av_ld_byte2_data[5] & ( (!AD1_av_ld_aligning_data & (ZB5_mem[0][42])) # (AD1_av_ld_aligning_data & (((AD1L876 & !AD1L702)))) ) ) ) # ( !EC1L21Q & ( !AD1_av_ld_byte2_data[5] & ( (AD1L876 & (AD1_av_ld_aligning_data & !AD1L702)) ) ) );


--AD1L924 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~19 at LABCELL_X16_Y6_N30
AD1L924 = ( !AD1L922 & ( (!AC4_av_readdata_pre[12] & (((!AC2_av_readdata_pre[12]) # (!AC2_read_latency_shift_reg[0])))) # (AC4_av_readdata_pre[12] & (!VB2L1 & ((!AC2_av_readdata_pre[12]) # (!AC2_read_latency_shift_reg[0])))) ) );


--AD1L925 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~20 at LABCELL_X16_Y7_N45
AD1L925 = ( EC1_data_reg[12] & ( AD1_av_ld_byte2_data[4] & ( (!AD1_av_ld_aligning_data & (ZB5_mem[0][42])) # (AD1_av_ld_aligning_data & (((AD1L702) # (AD1L876)))) ) ) ) # ( !EC1_data_reg[12] & ( AD1_av_ld_byte2_data[4] & ( (AD1_av_ld_aligning_data & ((AD1L702) # (AD1L876))) ) ) ) # ( EC1_data_reg[12] & ( !AD1_av_ld_byte2_data[4] & ( (!AD1_av_ld_aligning_data & (ZB5_mem[0][42])) # (AD1_av_ld_aligning_data & (((AD1L876 & !AD1L702)))) ) ) ) # ( !EC1_data_reg[12] & ( !AD1_av_ld_byte2_data[4] & ( (AD1L876 & (!AD1L702 & AD1_av_ld_aligning_data)) ) ) );


--AD1L916 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~21 at LABCELL_X16_Y3_N42
AD1L916 = ( AC1_av_readdata_pre[10] & ( AC4_av_readdata_pre[10] & ( (!VB2L1 & (!AC1_read_latency_shift_reg[0] & ((!AC2_read_latency_shift_reg[0]) # (!AC2_av_readdata_pre[10])))) ) ) ) # ( !AC1_av_readdata_pre[10] & ( AC4_av_readdata_pre[10] & ( (!VB2L1 & ((!AC2_read_latency_shift_reg[0]) # (!AC2_av_readdata_pre[10]))) ) ) ) # ( AC1_av_readdata_pre[10] & ( !AC4_av_readdata_pre[10] & ( (!AC1_read_latency_shift_reg[0] & ((!AC2_read_latency_shift_reg[0]) # (!AC2_av_readdata_pre[10]))) ) ) ) # ( !AC1_av_readdata_pre[10] & ( !AC4_av_readdata_pre[10] & ( (!AC2_read_latency_shift_reg[0]) # (!AC2_av_readdata_pre[10]) ) ) );


--AD1L917 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~22 at LABCELL_X18_Y7_N0
AD1L917 = ( AD1_av_ld_byte2_data[2] & ( (!MC1L30 & (!AD1_av_ld_aligning_data & AD1L916)) ) ) # ( !AD1_av_ld_byte2_data[2] & ( ((!MC1L30 & AD1L916)) # (AD1_av_ld_aligning_data) ) );


--AD1L912 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~23 at LABCELL_X18_Y5_N42
AD1L912 = ( AC1_av_readdata_pre[9] & ( AC4_av_readdata_pre[9] & ( (!VB2L1 & (!AC1_read_latency_shift_reg[0] & ((!AC2_av_readdata_pre[9]) # (!AC2_read_latency_shift_reg[0])))) ) ) ) # ( !AC1_av_readdata_pre[9] & ( AC4_av_readdata_pre[9] & ( (!VB2L1 & ((!AC2_av_readdata_pre[9]) # (!AC2_read_latency_shift_reg[0]))) ) ) ) # ( AC1_av_readdata_pre[9] & ( !AC4_av_readdata_pre[9] & ( (!AC1_read_latency_shift_reg[0] & ((!AC2_av_readdata_pre[9]) # (!AC2_read_latency_shift_reg[0]))) ) ) ) # ( !AC1_av_readdata_pre[9] & ( !AC4_av_readdata_pre[9] & ( (!AC2_av_readdata_pre[9]) # (!AC2_read_latency_shift_reg[0]) ) ) );


--AD1L913 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~24 at LABCELL_X16_Y7_N24
AD1L913 = ( EC1_data_reg[9] & ( AD1_av_ld_byte2_data[1] & ( (!AD1_av_ld_aligning_data & (ZB5_mem[0][42])) # (AD1_av_ld_aligning_data & (((AD1L702) # (AD1L876)))) ) ) ) # ( !EC1_data_reg[9] & ( AD1_av_ld_byte2_data[1] & ( (AD1_av_ld_aligning_data & ((AD1L702) # (AD1L876))) ) ) ) # ( EC1_data_reg[9] & ( !AD1_av_ld_byte2_data[1] & ( (!AD1_av_ld_aligning_data & (ZB5_mem[0][42])) # (AD1_av_ld_aligning_data & (((AD1L876 & !AD1L702)))) ) ) ) # ( !EC1_data_reg[9] & ( !AD1_av_ld_byte2_data[1] & ( (AD1L876 & (AD1_av_ld_aligning_data & !AD1L702)) ) ) );


--AD1L935 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~25 at MLABCELL_X21_Y4_N42
AD1L935 = ( AC1_av_readdata_pre[15] & ( AC2_av_readdata_pre[15] & ( (!AC1_read_latency_shift_reg[0] & (!AC2_read_latency_shift_reg[0] & ((!AC4_av_readdata_pre[15]) # (!VB2L1)))) ) ) ) # ( !AC1_av_readdata_pre[15] & ( AC2_av_readdata_pre[15] & ( (!AC2_read_latency_shift_reg[0] & ((!AC4_av_readdata_pre[15]) # (!VB2L1))) ) ) ) # ( AC1_av_readdata_pre[15] & ( !AC2_av_readdata_pre[15] & ( (!AC1_read_latency_shift_reg[0] & ((!AC4_av_readdata_pre[15]) # (!VB2L1))) ) ) ) # ( !AC1_av_readdata_pre[15] & ( !AC2_av_readdata_pre[15] & ( (!AC4_av_readdata_pre[15]) # (!VB2L1) ) ) );


--AD1L936 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~26 at LABCELL_X18_Y7_N54
AD1L936 = ( AD1L935 & ( (!AD1_av_ld_aligning_data & ((!MC1L30))) # (AD1_av_ld_aligning_data & (!AD1_av_ld_byte2_data[7])) ) ) # ( !AD1L935 & ( (!AD1_av_ld_byte2_data[7] & AD1_av_ld_aligning_data) ) );


--WD1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56 at LABCELL_X1_Y4_N39
WD1L99 = ( UD1_virtual_state_cdr & ( (!N1_irf_reg[2][0] & (!N1_irf_reg[2][1] & ((YD2_dreg[0])))) # (N1_irf_reg[2][0] & (N1_irf_reg[2][1] & (WD1_sr[35]))) ) ) # ( !UD1_virtual_state_cdr & ( WD1_sr[35] ) );


--AD1L947 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~15 at LABCELL_X13_Y7_N54
AD1L947 = ( AC4_av_readdata_pre[16] & ( AC2_read_latency_shift_reg[0] & ( (!AC2_av_readdata_pre[16] & (!VB2L1 & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[16])))) ) ) ) # ( !AC4_av_readdata_pre[16] & ( AC2_read_latency_shift_reg[0] & ( (!AC2_av_readdata_pre[16] & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[16]))) ) ) ) # ( AC4_av_readdata_pre[16] & ( !AC2_read_latency_shift_reg[0] & ( (!VB2L1 & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[16]))) ) ) ) # ( !AC4_av_readdata_pre[16] & ( !AC2_read_latency_shift_reg[0] & ( (!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[16]) ) ) );


--AD1L948 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~16 at LABCELL_X18_Y7_N9
AD1L948 = ( AD1L947 & ( (!AD1_av_ld_aligning_data & (!MC1L30)) # (AD1_av_ld_aligning_data & ((!AD1_av_ld_byte3_data[0]))) ) ) # ( !AD1L947 & ( (!AD1_av_ld_byte3_data[0] & AD1_av_ld_aligning_data) ) );


--AD1L953 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~17 at LABCELL_X16_Y6_N18
AD1L953 = ( AC4_av_readdata_pre[18] & ( AC3_av_readdata_pre[28] & ( (!AC3_read_latency_shift_reg[0] & (!VB2L1 & ((!AC2_av_readdata_pre[18]) # (!AC2_read_latency_shift_reg[0])))) ) ) ) # ( !AC4_av_readdata_pre[18] & ( AC3_av_readdata_pre[28] & ( (!AC3_read_latency_shift_reg[0] & ((!AC2_av_readdata_pre[18]) # (!AC2_read_latency_shift_reg[0]))) ) ) ) # ( AC4_av_readdata_pre[18] & ( !AC3_av_readdata_pre[28] & ( (!VB2L1 & ((!AC2_av_readdata_pre[18]) # (!AC2_read_latency_shift_reg[0]))) ) ) ) # ( !AC4_av_readdata_pre[18] & ( !AC3_av_readdata_pre[28] & ( (!AC2_av_readdata_pre[18]) # (!AC2_read_latency_shift_reg[0]) ) ) );


--AD1L954 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~18 at LABCELL_X13_Y7_N42
AD1L954 = ( AD1_av_ld_byte3_data[2] & ( (!AD1_av_ld_aligning_data & (AD1L953 & ((!AC1_av_readdata_pre[18]) # (!AC1_read_latency_shift_reg[0])))) ) ) # ( !AD1_av_ld_byte3_data[2] & ( ((AD1L953 & ((!AC1_av_readdata_pre[18]) # (!AC1_read_latency_shift_reg[0])))) # (AD1_av_ld_aligning_data) ) );


--AD1L950 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~19 at LABCELL_X13_Y7_N36
AD1L950 = ( AC4_av_readdata_pre[17] & ( AC1_av_readdata_pre[17] & ( (!VB2L1 & (!AC1_read_latency_shift_reg[0] & ((!AC2_av_readdata_pre[17]) # (!AC2_read_latency_shift_reg[0])))) ) ) ) # ( !AC4_av_readdata_pre[17] & ( AC1_av_readdata_pre[17] & ( (!AC1_read_latency_shift_reg[0] & ((!AC2_av_readdata_pre[17]) # (!AC2_read_latency_shift_reg[0]))) ) ) ) # ( AC4_av_readdata_pre[17] & ( !AC1_av_readdata_pre[17] & ( (!VB2L1 & ((!AC2_av_readdata_pre[17]) # (!AC2_read_latency_shift_reg[0]))) ) ) ) # ( !AC4_av_readdata_pre[17] & ( !AC1_av_readdata_pre[17] & ( (!AC2_av_readdata_pre[17]) # (!AC2_read_latency_shift_reg[0]) ) ) );


--AD1L951 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~20 at LABCELL_X18_Y7_N6
AD1L951 = ( AD1_av_ld_byte3_data[1] & ( (!MC1L30 & (AD1L950 & !AD1_av_ld_aligning_data)) ) ) # ( !AD1_av_ld_byte3_data[1] & ( ((!MC1L30 & AD1L950)) # (AD1_av_ld_aligning_data) ) );


--MC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~8 at LABCELL_X18_Y6_N42
MC1L8 = ( AC2_av_readdata_pre[1] & ( AC4_av_readdata_pre[1] & ( (!VB2L1 & (!AC2_read_latency_shift_reg[0] & ((!AC7_read_latency_shift_reg[0]) # (!AC7_av_readdata_pre[1])))) ) ) ) # ( !AC2_av_readdata_pre[1] & ( AC4_av_readdata_pre[1] & ( (!VB2L1 & ((!AC7_read_latency_shift_reg[0]) # (!AC7_av_readdata_pre[1]))) ) ) ) # ( AC2_av_readdata_pre[1] & ( !AC4_av_readdata_pre[1] & ( (!AC2_read_latency_shift_reg[0] & ((!AC7_read_latency_shift_reg[0]) # (!AC7_av_readdata_pre[1]))) ) ) ) # ( !AC2_av_readdata_pre[1] & ( !AC4_av_readdata_pre[1] & ( (!AC7_read_latency_shift_reg[0]) # (!AC7_av_readdata_pre[1]) ) ) );


--MC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~9 at MLABCELL_X21_Y6_N24
MC1L9 = ( EC1L6Q & ( (!AC1_av_readdata_pre[1] & (((ZB5_mem[0][42] & VB3L1)))) # (AC1_av_readdata_pre[1] & (((ZB5_mem[0][42] & VB3L1)) # (AC1_read_latency_shift_reg[0]))) ) ) # ( !EC1L6Q & ( (AC1_av_readdata_pre[1] & AC1_read_latency_shift_reg[0]) ) );


--MC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~10 at LABCELL_X18_Y6_N24
MC1L11 = ( AC2_av_readdata_pre[2] & ( AC4_av_readdata_pre[2] & ( (!VB2L1 & (!AC2_read_latency_shift_reg[0] & ((!AC7_read_latency_shift_reg[0]) # (!AC7_av_readdata_pre[2])))) ) ) ) # ( !AC2_av_readdata_pre[2] & ( AC4_av_readdata_pre[2] & ( (!VB2L1 & ((!AC7_read_latency_shift_reg[0]) # (!AC7_av_readdata_pre[2]))) ) ) ) # ( AC2_av_readdata_pre[2] & ( !AC4_av_readdata_pre[2] & ( (!AC2_read_latency_shift_reg[0] & ((!AC7_read_latency_shift_reg[0]) # (!AC7_av_readdata_pre[2]))) ) ) ) # ( !AC2_av_readdata_pre[2] & ( !AC4_av_readdata_pre[2] & ( (!AC7_read_latency_shift_reg[0]) # (!AC7_av_readdata_pre[2]) ) ) );


--MC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~11 at MLABCELL_X21_Y6_N48
MC1L12 = ( VB3L1 & ( EC1_data_reg[2] & ( ((AC1_read_latency_shift_reg[0] & AC1_av_readdata_pre[2])) # (ZB5_mem[0][42]) ) ) ) # ( !VB3L1 & ( EC1_data_reg[2] & ( (AC1_read_latency_shift_reg[0] & AC1_av_readdata_pre[2]) ) ) ) # ( VB3L1 & ( !EC1_data_reg[2] & ( (AC1_read_latency_shift_reg[0] & AC1_av_readdata_pre[2]) ) ) ) # ( !VB3L1 & ( !EC1_data_reg[2] & ( (AC1_read_latency_shift_reg[0] & AC1_av_readdata_pre[2]) ) ) );


--MC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~12 at LABCELL_X18_Y6_N54
MC1L28 = ( !AC7_read_latency_shift_reg[0] & ( AC7_av_readdata_pre[7] & ( (!AC2_read_latency_shift_reg[0] & ((!VB2L1) # ((!AC4_av_readdata_pre[7])))) # (AC2_read_latency_shift_reg[0] & (!AC2_av_readdata_pre[7] & ((!VB2L1) # (!AC4_av_readdata_pre[7])))) ) ) ) # ( AC7_read_latency_shift_reg[0] & ( !AC7_av_readdata_pre[7] & ( (!AC2_read_latency_shift_reg[0] & ((!VB2L1) # ((!AC4_av_readdata_pre[7])))) # (AC2_read_latency_shift_reg[0] & (!AC2_av_readdata_pre[7] & ((!VB2L1) # (!AC4_av_readdata_pre[7])))) ) ) ) # ( !AC7_read_latency_shift_reg[0] & ( !AC7_av_readdata_pre[7] & ( (!AC2_read_latency_shift_reg[0] & ((!VB2L1) # ((!AC4_av_readdata_pre[7])))) # (AC2_read_latency_shift_reg[0] & (!AC2_av_readdata_pre[7] & ((!VB2L1) # (!AC4_av_readdata_pre[7])))) ) ) );


--MC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~13 at LABCELL_X18_Y4_N48
MC1L29 = ( VB3L1 & ( (!AC1_read_latency_shift_reg[0] & (ZB5_mem[0][42] & ((EC1_data_reg[7])))) # (AC1_read_latency_shift_reg[0] & (((ZB5_mem[0][42] & EC1_data_reg[7])) # (AC1_av_readdata_pre[7]))) ) ) # ( !VB3L1 & ( (AC1_read_latency_shift_reg[0] & AC1_av_readdata_pre[7]) ) );


--AD1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~32 at LABCELL_X13_Y6_N51
AD1L647 = ( EC1_data_reg[12] & ( (!VB3L3 & (((VB2L2 & AC4_av_readdata_pre[12])))) # (VB3L3 & (((VB2L2 & AC4_av_readdata_pre[12])) # (ZB5_mem[0][42]))) ) ) # ( !EC1_data_reg[12] & ( (VB2L2 & AC4_av_readdata_pre[12]) ) );


--AD1L623 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~33 at LABCELL_X9_Y4_N39
AD1L623 = ( EC1_data_reg[0] & ( (!ZB5_mem[0][42] & (VB2L2 & ((AC4_av_readdata_pre[0])))) # (ZB5_mem[0][42] & (((VB2L2 & AC4_av_readdata_pre[0])) # (VB3L3))) ) ) # ( !EC1_data_reg[0] & ( (VB2L2 & AC4_av_readdata_pre[0]) ) );


--AD1L627 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~34 at LABCELL_X13_Y6_N48
AD1L627 = ( EC1_data_reg[2] & ( (!VB3L3 & (((VB2L2 & AC4_av_readdata_pre[2])))) # (VB3L3 & (((VB2L2 & AC4_av_readdata_pre[2])) # (ZB5_mem[0][42]))) ) ) # ( !EC1_data_reg[2] & ( (VB2L2 & AC4_av_readdata_pre[2]) ) );


--AD1L635 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~35 at LABCELL_X16_Y6_N3
AD1L635 = ( AC4_av_readdata_pre[6] & ( ((ZB5_mem[0][42] & (VB3L3 & EC1_data_reg[6]))) # (VB2L2) ) ) # ( !AC4_av_readdata_pre[6] & ( (ZB5_mem[0][42] & (VB3L3 & EC1_data_reg[6])) ) );


--AD1L639 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~36 at LABCELL_X13_Y6_N24
AD1L639 = ( VB2L2 & ( ((EC1_data_reg[8] & (ZB5_mem[0][42] & VB3L3))) # (AC4_av_readdata_pre[8]) ) ) # ( !VB2L2 & ( (EC1_data_reg[8] & (ZB5_mem[0][42] & VB3L3)) ) );


--AD1L637 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~37 at LABCELL_X13_Y6_N30
AD1L637 = ( AC4_av_readdata_pre[7] & ( ZB5_mem[0][42] & ( ((EC1_data_reg[7] & VB3L3)) # (VB2L2) ) ) ) # ( !AC4_av_readdata_pre[7] & ( ZB5_mem[0][42] & ( (EC1_data_reg[7] & VB3L3) ) ) ) # ( AC4_av_readdata_pre[7] & ( !ZB5_mem[0][42] & ( VB2L2 ) ) );


--AD1L641 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~38 at MLABCELL_X15_Y7_N39
AD1L641 = ( ZB5_mem[0][42] & ( (!EC1_data_reg[9] & (((VB2L2 & AC4_av_readdata_pre[9])))) # (EC1_data_reg[9] & (((VB2L2 & AC4_av_readdata_pre[9])) # (VB3L3))) ) ) # ( !ZB5_mem[0][42] & ( (VB2L2 & AC4_av_readdata_pre[9]) ) );


--AD1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~39 at LABCELL_X13_Y6_N18
AD1L643 = ( VB3L3 & ( (!ZB5_mem[0][42] & (((VB2L2 & AC4_av_readdata_pre[10])))) # (ZB5_mem[0][42] & (((VB2L2 & AC4_av_readdata_pre[10])) # (EC1_data_reg[10]))) ) ) # ( !VB3L3 & ( (VB2L2 & AC4_av_readdata_pre[10]) ) );


--AD1L919 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~27 at MLABCELL_X15_Y6_N6
AD1L919 = ( !AC2_av_readdata_pre[11] & ( AC2_read_latency_shift_reg[0] & ( (!EC1_data_reg[11] & (((!AC4_av_readdata_pre[11]) # (!VB2L1)))) # (EC1_data_reg[11] & (!ZB5_mem[0][42] & ((!AC4_av_readdata_pre[11]) # (!VB2L1)))) ) ) ) # ( AC2_av_readdata_pre[11] & ( !AC2_read_latency_shift_reg[0] & ( (!EC1_data_reg[11] & (((!AC4_av_readdata_pre[11]) # (!VB2L1)))) # (EC1_data_reg[11] & (!ZB5_mem[0][42] & ((!AC4_av_readdata_pre[11]) # (!VB2L1)))) ) ) ) # ( !AC2_av_readdata_pre[11] & ( !AC2_read_latency_shift_reg[0] & ( (!EC1_data_reg[11] & (((!AC4_av_readdata_pre[11]) # (!VB2L1)))) # (EC1_data_reg[11] & (!ZB5_mem[0][42] & ((!AC4_av_readdata_pre[11]) # (!VB2L1)))) ) ) );


--AD1L920 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~28 at MLABCELL_X15_Y6_N48
AD1L920 = (!AC2_read_latency_shift_reg[0] & (VB2L1 & (AC4_av_readdata_pre[11]))) # (AC2_read_latency_shift_reg[0] & (((VB2L1 & AC4_av_readdata_pre[11])) # (AC2_av_readdata_pre[11])));


--AD1L921 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~29 at LABCELL_X16_Y7_N51
AD1L921 = ( AD1_av_ld_byte2_data[3] & ( AD1_av_ld_aligning_data & ( (AD1L702) # (AD1L876) ) ) ) # ( !AD1_av_ld_byte2_data[3] & ( AD1_av_ld_aligning_data & ( (AD1L876 & !AD1L702) ) ) ) # ( AD1_av_ld_byte2_data[3] & ( !AD1_av_ld_aligning_data & ( AD1L920 ) ) ) # ( !AD1_av_ld_byte2_data[3] & ( !AD1_av_ld_aligning_data & ( AD1L920 ) ) );


--AD1L967 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~21 at MLABCELL_X15_Y6_N0
AD1L967 = ( AC4_av_readdata_pre[23] & ( AC2_av_readdata_pre[23] & ( (AC2_read_latency_shift_reg[0]) # (VB2L1) ) ) ) # ( !AC4_av_readdata_pre[23] & ( AC2_av_readdata_pre[23] & ( AC2_read_latency_shift_reg[0] ) ) ) # ( AC4_av_readdata_pre[23] & ( !AC2_av_readdata_pre[23] & ( VB2L1 ) ) );


--MC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~14 at MLABCELL_X15_Y3_N54
MC1L5 = ( !AC6_av_readdata_pre[0] & ( AC6L5Q & ( (!AC7_av_readdata_pre[0] & (((!AC4_av_readdata_pre[0]) # (!VB2L1)))) # (AC7_av_readdata_pre[0] & (!AC7_read_latency_shift_reg[0] & ((!AC4_av_readdata_pre[0]) # (!VB2L1)))) ) ) ) # ( AC6_av_readdata_pre[0] & ( !AC6L5Q & ( (!AC7_av_readdata_pre[0] & (((!AC4_av_readdata_pre[0]) # (!VB2L1)))) # (AC7_av_readdata_pre[0] & (!AC7_read_latency_shift_reg[0] & ((!AC4_av_readdata_pre[0]) # (!VB2L1)))) ) ) ) # ( !AC6_av_readdata_pre[0] & ( !AC6L5Q & ( (!AC7_av_readdata_pre[0] & (((!AC4_av_readdata_pre[0]) # (!VB2L1)))) # (AC7_av_readdata_pre[0] & (!AC7_read_latency_shift_reg[0] & ((!AC4_av_readdata_pre[0]) # (!VB2L1)))) ) ) );


--MC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~15 at MLABCELL_X15_Y3_N42
MC1L6 = ( MC1L5 & ( AC2_av_readdata_pre[0] & ( (!AC2_read_latency_shift_reg[0] & (!MC1L30 & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[0])))) ) ) ) # ( MC1L5 & ( !AC2_av_readdata_pre[0] & ( (!MC1L30 & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[0]))) ) ) );


--AD1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~40 at MLABCELL_X15_Y6_N45
AD1L645 = (AD1L274 & ((!VB2L2) # (!AC4_av_readdata_pre[11])));


--AD1L649 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~41 at MLABCELL_X15_Y6_N42
AD1L649 = (AD1L274 & ((!VB2L2) # (!AC4_av_readdata_pre[13])));


--AD1L651 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~42 at MLABCELL_X15_Y7_N45
AD1L651 = ( AC4_av_readdata_pre[14] & ( (!VB2L2 & !AD1_intr_req) ) ) # ( !AC4_av_readdata_pre[14] & ( !AD1_intr_req ) );


--AD1L653 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~43 at LABCELL_X17_Y6_N39
AD1L653 = ( VB2L2 & ( (AD1L274 & !AC4_av_readdata_pre[15]) ) ) # ( !VB2L2 & ( AD1L274 ) );


--AD1L625 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~44 at LABCELL_X18_Y6_N6
AD1L625 = ( VB2L2 & ( (AD1L274 & !AC4_av_readdata_pre[1]) ) ) # ( !VB2L2 & ( AD1L274 ) );


--AD1L629 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~45 at LABCELL_X17_Y6_N54
AD1L629 = ( VB2L2 & ( (!AC4_av_readdata_pre[3] & AD1L274) ) ) # ( !VB2L2 & ( AD1L274 ) );


--AD1L631 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~46 at LABCELL_X16_Y6_N0
AD1L631 = ( AC4_av_readdata_pre[4] & ( (!VB2L2 & AD1L274) ) ) # ( !AC4_av_readdata_pre[4] & ( AD1L274 ) );


--AD1L633 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~47 at LABCELL_X17_Y6_N36
AD1L633 = ( VB2L2 & ( (AD1L274 & !AC4_av_readdata_pre[5]) ) ) # ( !VB2L2 & ( AD1L274 ) );


--MC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~16 at LABCELL_X12_Y6_N48
MC1L14 = ( AC4_av_readdata_pre[3] & ( AC1_av_readdata_pre[3] & ( (!VB2L1 & (!AC1_read_latency_shift_reg[0] & ((!AC2_av_readdata_pre[3]) # (!AC2_read_latency_shift_reg[0])))) ) ) ) # ( !AC4_av_readdata_pre[3] & ( AC1_av_readdata_pre[3] & ( (!AC1_read_latency_shift_reg[0] & ((!AC2_av_readdata_pre[3]) # (!AC2_read_latency_shift_reg[0]))) ) ) ) # ( AC4_av_readdata_pre[3] & ( !AC1_av_readdata_pre[3] & ( (!VB2L1 & ((!AC2_av_readdata_pre[3]) # (!AC2_read_latency_shift_reg[0]))) ) ) ) # ( !AC4_av_readdata_pre[3] & ( !AC1_av_readdata_pre[3] & ( (!AC2_av_readdata_pre[3]) # (!AC2_read_latency_shift_reg[0]) ) ) );


--MC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~17 at LABCELL_X18_Y6_N15
MC1L15 = ( AC7_read_latency_shift_reg[0] & ( ((ZB5_mem[0][42] & (EC1L9Q & VB3L1))) # (AC7_av_readdata_pre[3]) ) ) # ( !AC7_read_latency_shift_reg[0] & ( (ZB5_mem[0][42] & (EC1L9Q & VB3L1)) ) );


--MC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~18 at LABCELL_X16_Y6_N24
MC1L17 = ( !AC4_av_readdata_pre[4] & ( VB2L1 & ( (!AC2_av_readdata_pre[4] & (((!AC7_read_latency_shift_reg[0]) # (!AC7_av_readdata_pre[4])))) # (AC2_av_readdata_pre[4] & (!AC2_read_latency_shift_reg[0] & ((!AC7_read_latency_shift_reg[0]) # (!AC7_av_readdata_pre[4])))) ) ) ) # ( AC4_av_readdata_pre[4] & ( !VB2L1 & ( (!AC2_av_readdata_pre[4] & (((!AC7_read_latency_shift_reg[0]) # (!AC7_av_readdata_pre[4])))) # (AC2_av_readdata_pre[4] & (!AC2_read_latency_shift_reg[0] & ((!AC7_read_latency_shift_reg[0]) # (!AC7_av_readdata_pre[4])))) ) ) ) # ( !AC4_av_readdata_pre[4] & ( !VB2L1 & ( (!AC2_av_readdata_pre[4] & (((!AC7_read_latency_shift_reg[0]) # (!AC7_av_readdata_pre[4])))) # (AC2_av_readdata_pre[4] & (!AC2_read_latency_shift_reg[0] & ((!AC7_read_latency_shift_reg[0]) # (!AC7_av_readdata_pre[4])))) ) ) );


--MC1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~19 at LABCELL_X16_Y6_N6
MC1L18 = ( AC3_read_latency_shift_reg[0] & ( EC1_data_reg[4] & ( (!AC3_av_readdata_pre[28] & (!ZB5_mem[0][42] & ((!AC1_av_readdata_pre[4]) # (!AC1_read_latency_shift_reg[0])))) ) ) ) # ( !AC3_read_latency_shift_reg[0] & ( EC1_data_reg[4] & ( (!ZB5_mem[0][42] & ((!AC1_av_readdata_pre[4]) # (!AC1_read_latency_shift_reg[0]))) ) ) ) # ( AC3_read_latency_shift_reg[0] & ( !EC1_data_reg[4] & ( (!AC3_av_readdata_pre[28] & ((!AC1_av_readdata_pre[4]) # (!AC1_read_latency_shift_reg[0]))) ) ) ) # ( !AC3_read_latency_shift_reg[0] & ( !EC1_data_reg[4] & ( (!AC1_av_readdata_pre[4]) # (!AC1_read_latency_shift_reg[0]) ) ) );


--MC1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~20 at LABCELL_X16_Y6_N48
MC1L19 = (!AC3_read_latency_shift_reg[0] & (AC1_read_latency_shift_reg[0] & ((AC1_av_readdata_pre[4])))) # (AC3_read_latency_shift_reg[0] & (((AC1_read_latency_shift_reg[0] & AC1_av_readdata_pre[4])) # (AC3_av_readdata_pre[28])));


--MC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~21 at LABCELL_X18_Y6_N36
MC1L21 = ( AC4_av_readdata_pre[5] & ( AC2_read_latency_shift_reg[0] & ( (!AC2_av_readdata_pre[5] & (!VB2L1 & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[5])))) ) ) ) # ( !AC4_av_readdata_pre[5] & ( AC2_read_latency_shift_reg[0] & ( (!AC2_av_readdata_pre[5] & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[5]))) ) ) ) # ( AC4_av_readdata_pre[5] & ( !AC2_read_latency_shift_reg[0] & ( (!VB2L1 & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[5]))) ) ) ) # ( !AC4_av_readdata_pre[5] & ( !AC2_read_latency_shift_reg[0] & ( (!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[5]) ) ) );


--MC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~22 at LABCELL_X18_Y6_N33
MC1L22 = ( ZB5_mem[0][42] & ( (!AC7_av_readdata_pre[5] & (((VB3L1 & EC1L12Q)))) # (AC7_av_readdata_pre[5] & (((VB3L1 & EC1L12Q)) # (AC7_read_latency_shift_reg[0]))) ) ) # ( !ZB5_mem[0][42] & ( (AC7_av_readdata_pre[5] & AC7_read_latency_shift_reg[0]) ) );


--MC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~23 at LABCELL_X16_Y6_N12
MC1L24 = ( !AC4_av_readdata_pre[6] & ( VB2L1 & ( (!AC7_read_latency_shift_reg[0] & ((!AC2_read_latency_shift_reg[0]) # ((!AC2_av_readdata_pre[6])))) # (AC7_read_latency_shift_reg[0] & (!AC7_av_readdata_pre[6] & ((!AC2_read_latency_shift_reg[0]) # (!AC2_av_readdata_pre[6])))) ) ) ) # ( AC4_av_readdata_pre[6] & ( !VB2L1 & ( (!AC7_read_latency_shift_reg[0] & ((!AC2_read_latency_shift_reg[0]) # ((!AC2_av_readdata_pre[6])))) # (AC7_read_latency_shift_reg[0] & (!AC7_av_readdata_pre[6] & ((!AC2_read_latency_shift_reg[0]) # (!AC2_av_readdata_pre[6])))) ) ) ) # ( !AC4_av_readdata_pre[6] & ( !VB2L1 & ( (!AC7_read_latency_shift_reg[0] & ((!AC2_read_latency_shift_reg[0]) # ((!AC2_av_readdata_pre[6])))) # (AC7_read_latency_shift_reg[0] & (!AC7_av_readdata_pre[6] & ((!AC2_read_latency_shift_reg[0]) # (!AC2_av_readdata_pre[6])))) ) ) );


--MC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~24 at MLABCELL_X21_Y6_N54
MC1L25 = ( !EC1_data_reg[6] & ( ZB5_mem[0][42] & ( (!AC3_read_latency_shift_reg[0] & ((!AC1_av_readdata_pre[6]) # ((!AC1_read_latency_shift_reg[0])))) # (AC3_read_latency_shift_reg[0] & (!AC3_av_readdata_pre[25] & ((!AC1_av_readdata_pre[6]) # (!AC1_read_latency_shift_reg[0])))) ) ) ) # ( EC1_data_reg[6] & ( !ZB5_mem[0][42] & ( (!AC3_read_latency_shift_reg[0] & ((!AC1_av_readdata_pre[6]) # ((!AC1_read_latency_shift_reg[0])))) # (AC3_read_latency_shift_reg[0] & (!AC3_av_readdata_pre[25] & ((!AC1_av_readdata_pre[6]) # (!AC1_read_latency_shift_reg[0])))) ) ) ) # ( !EC1_data_reg[6] & ( !ZB5_mem[0][42] & ( (!AC3_read_latency_shift_reg[0] & ((!AC1_av_readdata_pre[6]) # ((!AC1_read_latency_shift_reg[0])))) # (AC3_read_latency_shift_reg[0] & (!AC3_av_readdata_pre[25] & ((!AC1_av_readdata_pre[6]) # (!AC1_read_latency_shift_reg[0])))) ) ) );


--MC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~25 at MLABCELL_X21_Y6_N18
MC1L26 = ( AC1_av_readdata_pre[6] & ( ((AC3_av_readdata_pre[25] & AC3_read_latency_shift_reg[0])) # (AC1_read_latency_shift_reg[0]) ) ) # ( !AC1_av_readdata_pre[6] & ( (AC3_av_readdata_pre[25] & AC3_read_latency_shift_reg[0]) ) );


--AD1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3 at LABCELL_X16_Y11_N30
AD1L209 = ( AD1_D_iw[14] & ( AD1_D_iw[15] & ( (AD1_D_iw[11] & (AD1_D_iw[13] & (AD1_D_iw[16] & !AD1_D_iw[12]))) ) ) ) # ( AD1_D_iw[14] & ( !AD1_D_iw[15] & ( (AD1_D_iw[13] & (AD1_D_iw[16] & !AD1_D_iw[12])) ) ) ) # ( !AD1_D_iw[14] & ( !AD1_D_iw[15] & ( (AD1_D_iw[13] & (AD1_D_iw[16] & ((!AD1_D_iw[12]) # (AD1_D_iw[11])))) ) ) );


--AD1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0 at LABCELL_X13_Y8_N45
AD1L197 = ( AD1_D_iw[4] & ( (!AD1_D_iw[3] & (!AD1_D_iw[0] & (!AD1_D_iw[1] $ (AD1_D_iw[2])))) ) );


--AD1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1 at LABCELL_X11_Y9_N12
AD1L198 = ( AD1_D_iw[16] & ( AD1_D_iw[15] & ( (!AD1_D_iw[12] & (!AD1_D_iw[13] & (!AD1_D_iw[11] $ (AD1_D_iw[14])))) ) ) ) # ( !AD1_D_iw[16] & ( AD1_D_iw[15] & ( (!AD1_D_iw[12] & (!AD1_D_iw[11] & (!AD1_D_iw[13] & !AD1_D_iw[14]))) ) ) ) # ( AD1_D_iw[16] & ( !AD1_D_iw[15] & ( (!AD1_D_iw[12] & (!AD1_D_iw[11] & (!AD1_D_iw[13] & AD1_D_iw[14]))) ) ) ) # ( !AD1_D_iw[16] & ( !AD1_D_iw[15] & ( (!AD1_D_iw[12] & (!AD1_D_iw[11] & (!AD1_D_iw[13] & AD1_D_iw[14]))) ) ) );


--AD1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2 at LABCELL_X11_Y9_N24
AD1L236 = ( AD1_D_iw[14] & ( (!AD1_D_iw[12] & (AD1_D_iw[13] & (!AD1_D_iw[15] $ (!AD1_D_iw[16])))) ) );


--AD1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3 at LABCELL_X16_Y11_N33
AD1L237 = ( AD1_D_iw[15] & ( AD1_D_iw[14] & ( (AD1_D_iw[11] & (AD1_D_iw[13] & (!AD1_D_iw[12] & AD1_D_iw[16]))) ) ) ) # ( AD1_D_iw[15] & ( !AD1_D_iw[14] & ( (AD1_D_iw[13] & (!AD1_D_iw[12] & AD1_D_iw[16])) ) ) ) # ( !AD1_D_iw[15] & ( !AD1_D_iw[14] & ( (AD1_D_iw[13] & (AD1_D_iw[16] & ((!AD1_D_iw[12]) # (AD1_D_iw[11])))) ) ) );


--AD1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0 at LABCELL_X17_Y8_N0
AD1L225 = ( AD1_D_iw[2] & ( (AD1_D_iw[1] & (AD1_D_iw[0] & ((!AD1_D_iw[4]) # (!AD1_D_iw[3])))) ) ) # ( !AD1_D_iw[2] & ( (AD1_D_iw[1] & (!AD1_D_iw[4] & AD1_D_iw[0])) ) );


--AD1L304 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~1 at LABCELL_X17_Y8_N54
AD1L304 = ( AD1_D_iw[0] & ( (AD1_D_iw[2] & (!AD1_D_iw[1] & ((!AD1_D_iw[4]) # (!AD1_D_iw[3])))) ) );


--AD1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4 at LABCELL_X11_Y8_N0
AD1L210 = ( AD1_D_iw[5] & ( AD1_D_iw[0] & ( (!AD1_D_iw[4] & (!AD1_D_iw[2] & !AD1_D_iw[1])) ) ) ) # ( !AD1_D_iw[5] & ( AD1_D_iw[0] & ( (AD1_D_iw[4] & (AD1_D_iw[2] & AD1_D_iw[3])) ) ) ) # ( AD1_D_iw[5] & ( !AD1_D_iw[0] & ( (!AD1_D_iw[4] & (!AD1_D_iw[2] & (!AD1_D_iw[3] & AD1_D_iw[1]))) ) ) );


--AD1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5 at LABCELL_X11_Y8_N42
AD1L211 = ( !AD1_D_iw[5] & ( AD1_D_iw[3] & ( (!AD1_D_iw[2] & (!AD1_D_iw[0] $ (!AD1_D_iw[1]))) ) ) ) # ( !AD1_D_iw[5] & ( !AD1_D_iw[3] & ( (!AD1_D_iw[2] & (AD1_D_iw[4] & (!AD1_D_iw[0] $ (!AD1_D_iw[1])))) ) ) );


--AD1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6 at LABCELL_X11_Y8_N18
AD1L212 = ( AD1_D_iw[5] & ( AD1_D_iw[0] & ( (AD1_D_iw[4] & ((!AD1_D_iw[2] & ((!AD1_D_iw[1]))) # (AD1_D_iw[2] & (AD1_D_iw[3])))) ) ) ) # ( AD1_D_iw[5] & ( !AD1_D_iw[0] & ( (AD1_D_iw[4] & (AD1_D_iw[3] & (!AD1_D_iw[2] $ (AD1_D_iw[1])))) ) ) );


--AD1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1 at LABCELL_X11_Y9_N33
AD1L218 = ( AD1_D_iw[16] & ( AD1_D_iw[12] & ( (!AD1_D_iw[15] & (AD1_D_iw[11] & (!AD1_D_iw[14] & AD1_D_iw[13]))) ) ) ) # ( AD1_D_iw[16] & ( !AD1_D_iw[12] & ( (!AD1_D_iw[15] & (AD1_D_iw[13] & ((!AD1_D_iw[11]) # (!AD1_D_iw[14])))) ) ) );


--AD1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2 at LABCELL_X13_Y11_N6
AD1L219 = ( AD1_D_iw[16] & ( AD1_D_iw[14] & ( (!AD1_D_iw[15] & (AD1_D_iw[12] & ((!AD1_D_iw[13]) # (AD1_D_iw[11])))) # (AD1_D_iw[15] & ((!AD1_D_iw[12] & (!AD1_D_iw[11])) # (AD1_D_iw[12] & ((AD1_D_iw[13]))))) ) ) ) # ( !AD1_D_iw[16] & ( AD1_D_iw[14] & ( (!AD1_D_iw[15] & (AD1_D_iw[12] & (!AD1_D_iw[11] $ (AD1_D_iw[13])))) # (AD1_D_iw[15] & (AD1_D_iw[11] & (!AD1_D_iw[12] $ (AD1_D_iw[13])))) ) ) ) # ( AD1_D_iw[16] & ( !AD1_D_iw[14] & ( (!AD1_D_iw[11] & (((AD1_D_iw[12] & !AD1_D_iw[13])))) # (AD1_D_iw[11] & ((!AD1_D_iw[15] & ((!AD1_D_iw[13]))) # (AD1_D_iw[15] & (AD1_D_iw[12])))) ) ) ) # ( !AD1_D_iw[16] & ( !AD1_D_iw[14] & ( (!AD1_D_iw[12] & (!AD1_D_iw[15] $ (((AD1_D_iw[13]) # (AD1_D_iw[11]))))) # (AD1_D_iw[12] & (((AD1_D_iw[11] & AD1_D_iw[13])))) ) ) );


--AD1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3 at LABCELL_X16_Y11_N36
AD1L220 = ( AD1_D_iw[11] & ( AD1_D_iw[14] & ( (!AD1_D_iw[13] & ((!AD1_D_iw[15] & (AD1_D_iw[12] & AD1_D_iw[16])) # (AD1_D_iw[15] & (!AD1_D_iw[12] & !AD1_D_iw[16])))) ) ) ) # ( !AD1_D_iw[11] & ( AD1_D_iw[14] & ( (!AD1_D_iw[15] & (AD1_D_iw[12] & (AD1_D_iw[16] & !AD1_D_iw[13]))) ) ) ) # ( AD1_D_iw[11] & ( !AD1_D_iw[14] & ( (!AD1_D_iw[15] & (AD1_D_iw[16] & !AD1_D_iw[13])) ) ) ) # ( !AD1_D_iw[11] & ( !AD1_D_iw[14] & ( (!AD1_D_iw[15] & (AD1_D_iw[12] & (AD1_D_iw[16] & !AD1_D_iw[13]))) ) ) );


--AD1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4 at LABCELL_X16_Y11_N42
AD1L221 = ( AD1_D_iw[11] & ( AD1_D_iw[14] & ( (!AD1_D_iw[15] & (AD1_D_iw[12] & (!AD1_D_iw[16] & AD1_D_iw[13]))) ) ) ) # ( !AD1_D_iw[11] & ( AD1_D_iw[14] & ( (!AD1_D_iw[15] & (AD1_D_iw[12] & (!AD1_D_iw[16] & !AD1_D_iw[13]))) ) ) ) # ( AD1_D_iw[11] & ( !AD1_D_iw[14] & ( (AD1_D_iw[15] & (!AD1_D_iw[12] & !AD1_D_iw[16])) ) ) ) # ( !AD1_D_iw[11] & ( !AD1_D_iw[14] & ( (!AD1_D_iw[12] & (!AD1_D_iw[16] & (!AD1_D_iw[15] $ (AD1_D_iw[13])))) ) ) );


--AD1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5 at LABCELL_X16_Y11_N0
AD1L222 = ( AD1_D_iw[11] & ( AD1_D_iw[14] & ( (!AD1_D_iw[15] & (AD1_D_iw[12] & (AD1_D_iw[16] & AD1_D_iw[13]))) ) ) ) # ( !AD1_D_iw[11] & ( AD1_D_iw[14] & ( (AD1_D_iw[15] & (!AD1_D_iw[12] & AD1_D_iw[16])) ) ) ) # ( AD1_D_iw[11] & ( !AD1_D_iw[14] & ( (AD1_D_iw[15] & (AD1_D_iw[12] & AD1_D_iw[16])) ) ) ) # ( !AD1_D_iw[11] & ( !AD1_D_iw[14] & ( (AD1_D_iw[15] & (AD1_D_iw[12] & (AD1_D_iw[16] & !AD1_D_iw[13]))) ) ) );


--AD1L193 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0 at LABCELL_X17_Y8_N24
AD1L193 = ( AD1_D_iw[4] & ( AD1_D_iw[1] & ( (AD1_D_iw[3] & (!AD1_D_iw[0] & (!AD1_D_iw[5] $ (!AD1_D_iw[2])))) ) ) ) # ( !AD1_D_iw[4] & ( AD1_D_iw[1] & ( (!AD1_D_iw[0] & AD1_D_iw[2]) ) ) ) # ( AD1_D_iw[4] & ( !AD1_D_iw[1] & ( (!AD1_D_iw[5] & (AD1_D_iw[3] & (!AD1_D_iw[0] & !AD1_D_iw[2]))) ) ) ) # ( !AD1_D_iw[4] & ( !AD1_D_iw[1] & ( (!AD1_D_iw[0] & (!AD1_D_iw[2] & ((AD1_D_iw[3]) # (AD1_D_iw[5])))) ) ) );


--AD1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1 at LABCELL_X17_Y8_N6
AD1L194 = ( AD1_D_iw[4] & ( AD1_D_iw[1] & ( (!AD1_D_iw[5] & (AD1_D_iw[3] & (!AD1_D_iw[0] & AD1_D_iw[2]))) ) ) ) # ( !AD1_D_iw[4] & ( AD1_D_iw[1] & ( (!AD1_D_iw[0] & AD1_D_iw[2]) ) ) ) # ( AD1_D_iw[4] & ( !AD1_D_iw[1] & ( (!AD1_D_iw[5] & (AD1_D_iw[3] & (!AD1_D_iw[0] & !AD1_D_iw[2]))) ) ) ) # ( !AD1_D_iw[4] & ( !AD1_D_iw[1] & ( (!AD1_D_iw[0] & (!AD1_D_iw[2] & ((AD1_D_iw[3]) # (AD1_D_iw[5])))) ) ) );


--AD1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~2 at LABCELL_X17_Y8_N15
AD1L195 = ( AD1L193 & ( (AD1L196) # (AD1L194) ) ) # ( !AD1L193 & ( (AD1L194 & !AD1L196) ) );


--AD1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2 at LABCELL_X13_Y8_N42
AD1L199 = ( !AD1_D_iw[4] & ( (AD1_D_iw[3] & (!AD1_D_iw[0] & (!AD1_D_iw[1] $ (AD1_D_iw[2])))) ) );


--AD1L196 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~3 at LABCELL_X16_Y11_N6
AD1L196 = ( !AD1_D_iw[11] & ( AD1_D_iw[14] & ( (!AD1_D_iw[12] & (!AD1_D_iw[13] & ((!AD1_D_iw[15]) # (!AD1_D_iw[16])))) ) ) ) # ( !AD1_D_iw[11] & ( !AD1_D_iw[14] & ( (!AD1_D_iw[15] & (!AD1_D_iw[12] & (AD1_D_iw[16] & !AD1_D_iw[13]))) ) ) );


--AD1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1 at LABCELL_X17_Y8_N42
AD1L227 = ( AD1_D_iw[3] & ( AD1_D_iw[0] & ( AD1L226 ) ) ) # ( !AD1_D_iw[3] & ( AD1_D_iw[0] & ( AD1L226 ) ) ) # ( AD1_D_iw[3] & ( !AD1_D_iw[0] & ( ((!AD1_D_iw[1] & AD1_D_iw[2])) # (AD1L226) ) ) ) # ( !AD1_D_iw[3] & ( !AD1_D_iw[0] & ( ((AD1_D_iw[4] & (!AD1_D_iw[1] & AD1_D_iw[2]))) # (AD1L226) ) ) );


--AD1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2 at LABCELL_X11_Y8_N12
AD1L228 = ( !AD1_D_iw[5] & ( !AD1_D_iw[0] & ( (!AD1_D_iw[1] & (AD1_D_iw[2] & ((AD1_D_iw[3]) # (AD1_D_iw[4])))) ) ) );


--AD1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0 at LABCELL_X16_Y11_N24
AD1L241 = ( AD1_D_iw[11] & ( AD1_D_iw[14] & ( (AD1_D_iw[12] & (!AD1_D_iw[13] & ((!AD1_D_iw[16]) # (AD1_D_iw[15])))) ) ) ) # ( !AD1_D_iw[11] & ( AD1_D_iw[14] & ( (AD1_D_iw[15] & (AD1_D_iw[12] & !AD1_D_iw[13])) ) ) ) # ( AD1_D_iw[11] & ( !AD1_D_iw[14] & ( (AD1_D_iw[12] & (!AD1_D_iw[16] & !AD1_D_iw[13])) ) ) ) # ( !AD1_D_iw[11] & ( !AD1_D_iw[14] & ( (AD1_D_iw[12] & (!AD1_D_iw[16] & !AD1_D_iw[13])) ) ) );


--AD1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1 at LABCELL_X17_Y11_N48
AD1L242 = ( AD1L241 & ( AD1L572 ) );


--AD1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~2 at LABCELL_X16_Y11_N18
AD1L243 = ( AD1_D_iw[15] & ( AD1_D_iw[14] & ( (!AD1_D_iw[16] & (AD1_D_iw[12] & (AD1_D_iw[11] & !AD1_D_iw[13]))) ) ) ) # ( AD1_D_iw[15] & ( !AD1_D_iw[14] & ( (!AD1_D_iw[16] & (AD1_D_iw[12] & !AD1_D_iw[13])) ) ) );


--AB1L10 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0 at LABCELL_X10_Y7_N24
AB1L10 = ( !AB1_altera_reset_synchronizer_int_chain[3] );


--EB1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 at LABCELL_X2_Y1_N54
EB1L62 = AMPP_FUNCTION(!U1_t_dav);


--RC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X13_Y4_N9
RC2L7 = ( !RC2L3 );


--XB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress~0 at LABCELL_X13_Y4_N0
XB2L5 = !XB2L41;


--RC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X12_Y5_N33
RC1L7 = ( !RC1L3 );


--XB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress~0 at LABCELL_X11_Y3_N9
XB1L3 = ( !XB1L56 );


--AC3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[28]~0 at MLABCELL_X15_Y3_N39
AC3L5 = !AD1_W_alu_result[2];


--HD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0 at LABCELL_X9_Y4_N3
HD1L5 = ( !DD1_writedata[0] );


--AC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 at MLABCELL_X21_Y4_N24
AC1L23 = ( !NB1_b_full );


--EB1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0 at LABCELL_X13_Y1_N57
EB1L41 = AMPP_FUNCTION(!EB1_read);


--EB1L111 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0 at LABCELL_X7_Y3_N54
EB1L111 = AMPP_FUNCTION(!EB1_write);


--GE2L5 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 at LABCELL_X9_Y2_N30
GE2L5 = GND;


--A1L132 is ~GND at LABCELL_X18_Y4_N36
A1L132 = GND;


--EB1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell at LABCELL_X2_Y1_N12
EB1L18 = AMPP_FUNCTION(!EB1_count[9]);


--AD1L388 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell at LABCELL_X19_Y7_N3
AD1L388 = !AD1_E_shift_rot_cnt[0];


--TD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell at MLABCELL_X6_Y5_N54
TD1L3 = ( !TD1L2 );


--A1L7 is altera_internal_jtag~TDO at JTAG_X0_Y2_N3
A1L7 = EQUATION NOT SUPPORTED;

--A1L8 is altera_internal_jtag~TMSUTAP at JTAG_X0_Y2_N3
A1L8 = EQUATION NOT SUPPORTED;

--A1L5 is altera_internal_jtag~TCKUTAP at JTAG_X0_Y2_N3
A1L5 = EQUATION NOT SUPPORTED;

--A1L6 is altera_internal_jtag~TDIUTAP at JTAG_X0_Y2_N3
A1L6 = EQUATION NOT SUPPORTED;


--Q1_state[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1] at FF_X2_Y3_N38
--register power-up is low

Q1_state[1] = AMPP_FUNCTION(A1L5, Q1L20, A1L8, GND);


--Q1_state[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] at FF_X1_Y1_N5
--register power-up is low

Q1_state[4] = AMPP_FUNCTION(A1L5, Q1L23, A1L8, GND);


--Q1_state[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6] at FF_X1_Y1_N23
--register power-up is low

Q1_state[6] = AMPP_FUNCTION(A1L5, Q1L25, A1L8, GND);


--Q1_state[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] at FF_X2_Y3_N59
--register power-up is low

Q1_state[11] = AMPP_FUNCTION(A1L5, Q1L29, A1L8, GND);


--Q1_state[13] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] at FF_X1_Y1_N40
--register power-up is low

Q1_state[13] = AMPP_FUNCTION(A1L5, Q1L31, A1L8, GND);


--N1_irsr_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] at FF_X3_Y2_N37
--register power-up is low

N1_irsr_reg[0] = AMPP_FUNCTION(A1L5, N1L79, N1L66Q, !N1_clr_reg, !Q1_state[3], N1L69);


--N1_irsr_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] at FF_X3_Y2_N32
--register power-up is low

N1_irsr_reg[1] = AMPP_FUNCTION(A1L5, N1L81, N1_irsr_reg[2], !N1_clr_reg, !Q1_state[3], N1L69);


--Q1_tms_cnt[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] at FF_X3_Y3_N38
--register power-up is low

Q1_tms_cnt[2] = AMPP_FUNCTION(A1L5, Q1L38, !A1L8, GND);


--Q1_tms_cnt[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] at FF_X3_Y3_N40
--register power-up is low

Q1_tms_cnt[1] = AMPP_FUNCTION(A1L5, Q1L40, !A1L8, GND);


--P1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~8 at MLABCELL_X6_Y2_N0
P1L29 = AMPP_FUNCTION(!P1L10Q, !P1_clear_signal, !A1L6, !P1_word_counter[1], !Q1_state[4], !P1_word_counter[0], !P1_word_counter[2]);


--N1L75 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 at MLABCELL_X3_Y2_N48
N1L75 = AMPP_FUNCTION(!GE2L5, !N1_virtual_ir_scan_reg, !GE2L5, !A1L6, !Q1_state[3], !N1_irsr_reg[6], !Q1_state[4]);


--N1_tdo is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo at FF_X1_Y2_N50
--register power-up is low

N1_tdo = AMPP_FUNCTION(!A1L5, N1L146);


--H1_splitter_nodes_receive_0[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3] at FF_X1_Y1_N8
--register power-up is low

H1_splitter_nodes_receive_0[3] = AMPP_FUNCTION(A1L5, N1L117, !N1_clr_reg, N1L118);


--N1_virtual_ir_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg at FF_X2_Y3_N26
--register power-up is low

N1_virtual_ir_scan_reg = AMPP_FUNCTION(A1L5, N1L22, Q1_state[0], N1L148);


--N1_clr_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg at FF_X2_Y3_N11
--register power-up is low

N1_clr_reg = AMPP_FUNCTION(A1L5, N1L2);


--Q1_state[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] at FF_X2_Y3_N17
--register power-up is low

Q1_state[0] = AMPP_FUNCTION(A1L5, Q1L19, GND);


--Q1_state[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] at FF_X1_Y2_N2
--register power-up is low

Q1_state[2] = AMPP_FUNCTION(A1L5, Q1L21);


--Q1_state[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] at FF_X1_Y1_N50
--register power-up is low

Q1_state[3] = AMPP_FUNCTION(A1L5, Q1L22);


--Q1_state[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] at FF_X1_Y2_N20
--register power-up is low

Q1_state[5] = AMPP_FUNCTION(A1L5, Q1L24, GND);


--Q1_state[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] at FF_X1_Y2_N5
--register power-up is low

Q1_state[7] = AMPP_FUNCTION(A1L5, Q1L26);


--Q1_state[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] at FF_X1_Y2_N38
--register power-up is low

Q1_state[8] = AMPP_FUNCTION(A1L5, Q1L27, GND);


--Q1_state[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9] at FF_X1_Y2_N44
--register power-up is low

Q1_state[9] = AMPP_FUNCTION(A1L5, N1L115);


--Q1_state[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] at FF_X1_Y2_N47
--register power-up is low

Q1_state[10] = AMPP_FUNCTION(A1L5, Q1L28);


--Q1_state[12] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] at FF_X1_Y1_N56
--register power-up is low

Q1_state[12] = AMPP_FUNCTION(A1L5, Q1L30);


--Q1_state[14] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] at FF_X1_Y1_N14
--register power-up is low

Q1_state[14] = AMPP_FUNCTION(A1L5, Q1L32, GND);


--Q1_state[15] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] at FF_X1_Y2_N41
--register power-up is low

Q1_state[15] = AMPP_FUNCTION(A1L5, N1L148, GND);


--N1_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] at FF_X3_Y2_N20
--register power-up is low

N1_irf_reg[1][0] = AMPP_FUNCTION(A1L5, N1L55, !N1_clr_reg, GND);


--H1_splitter_nodes_receive_1[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3] at FF_X1_Y1_N44
--register power-up is low

H1_splitter_nodes_receive_1[3] = AMPP_FUNCTION(A1L5, N1L119, !N1_clr_reg, N1L118);


--N1_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] at FF_X4_Y3_N26
--register power-up is low

N1_irf_reg[2][0] = AMPP_FUNCTION(A1L5, N1L61, !N1_clr_reg, N1L59);


--N1_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] at FF_X4_Y3_N35
--register power-up is low

N1_irf_reg[2][1] = AMPP_FUNCTION(A1L5, N1L62, !N1_clr_reg, N1L59);


--N1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 at LABCELL_X1_Y2_N39
N1L25 = AMPP_FUNCTION(!Q1_state[4], !Q1_state[3]);


--N1_virtual_ir_tdo_sel_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] at FF_X4_Y2_N14
--register power-up is low

N1_virtual_ir_tdo_sel_reg[1] = AMPP_FUNCTION(A1L5, N1_irsr_reg[6], !N1_clr_reg, GND, N1L121);


--N1_virtual_ir_tdo_sel_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] at FF_X4_Y2_N56
--register power-up is low

N1_virtual_ir_tdo_sel_reg[0] = AMPP_FUNCTION(A1L5, N1_irsr_reg[5], !N1_clr_reg, GND, N1L121);


--N1L139 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 at LABCELL_X4_Y2_N54
N1L139 = AMPP_FUNCTION(!EB1_adapted_tdo, !N1_virtual_ir_scan_reg, !N1_virtual_ir_tdo_sel_reg[1], !N1_virtual_ir_tdo_sel_reg[0], !N1_irsr_reg[0]);


--N1_irsr_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] at FF_X3_Y2_N41
--register power-up is low

N1_irsr_reg[2] = AMPP_FUNCTION(A1L5, N1L80, !N1_clr_reg, N1L69);


--N1_irsr_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] at FF_X3_Y2_N50
--register power-up is low

N1_irsr_reg[6] = AMPP_FUNCTION(A1L5, N1L75, !N1_clr_reg);


--N1_irsr_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] at FF_X1_Y1_N25
--register power-up is low

N1_irsr_reg[5] = AMPP_FUNCTION(A1L5, N1L73, !N1_clr_reg, GND);


--N1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal11~0 at MLABCELL_X3_Y1_N21
N1L23 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_irsr_reg[5]);


--P1_WORD_SR[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] at FF_X6_Y2_N43
--register power-up is low

P1_WORD_SR[0] = AMPP_FUNCTION(A1L5, P1L23, P1L18);


--N1L140 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 at LABCELL_X4_Y2_N0
N1L140 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !N1_irsr_reg[0], !P1_WORD_SR[0], !N1_irsr_reg[1], !N1_irsr_reg[2], !N1L23);


--N1L141 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 at LABCELL_X4_Y2_N12
N1L141 = AMPP_FUNCTION(!EB1_adapted_tdo, !WD1_sr[0], !N1_virtual_ir_scan_reg, !N1_irsr_reg[5], !N1_irsr_reg[6], !N1_virtual_ir_tdo_sel_reg[1]);


--N1_tdo_bypass_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg at FF_X1_Y2_N22
--register power-up is low

N1_tdo_bypass_reg = AMPP_FUNCTION(A1L5, N1L138, GND);


--N1_hub_minor_ver_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] at FF_X4_Y2_N8
--register power-up is low

N1_hub_minor_ver_reg[0] = AMPP_FUNCTION(A1L5, N1L31, N1L25);


--N1_design_hash_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] at FF_X1_Y2_N55
--register power-up is low

N1_design_hash_reg[0] = AMPP_FUNCTION(A1L5, N1L13, N1L9);


--N1L142 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 at MLABCELL_X3_Y2_N3
N1L142 = AMPP_FUNCTION(!N1_hub_minor_ver_reg[0], !N1_irsr_reg[0], !N1_design_hash_reg[0]);


--N1L143 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 at MLABCELL_X3_Y3_N42
N1L143 = AMPP_FUNCTION(!N1_irsr_reg[2], !N1L66Q);


--N1L144 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 at LABCELL_X1_Y1_N18
N1L144 = AMPP_FUNCTION(!N1_irsr_reg[0], !N1L66Q, !N1_irsr_reg[6], !N1_irsr_reg[5], !N1_virtual_ir_scan_reg, !N1_irsr_reg[2]);


--N1L145 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 at LABCELL_X1_Y2_N21
N1L145 = AMPP_FUNCTION(!N1L142, !N1L25, !N1L143, !Q1_state[8], !N1_tdo_bypass_reg, !N1L144);


--N1L146 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 at LABCELL_X1_Y2_N48
N1L146 = AMPP_FUNCTION(!N1L145, !N1L25, !N1L140, !N1L139, !N1L141);


--N1_hub_mode_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] at FF_X3_Y2_N11
--register power-up is low

N1_hub_mode_reg[1] = AMPP_FUNCTION(A1L5, N1L38, !N1_clr_reg, GND);


--N1L116 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0 at LABCELL_X1_Y1_N15
N1L116 = AMPP_FUNCTION(!A1L8, !N1_hub_mode_reg[1], !Q1_state[2]);


--N1L117 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1 at LABCELL_X1_Y1_N6
N1L117 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1L116, !N1_irsr_reg[5], !A1L8, !A1L6, !Q1_state[4]);


--N1_virtual_dr_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg at FF_X2_Y3_N44
--register power-up is low

N1_virtual_dr_scan_reg = AMPP_FUNCTION(A1L5, N1L21, Q1_state[0], N1L148);


--N1L118 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2 at LABCELL_X2_Y3_N54
N1L118 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !N1_virtual_dr_scan_reg, !Q1_state[2], !Q1_state[4], !A1L8, !Q1_state[15]);


--N1_jtag_ir_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] at FF_X3_Y3_N1
--register power-up is low

N1_jtag_ir_reg[1] = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[2], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] at FF_X3_Y3_N55
--register power-up is low

N1_jtag_ir_reg[4] = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[5], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] at FF_X3_Y3_N28
--register power-up is low

N1_jtag_ir_reg[3] = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[4], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] at FF_X3_Y3_N4
--register power-up is low

N1_jtag_ir_reg[2] = AMPP_FUNCTION(A1L5, N1L89, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] at FF_X3_Y3_N25
--register power-up is low

N1_jtag_ir_reg[0] = AMPP_FUNCTION(A1L5, N1L86, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] at FF_X3_Y3_N31
--register power-up is low

N1_jtag_ir_reg[9] = AMPP_FUNCTION(A1L5, A1L6, Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] at FF_X3_Y3_N14
--register power-up is low

N1_jtag_ir_reg[8] = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[9], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] at FF_X3_Y3_N10
--register power-up is low

N1_jtag_ir_reg[7] = AMPP_FUNCTION(A1L5, N1L96, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] at FF_X3_Y3_N7
--register power-up is low

N1_jtag_ir_reg[6] = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[7], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] at FF_X3_Y3_N59
--register power-up is low

N1_jtag_ir_reg[5] = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[6], Q1_state[0], GND, Q1_state[11]);


--N1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0 at MLABCELL_X3_Y3_N57
N1L20 = AMPP_FUNCTION(!N1_jtag_ir_reg[7], !N1_jtag_ir_reg[8], !N1_jtag_ir_reg[9], !N1_jtag_ir_reg[6], !N1_jtag_ir_reg[5]);


--N1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0 at LABCELL_X2_Y3_N24
N1L22 = AMPP_FUNCTION(!N1_jtag_ir_reg[2], !N1_jtag_ir_reg[1], !N1L20, !N1_jtag_ir_reg[0], !N1_jtag_ir_reg[4], !N1_jtag_ir_reg[3]);


--N1L148 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 at LABCELL_X1_Y1_N0
N1L148 = AMPP_FUNCTION(!A1L8, !Q1_state[12], !Q1_state[14]);


--N1_hub_mode_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] at FF_X1_Y2_N7
--register power-up is low

N1_hub_mode_reg[2] = AMPP_FUNCTION(A1L5, N1L41, N1_virtual_ir_scan_reg, GND);


--N1L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 at LABCELL_X2_Y3_N9
N1L2 = AMPP_FUNCTION(!N1_hub_mode_reg[2], !Q1_state[1]);


--Q1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0 at MLABCELL_X3_Y3_N36
Q1L19 = AMPP_FUNCTION(!A1L8, !Q1_state[0], !Q1_tms_cnt[2], !Q1_state[9]);


--Q1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1 at LABCELL_X2_Y3_N39
Q1L20 = AMPP_FUNCTION(!Q1_state[15], !Q1_state[0], !Q1_state[1], !Q1_state[8]);


--Q1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2 at LABCELL_X1_Y2_N0
Q1L21 = AMPP_FUNCTION(!Q1_state[15], !A1L8, !Q1_state[1], !Q1_state[8]);


--Q1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3 at LABCELL_X1_Y1_N48
Q1L22 = AMPP_FUNCTION(!A1L8, !Q1_state[2]);


--Q1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4 at LABCELL_X1_Y1_N57
Q1L23 = AMPP_FUNCTION(!Q1_state[3], !Q1_state[4], !Q1_state[7]);


--Q1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5 at LABCELL_X2_Y3_N0
Q1L24 = AMPP_FUNCTION(!Q1_state[4], !A1L8, !Q1_state[3]);


--Q1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6 at LABCELL_X2_Y3_N21
Q1L25 = AMPP_FUNCTION(!Q1_state[5], !Q1_state[6]);


--Q1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7 at LABCELL_X1_Y2_N3
Q1L26 = AMPP_FUNCTION(!A1L8, !Q1_state[6]);


--Q1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8 at LABCELL_X2_Y3_N18
Q1L27 = AMPP_FUNCTION(!Q1_state[5], !Q1_state[7], !A1L8);


--N1L115 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 at LABCELL_X1_Y2_N42
N1L115 = AMPP_FUNCTION(!A1L8, !Q1_state[2]);


--Q1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9 at LABCELL_X1_Y2_N45
Q1L28 = AMPP_FUNCTION(!A1L8, !Q1_state[9]);


--Q1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10 at MLABCELL_X3_Y3_N15
Q1L29 = AMPP_FUNCTION(!Q1_state[14], !Q1_state[10], !Q1_state[11]);


--Q1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11 at LABCELL_X1_Y1_N54
Q1L30 = AMPP_FUNCTION(!Q1_state[10], !Q1_state[11], !A1L8);


--Q1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12 at MLABCELL_X3_Y3_N51
Q1L31 = AMPP_FUNCTION(!Q1_state[13], !Q1_state[12]);


--Q1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13 at MLABCELL_X3_Y3_N48
Q1L32 = AMPP_FUNCTION(!Q1_state[13], !A1L8);


--N1_shadow_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] at FF_X3_Y2_N29
--register power-up is low

N1_shadow_irf_reg[1][0] = AMPP_FUNCTION(A1L5, N1L127, !N1_clr_reg, GND);


--N1L53 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 at MLABCELL_X3_Y2_N42
N1L53 = AMPP_FUNCTION(!N1_irsr_reg[2], !N1_irsr_reg[0], !N1_shadow_irf_reg[1][0], !N1_irsr_reg[5], !N1L66Q, !N1_hub_mode_reg[1]);


--N1L130 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 at LABCELL_X2_Y3_N6
N1L130 = AMPP_FUNCTION(!Q1_state[3], !Q1_state[5], !Q1_state[7], !A1L8, !N1_virtual_ir_scan_reg);


--N1L54 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 at MLABCELL_X3_Y2_N24
N1L54 = AMPP_FUNCTION(!N1_irf_reg[1][0], !N1_irsr_reg[5], !N1_shadow_irf_reg[1][0], !N1_irsr_reg[1], !N1_irsr_reg[2], !N1_hub_mode_reg[1]);


--N1L55 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 at MLABCELL_X3_Y2_N21
N1L55 = AMPP_FUNCTION(!N1L130, !N1L53, !N1_irf_reg[1][0], !N1L54, !N1_irsr_reg[0], !N1_irsr_reg[6]);


--N1L119 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3 at LABCELL_X1_Y1_N42
N1L119 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1L116, !N1_irsr_reg[5], !A1L8, !A1L6, !Q1_state[4]);


--N1_shadow_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] at FF_X4_Y3_N17
--register power-up is low

N1_shadow_irf_reg[2][0] = AMPP_FUNCTION(A1L5, N1L133, !N1_clr_reg, N1L131);


--N1L61 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 at LABCELL_X4_Y3_N24
N1L61 = AMPP_FUNCTION(!N1_irsr_reg[0], !N1_shadow_irf_reg[2][0], !N1_hub_mode_reg[1]);


--Q1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~14 at LABCELL_X2_Y3_N48
Q1L33 = AMPP_FUNCTION(!Q1_state[7], !Q1_state[5]);


--N1L58 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 at LABCELL_X1_Y1_N27
N1L58 = AMPP_FUNCTION(!N1_irsr_reg[0], !N1_hub_mode_reg[1], !N1L66Q, !N1_irsr_reg[5], !N1_irsr_reg[2], !N1_irsr_reg[6]);


--N1L59 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 at LABCELL_X1_Y1_N30
N1L59 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[3], !N1L58, !Q1L33, !A1L8);


--N1_shadow_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] at FF_X4_Y3_N7
--register power-up is low

N1_shadow_irf_reg[2][1] = AMPP_FUNCTION(A1L5, N1L134, !N1_clr_reg, N1L131);


--N1L62 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 at LABCELL_X4_Y3_N33
N1L62 = AMPP_FUNCTION(!N1L66Q, !N1_hub_mode_reg[1], !N1_shadow_irf_reg[2][1]);


--N1_hub_mode_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] at FF_X4_Y2_N38
--register power-up is low

N1_hub_mode_reg[0] = AMPP_FUNCTION(A1L5, N1L42, !N1_clr_reg, N1L121);


--N1_irsr_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] at FF_X3_Y2_N13
--register power-up is low

N1_irsr_reg[4] = AMPP_FUNCTION(A1L5, N1L82, !N1_clr_reg, N1L69);


--N1L79 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 at MLABCELL_X3_Y2_N36
N1L79 = AMPP_FUNCTION(!N1_hub_mode_reg[0], !N1_irf_reg[1][0], !N1_irsr_reg[6], !WD1_ir_out[0], !N1_irsr_reg[4]);


--N1_irsr_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] at FF_X3_Y2_N16
--register power-up is low

N1_irsr_reg[3] = AMPP_FUNCTION(A1L5, N1L83, !N1_clr_reg, N1L69);


--N1L68 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 at MLABCELL_X3_Y2_N33
N1L68 = AMPP_FUNCTION(!N1_hub_mode_reg[0], !N1_irsr_reg[6], !N1_irsr_reg[3], !N1_irsr_reg[5], !N1_irsr_reg[4]);


--N1L69 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 at MLABCELL_X3_Y2_N57
N1L69 = AMPP_FUNCTION(!Q1_state[4], !N1_virtual_ir_scan_reg, !Q1_state[3], !N1L68);


--N1L121 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 at LABCELL_X1_Y2_N12
N1L121 = AMPP_FUNCTION(!Q1_state[7], !A1L8, !Q1_state[5], !N1_virtual_ir_scan_reg);


--N1L80 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 at MLABCELL_X3_Y2_N39
N1L80 = AMPP_FUNCTION(!N1_irsr_reg[3], !Q1_state[3]);


--N1L81 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 at MLABCELL_X3_Y2_N30
N1L81 = AMPP_FUNCTION(!N1_hub_mode_reg[0], !N1_irsr_reg[6], !WD1_ir_out[1], !N1_irsr_reg[4]);


--N1L73 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 at LABCELL_X1_Y1_N33
N1L73 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[3], !N1_irsr_reg[5], !Q1_state[4], !N1_irsr_reg[6]);


--P1_WORD_SR[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1] at FF_X6_Y2_N49
--register power-up is low

P1_WORD_SR[1] = AMPP_FUNCTION(A1L5, P1L25, P1L18);


--P1_clear_signal is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal at LABCELL_X2_Y3_N51
P1_clear_signal = AMPP_FUNCTION(!Q1_state[8], !N1_virtual_ir_scan_reg);


--P1_word_counter[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] at FF_X6_Y2_N35
--register power-up is low

P1_word_counter[3] = AMPP_FUNCTION(A1L5, P1L11, GND, P1L7);


--P1_word_counter[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] at FF_X6_Y2_N17
--register power-up is low

P1_word_counter[4] = AMPP_FUNCTION(A1L5, P1L12, GND, P1L7);


--P1_word_counter[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] at FF_X6_Y2_N56
--register power-up is low

P1_word_counter[1] = AMPP_FUNCTION(A1L5, P1L13, GND, P1L7);


--P1_word_counter[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] at FF_X6_Y2_N59
--register power-up is low

P1_word_counter[0] = AMPP_FUNCTION(A1L5, P1L14, GND, P1L7);


--P1_word_counter[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] at FF_X6_Y2_N40
--register power-up is low

P1_word_counter[2] = AMPP_FUNCTION(A1L5, P1L15, GND, P1L7);


--P1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~0 at MLABCELL_X6_Y2_N6
P1L22 = AMPP_FUNCTION(!P1_word_counter[2], !P1_word_counter[1], !P1_word_counter[0], !P1L10Q);


--P1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1 at MLABCELL_X6_Y2_N42
P1L23 = AMPP_FUNCTION(!P1L22, !P1_WORD_SR[1], !Q1_state[4], !P1_clear_signal, !P1L8Q);


--P1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2 at LABCELL_X2_Y3_N3
P1L18 = AMPP_FUNCTION(!Q1_state[3], !Q1_state[4], !N1_virtual_dr_scan_reg, !Q1_state[8], !N1_virtual_ir_scan_reg);


--N1L138 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 at MLABCELL_X3_Y2_N54
N1L138 = AMPP_FUNCTION(!Q1_state[4], !A1L6, !N1_tdo_bypass_reg);


--N1_hub_minor_ver_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] at FF_X4_Y2_N22
--register power-up is low

N1_hub_minor_ver_reg[1] = AMPP_FUNCTION(A1L5, N1L32, N1L25);


--N1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 at LABCELL_X4_Y2_N6
N1L31 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[1]);


--N1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 at LABCELL_X1_Y2_N51
N1L4 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_dr_scan_reg);


--N1_mixer_addr_reg_internal[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] at FF_X2_Y2_N49
--register power-up is low

N1_mixer_addr_reg_internal[2] = AMPP_FUNCTION(A1L5, N1L107, N1L103);


--N1_mixer_addr_reg_internal[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] at FF_X2_Y2_N53
--register power-up is low

N1_mixer_addr_reg_internal[0] = AMPP_FUNCTION(A1L5, N1L101, N1L103);


--N1_mixer_addr_reg_internal[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] at FF_X2_Y2_N59
--register power-up is low

N1_mixer_addr_reg_internal[1] = AMPP_FUNCTION(A1L5, N1L112, GND, N1L103);


--N1_mixer_addr_reg_internal[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] at FF_X2_Y2_N14
--register power-up is low

N1_mixer_addr_reg_internal[3] = AMPP_FUNCTION(A1L5, N1L113, GND, N1L103);


--N1_mixer_addr_reg_internal[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] at FF_X2_Y2_N17
--register power-up is low

N1_mixer_addr_reg_internal[4] = AMPP_FUNCTION(A1L5, N1L114, GND, N1L103);


--N1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 at LABCELL_X2_Y2_N33
N1L8 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[2], !N1L104Q);


--N1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 at LABCELL_X2_Y2_N12
N1L12 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[1], !N1L106Q, !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[4]);


--N1_design_hash_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] at FF_X1_Y2_N34
--register power-up is low

N1_design_hash_reg[1] = AMPP_FUNCTION(A1L5, N1L15, N1L9);


--H1_sldfabric_ident_writedata[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0] at FF_X2_Y2_N25
--register power-up is low

H1_sldfabric_ident_writedata[0] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[0], GND, H1L6);


--N1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 at LABCELL_X1_Y2_N54
N1L13 = AMPP_FUNCTION(!N1L4, !N1L12, !H1_sldfabric_ident_writedata[0], !N1L8, !N1_design_hash_reg[1]);


--N1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 at LABCELL_X1_Y2_N57
N1L9 = AMPP_FUNCTION(!Q1_state[3], !Q1_state[4], !N1_virtual_dr_scan_reg);


--N1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 at LABCELL_X4_Y2_N24
N1L38 = AMPP_FUNCTION(!N1L121, !N1_hub_mode_reg[1], !N1_irsr_reg[2], !N1_irsr_reg[0], !N1_irsr_reg[1], !N1L23);


--N1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1 at LABCELL_X2_Y3_N42
N1L21 = AMPP_FUNCTION(!N1_jtag_ir_reg[2], !N1_jtag_ir_reg[1], !N1L20, !N1_jtag_ir_reg[0], !N1_jtag_ir_reg[4], !N1_jtag_ir_reg[3]);


--N1_reset_ena_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg at FF_X1_Y2_N13
--register power-up is low

N1_reset_ena_reg = AMPP_FUNCTION(A1L5, N1L121);


--N1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 at MLABCELL_X3_Y1_N18
N1L40 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_irsr_reg[5], !N1L66Q, !N1_irsr_reg[2]);


--N1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 at MLABCELL_X3_Y1_N39
N1L41 = AMPP_FUNCTION(!N1L40, !N1_irsr_reg[0], !N1_hub_mode_reg[2], !N1_hub_mode_reg[1], !N1_reset_ena_reg);


--Q1_tms_cnt[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] at FF_X1_Y2_N17
--register power-up is low

Q1_tms_cnt[0] = AMPP_FUNCTION(A1L5, Q1L39, GND);


--Q1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0 at MLABCELL_X3_Y3_N39
Q1L38 = AMPP_FUNCTION(!Q1_tms_cnt[2], !Q1_tms_cnt[1], !Q1_tms_cnt[0]);


--N1L124 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 at LABCELL_X2_Y2_N42
N1L124 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !Q1_state[3]);


--N1L125 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 at LABCELL_X2_Y2_N24
N1L125 = AMPP_FUNCTION(!N1_irsr_reg[5], !N1_irsr_reg[6], !Q1_state[3], !N1_hub_mode_reg[1]);


--N1L126 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 at LABCELL_X2_Y3_N30
N1L126 = AMPP_FUNCTION(!N1_irf_reg[1][0], !N1_irsr_reg[0], !Q1_state[3]);


--N1L127 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 at LABCELL_X2_Y3_N12
N1L127 = AMPP_FUNCTION(!Q1L27, !N1L125, !N1_virtual_ir_scan_reg, !N1L126, !N1_shadow_irf_reg[1][0], !N1L124);


--N1L133 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 at LABCELL_X4_Y3_N15
N1L133 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[0], !N1_irf_reg[2][0]);


--N1L131 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 at LABCELL_X1_Y1_N36
N1L131 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1L33, !Q1_state[3], !A1L8, !N1_hub_mode_reg[1], !N1_irsr_reg[6]);


--N1L134 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 at LABCELL_X4_Y3_N6
N1L134 = AMPP_FUNCTION(!Q1_state[3], !N1L66Q, !N1_irf_reg[2][1]);


--N1L42 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 at LABCELL_X4_Y2_N36
N1L42 = AMPP_FUNCTION(!N1_irsr_reg[1], !N1_irsr_reg[6], !N1_irsr_reg[5], !N1_irsr_reg[2], !N1_irsr_reg[0]);


--N1L82 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 at MLABCELL_X3_Y2_N12
N1L82 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[5]);


--N1L83 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 at MLABCELL_X3_Y2_N15
N1L83 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[4]);


--P1_WORD_SR[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] at FF_X6_Y2_N25
--register power-up is low

P1_WORD_SR[2] = AMPP_FUNCTION(A1L5, P1L28, P1L18);


--P1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~3 at MLABCELL_X6_Y2_N57
P1L24 = AMPP_FUNCTION(!P1_word_counter[0], !P1_word_counter[4]);


--P1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4 at MLABCELL_X6_Y2_N48
P1L25 = AMPP_FUNCTION(!P1_clear_signal, !P1_WORD_SR[2], !Q1_state[4], !P1L24, !P1_word_counter[2], !P1_word_counter[1]);


--P1L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~0 at MLABCELL_X6_Y2_N30
P1L11 = AMPP_FUNCTION(!P1_word_counter[1], !P1_clear_signal, !P1L8Q, !P1_word_counter[2], !P1_word_counter[0], !P1_word_counter[4]);


--P1L7 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~1 at LABCELL_X2_Y2_N36
P1L7 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_dr_scan_reg, !Q1_state[4], !N1_virtual_ir_scan_reg, !Q1_state[8]);


--P1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~2 at MLABCELL_X6_Y2_N12
P1L12 = AMPP_FUNCTION(!P1_word_counter[1], !P1_clear_signal, !P1L8Q, !P1_word_counter[2], !P1_word_counter[0], !P1_word_counter[4]);


--P1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~3 at MLABCELL_X6_Y2_N45
P1L13 = AMPP_FUNCTION(!P1_word_counter[0], !P1_clear_signal, !P1_word_counter[1]);


--P1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~4 at MLABCELL_X6_Y2_N36
P1L14 = AMPP_FUNCTION(!P1_word_counter[1], !P1_clear_signal, !P1L8Q, !P1_word_counter[2], !P1_word_counter[0], !P1_word_counter[4]);


--P1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~5 at MLABCELL_X6_Y2_N18
P1L15 = AMPP_FUNCTION(!P1_clear_signal, !P1_word_counter[2], !P1_word_counter[1], !P1_word_counter[0]);


--N1_hub_minor_ver_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] at FF_X4_Y2_N43
--register power-up is low

N1_hub_minor_ver_reg[2] = AMPP_FUNCTION(A1L5, N1L33, N1L25);


--N1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 at LABCELL_X4_Y2_N21
N1L32 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[2]);


--N1L110 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 at LABCELL_X2_Y2_N30
N1L110 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1L104Q, !N1_mixer_addr_reg_internal[2], !P1_clear_signal);


--N1L103 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 at LABCELL_X1_Y2_N9
N1L103 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_ir_scan_reg, !Q1_state[8], !N1_virtual_dr_scan_reg);


--N1L111 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 at MLABCELL_X6_Y2_N21
N1L111 = AMPP_FUNCTION(!P1_clear_signal, !N1_mixer_addr_reg_internal[0]);


--N1L112 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 at LABCELL_X2_Y2_N21
N1L112 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !P1_clear_signal, !N1L104Q);


--N1L113 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 at LABCELL_X2_Y2_N18
N1L113 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !P1_clear_signal, !N1L106Q, !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[3]);


--N1L114 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 at LABCELL_X2_Y2_N54
N1L114 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[3], !N1L106Q, !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[1], !P1_clear_signal);


--N1_design_hash_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] at FF_X1_Y2_N25
--register power-up is low

N1_design_hash_reg[2] = AMPP_FUNCTION(A1L5, N1L17, N1L9);


--H1_sldfabric_ident_writedata[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1] at FF_X2_Y2_N28
--register power-up is low

H1_sldfabric_ident_writedata[1] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[1], GND, H1L6);


--N1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 at LABCELL_X2_Y2_N15
N1L14 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[4], !N1L106Q);


--N1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 at LABCELL_X1_Y2_N33
N1L15 = AMPP_FUNCTION(!H1_sldfabric_ident_writedata[1], !N1L14, !N1L4, !N1L8, !N1_design_hash_reg[2]);


--N1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] at FF_X2_Y2_N37
--register power-up is low

N1_identity_contrib_shift_reg[0] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[1], GND, N1L45);


--H1L6 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0 at MLABCELL_X3_Y1_N36
H1L6 = AMPP_FUNCTION(!N1L40, !N1_irsr_reg[0], !N1_virtual_dr_scan_reg, !Q1_state[8], !Q1_state[4]);


--Q1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 at MLABCELL_X3_Y3_N33
Q1L39 = AMPP_FUNCTION(!Q1_tms_cnt[0], !A1L8);


--Q1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2 at LABCELL_X1_Y2_N30
Q1L40 = AMPP_FUNCTION(!Q1_tms_cnt[1], !Q1_tms_cnt[0]);


--P1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5 at MLABCELL_X6_Y2_N54
P1L26 = AMPP_FUNCTION(!Q1_state[8], !P1_word_counter[2], !Q1_state[4], !P1_word_counter[1], !N1_virtual_ir_scan_reg);


--P1_WORD_SR[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] at FF_X6_Y2_N1
--register power-up is low

P1_WORD_SR[3] = AMPP_FUNCTION(A1L5, P1L29, P1L18);


--P1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6 at MLABCELL_X6_Y2_N9
P1L27 = AMPP_FUNCTION(!P1_word_counter[3], !P1_word_counter[2], !P1_word_counter[4], !P1_word_counter[1]);


--P1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~7 at MLABCELL_X6_Y2_N24
P1L28 = AMPP_FUNCTION(!P1_WORD_SR[3], !P1L26, !P1L27, !P1_clear_signal, !Q1_state[4], !P1_word_counter[0]);


--N1_hub_minor_ver_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] at FF_X4_Y2_N52
--register power-up is low

N1_hub_minor_ver_reg[3] = AMPP_FUNCTION(A1L5, N1L34, N1L25);


--N1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 at LABCELL_X4_Y2_N42
N1L33 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[3]);


--N1_design_hash_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] at FF_X1_Y2_N29
--register power-up is low

N1_design_hash_reg[3] = AMPP_FUNCTION(A1L5, N1L19, N1L9);


--H1_sldfabric_ident_writedata[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2] at FF_X2_Y2_N43
--register power-up is low

H1_sldfabric_ident_writedata[2] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[2], GND, H1L6);


--N1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 at LABCELL_X2_Y2_N3
N1L16 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[1], !N1L106Q);


--N1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 at LABCELL_X1_Y2_N24
N1L17 = AMPP_FUNCTION(!N1L4, !N1L8, !N1L16, !H1_sldfabric_ident_writedata[2], !N1_design_hash_reg[3]);


--N1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] at FF_X2_Y2_N40
--register power-up is low

N1_identity_contrib_shift_reg[1] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[2], GND, N1L45);


--N1L45 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 at MLABCELL_X3_Y1_N6
N1L45 = AMPP_FUNCTION(!N1L66Q, !N1_irsr_reg[2], !Q1_state[4], !N1_irsr_reg[0], !N1L23, !N1_virtual_dr_scan_reg);


--N1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 at LABCELL_X4_Y2_N51
N1L34 = AMPP_FUNCTION(!Q1_state[3], !A1L6);


--H1_sldfabric_ident_writedata[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3] at FF_X2_Y2_N47
--register power-up is low

H1_sldfabric_ident_writedata[3] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[3], GND, H1L6);


--N1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 at LABCELL_X2_Y2_N0
N1L18 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[1], !N1L106Q);


--N1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 at LABCELL_X1_Y2_N27
N1L19 = AMPP_FUNCTION(!N1L4, !N1L8, !N1L18, !H1_sldfabric_ident_writedata[3], !A1L6);


--N1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] at FF_X2_Y2_N7
--register power-up is low

N1_identity_contrib_shift_reg[2] = AMPP_FUNCTION(A1L5, N1L48, N1L45);


--N1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] at FF_X2_Y2_N11
--register power-up is low

N1_identity_contrib_shift_reg[3] = AMPP_FUNCTION(A1L5, N1L50, N1L45);


--N1L89 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 at MLABCELL_X3_Y3_N3
N1L89 = AMPP_FUNCTION(!N1L91Q);


--N1L86 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 at MLABCELL_X3_Y3_N24
N1L86 = AMPP_FUNCTION(!N1_jtag_ir_reg[1]);






--KEY[2] is KEY[2] at PIN_W15
KEY[2] = INPUT();



--KEY[3] is KEY[3] at PIN_Y16
KEY[3] = INPUT();


--A1L39 is Hex0[0]~output at IOOBUF_X89_Y8_N39
A1L39 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--Hex0[0] is Hex0[0] at PIN_AE26
Hex0[0] = OUTPUT();


--A1L41 is Hex0[1]~output at IOOBUF_X89_Y11_N79
A1L41 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--Hex0[1] is Hex0[1] at PIN_AE27
Hex0[1] = OUTPUT();


--A1L43 is Hex0[2]~output at IOOBUF_X89_Y11_N96
A1L43 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--Hex0[2] is Hex0[2] at PIN_AE28
Hex0[2] = OUTPUT();


--A1L45 is Hex0[3]~output at IOOBUF_X89_Y4_N79
A1L45 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--Hex0[3] is Hex0[3] at PIN_AG27
Hex0[3] = OUTPUT();


--A1L47 is Hex0[4]~output at IOOBUF_X89_Y13_N56
A1L47 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--Hex0[4] is Hex0[4] at PIN_AF28
Hex0[4] = OUTPUT();


--A1L49 is Hex0[5]~output at IOOBUF_X89_Y13_N39
A1L49 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--Hex0[5] is Hex0[5] at PIN_AG28
Hex0[5] = OUTPUT();


--A1L51 is Hex0[6]~output at IOOBUF_X89_Y4_N96
A1L51 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--Hex0[6] is Hex0[6] at PIN_AH28
Hex0[6] = OUTPUT();


--A1L112 is LEDR[0]~output at IOOBUF_X52_Y0_N2
A1L112 = OUTPUT_BUFFER.O(.I(V1_data_out[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[0] is LEDR[0] at PIN_V16
LEDR[0] = OUTPUT();


--A1L114 is LEDR[1]~output at IOOBUF_X52_Y0_N19
A1L114 = OUTPUT_BUFFER.O(.I(V1_data_out[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[1] is LEDR[1] at PIN_W16
LEDR[1] = OUTPUT();


--A1L116 is LEDR[2]~output at IOOBUF_X60_Y0_N2
A1L116 = OUTPUT_BUFFER.O(.I(V1_data_out[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[2] is LEDR[2] at PIN_V17
LEDR[2] = OUTPUT();


--A1L118 is LEDR[3]~output at IOOBUF_X80_Y0_N2
A1L118 = OUTPUT_BUFFER.O(.I(V1_data_out[3]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[3] is LEDR[3] at PIN_V18
LEDR[3] = OUTPUT();


--A1L120 is LEDR[4]~output at IOOBUF_X60_Y0_N19
A1L120 = OUTPUT_BUFFER.O(.I(V1L11Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[4] is LEDR[4] at PIN_W17
LEDR[4] = OUTPUT();


--A1L122 is LEDR[5]~output at IOOBUF_X80_Y0_N19
A1L122 = OUTPUT_BUFFER.O(.I(V1_data_out[5]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[5] is LEDR[5] at PIN_W19
LEDR[5] = OUTPUT();


--A1L124 is LEDR[6]~output at IOOBUF_X84_Y0_N2
A1L124 = OUTPUT_BUFFER.O(.I(V1_data_out[6]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[6] is LEDR[6] at PIN_Y19
LEDR[6] = OUTPUT();


--A1L126 is LEDR[7]~output at IOOBUF_X89_Y6_N5
A1L126 = OUTPUT_BUFFER.O(.I(V1_data_out[7]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[7] is LEDR[7] at PIN_W20
LEDR[7] = OUTPUT();


--A1L128 is LEDR[8]~output at IOOBUF_X89_Y8_N5
A1L128 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[8] is LEDR[8] at PIN_W21
LEDR[8] = OUTPUT();


--A1L130 is LEDR[9]~output at IOOBUF_X89_Y6_N22
A1L130 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[9] is LEDR[9] at PIN_Y21
LEDR[9] = OUTPUT();


--A1L22 is CLOCK_50~input at IOIBUF_X32_Y0_N1
A1L22 = INPUT_BUFFER(.I(CLOCK_50), );


--CLOCK_50 is CLOCK_50 at PIN_AF14
CLOCK_50 = INPUT();


--A1L105 is KEY[1]~input at IOIBUF_X36_Y0_N18
A1L105 = INPUT_BUFFER(.I(KEY[1]), );


--KEY[1] is KEY[1] at PIN_AA15
KEY[1] = INPUT();


--A1L103 is KEY[0]~input at IOIBUF_X36_Y0_N1
A1L103 = INPUT_BUFFER(.I(KEY[0]), );


--KEY[0] is KEY[0] at PIN_AA14
KEY[0] = INPUT();










--A1L23 is CLOCK_50~inputCLKENA0 at CLKCTRL_G6
A1L23 = cyclonev_clkena(.INCLK = A1L22) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--EB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder at LABCELL_X7_Y2_N0
EB1L2 = AMPP_FUNCTION(!EB1_td_shift[0]);


--AD1L1005 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]~feeder at LABCELL_X12_Y8_N27
AD1L1005 = FD2_q_b[0];


--AD1L1021 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]~feeder at LABCELL_X12_Y7_N0
AD1L1021 = ( FD2_q_b[0] );


--AD1L1007 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]~feeder at LABCELL_X12_Y8_N33
AD1L1007 = FD2_q_b[1];


--AD1L1023 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]~feeder at LABCELL_X12_Y7_N33
AD1L1023 = FD2_q_b[1];


--AD1L1025 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]~feeder at LABCELL_X12_Y7_N12
AD1L1025 = FD2_q_b[2];


--AD1L1009 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]~feeder at LABCELL_X12_Y8_N15
AD1L1009 = FD2_q_b[2];


--AD1L1011 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]~feeder at LABCELL_X12_Y8_N9
AD1L1011 = FD2_q_b[3];


--AD1L1027 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]~feeder at LABCELL_X12_Y7_N15
AD1L1027 = ( FD2_q_b[3] );


--AD1L1013 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]~feeder at LABCELL_X12_Y8_N39
AD1L1013 = FD2_q_b[4];


--AD1L1029 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]~feeder at LABCELL_X12_Y7_N6
AD1L1029 = ( FD2_q_b[4] );


--AD1L1031 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]~feeder at LABCELL_X12_Y7_N9
AD1L1031 = FD2_q_b[5];


--AD1L1015 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]~feeder at LABCELL_X12_Y8_N45
AD1L1015 = FD2_q_b[5];


--AD1L1017 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]~feeder at LABCELL_X12_Y8_N42
AD1L1017 = ( FD2_q_b[6] );


--AD1L1033 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]~feeder at LABCELL_X12_Y7_N3
AD1L1033 = FD2_q_b[6];


--AD1L1035 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]~feeder at LABCELL_X12_Y7_N30
AD1L1035 = FD2_q_b[7];


--AD1L1019 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]~feeder at LABCELL_X12_Y8_N3
AD1L1019 = FD2_q_b[7];


--EB1L40 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req~feeder at MLABCELL_X3_Y1_N30
EB1L40 = AMPP_FUNCTION(!EB1_td_shift[9]);


--EB1L100 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder at MLABCELL_X3_Y1_N15
EB1L100 = AMPP_FUNCTION(!EB1_td_shift[9]);


--VD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder at MLABCELL_X3_Y4_N6
VD1L11 = ( WD1_sr[2] );


--AD1L520 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~feeder at MLABCELL_X15_Y10_N30
AD1L520 = ( AD1_D_iw[12] );


--AD1L524 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]~feeder at MLABCELL_X15_Y10_N42
AD1L524 = ( AD1_D_iw[14] );


--AD1L530 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]~feeder at MLABCELL_X15_Y10_N48
AD1L530 = AD1_D_iw[17];


--VD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder at MLABCELL_X6_Y4_N30
VD1L13 = ( WD1_sr[3] );


--VD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder at LABCELL_X7_Y4_N42
VD1L15 = ( WD1_sr[4] );


--AD1L491 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16]~feeder at MLABCELL_X15_Y9_N0
AD1L491 = ( FD1_q_b[16] );


--AD1L489 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15]~feeder at MLABCELL_X15_Y9_N3
AD1L489 = ( FD1_q_b[15] );


--AC4L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]~feeder at LABCELL_X9_Y3_N33
AC4L29 = ( DD1_readdata[26] );


--VD1L17 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder at MLABCELL_X6_Y4_N36
VD1L17 = ( WD1_sr[5] );


--AC4L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]~feeder at LABCELL_X10_Y5_N57
AC4L32 = ( DD1_readdata[28] );


--EB1L13 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder at LABCELL_X2_Y1_N18
EB1L13 = AMPP_FUNCTION(!EB1_count[5]);


--VD1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder at MLABCELL_X6_Y3_N27
VD1L51 = ( WD1_sr[29] );


--VD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder at MLABCELL_X6_Y3_N21
VD1L53 = ( WD1_sr[30] );


--VD1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder at LABCELL_X7_Y4_N54
VD1L39 = ( WD1_sr[19] );


--EB1L98 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder at MLABCELL_X3_Y1_N54
EB1L98 = AMPP_FUNCTION(!EB1_td_shift[8]);


--VD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder at MLABCELL_X6_Y4_N42
VD1L35 = ( WD1_sr[16] );


--VD1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder at LABCELL_X10_Y4_N12
VD1L45 = ( WD1_sr[24] );


--VD1L21 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder at MLABCELL_X3_Y4_N45
VD1L21 = ( WD1_sr[8] );


--VD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder at MLABCELL_X3_Y4_N9
VD1L30 = ( WD1_sr[13] );


--VD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder at MLABCELL_X6_Y4_N9
VD1L27 = ( WD1_sr[11] );


--VD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder at LABCELL_X10_Y4_N27
VD1L23 = ( WD1_sr[9] );


--VD1L25 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder at MLABCELL_X6_Y4_N6
VD1L25 = ( WD1_sr[10] );


--VD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder at MLABCELL_X6_Y4_N24
VD1L8 = ( WD1_sr[0] );


--V1L14 is nios_system:u0|nios_system_leds:leds|data_out[6]~feeder at LABCELL_X9_Y5_N36
V1L14 = ( AD1_d_writedata[6] );


--V1L16 is nios_system:u0|nios_system_leds:leds|data_out[7]~feeder at LABCELL_X11_Y7_N12
V1L16 = ( AD1_d_writedata[7] );


--AD1L518 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~feeder at MLABCELL_X15_Y10_N3
AD1L518 = ( AD1_D_iw[11] );


--AD1L522 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]~feeder at MLABCELL_X15_Y10_N39
AD1L522 = AD1_D_iw[13];


--AD1L526 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]~feeder at MLABCELL_X15_Y10_N15
AD1L526 = AD1_D_iw[15];


--AD1L528 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]~feeder at MLABCELL_X15_Y10_N57
AD1L528 = ( AD1_D_iw[16] );


--AD1L532 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]~feeder at MLABCELL_X15_Y10_N18
AD1L532 = ( AD1_D_iw[18] );


--AD1L537 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]~feeder at MLABCELL_X15_Y10_N45
AD1L537 = AD1_D_iw[20];


--AD1L534 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~feeder at MLABCELL_X15_Y10_N36
AD1L534 = AD1_D_iw[19];


--ZB5L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][42]~feeder at MLABCELL_X21_Y6_N42
ZB5L5 = ( ZB5L28 );


--JD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]~feeder at LABCELL_X4_Y4_N0
JD1L7 = ( VD1_jdo[3] );


--AD1L539 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~feeder at MLABCELL_X15_Y10_N33
AD1L539 = AD1_D_iw[21];


--AD1L389 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~feeder at LABCELL_X19_Y7_N0
AD1L389 = AD1_E_src2[0];


--TD1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder at MLABCELL_X6_Y6_N39
TD1L116 = ( VD1_jdo[34] );


--JD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]~feeder at MLABCELL_X8_Y4_N27
JD1L32 = ( VD1_jdo[17] );


--EB1L109 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder at MLABCELL_X3_Y1_N24
EB1L109 = AMPP_FUNCTION(!EB1L107);


--TD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder at MLABCELL_X8_Y6_N48
TD1L98 = ( VD1_jdo[25] );


--JD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~feeder at LABCELL_X4_Y4_N3
JD1L9 = VD1_jdo[4];


--VD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder at LABCELL_X7_Y4_N45
VD1L62 = ( WD1_sr[35] );


--TD1L101 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder at MLABCELL_X6_Y6_N24
TD1L101 = VD1_jdo[26];


--JD1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]~feeder at LABCELL_X4_Y4_N12
JD1L46 = VD1_jdo[28];


--TD1L105 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder at MLABCELL_X6_Y6_N6
TD1L105 = VD1_jdo[28];


--TD1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder at MLABCELL_X6_Y6_N48
TD1L103 = VD1_jdo[27];


--AC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder at MLABCELL_X15_Y3_N0
AC1L3 = ( U1_ien_AF );


--AC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder at LABCELL_X18_Y5_N3
AC1L5 = U1_ien_AE;


--TD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder at MLABCELL_X8_Y6_N45
TD1L89 = ( VD1_jdo[20] );


--VD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder at LABCELL_X7_Y4_N30
VD1L60 = ( WD1_sr[34] );


--JD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~feeder at LABCELL_X4_Y4_N39
JD1L5 = VD1_jdo[2];


--JD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]~feeder at LABCELL_X4_Y4_N18
JD1L11 = VD1_jdo[5];


--TD1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder at MLABCELL_X6_Y6_N3
TD1L107 = VD1_jdo[29];


--JD1L48 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder at MLABCELL_X8_Y4_N42
JD1L48 = ( VD1_jdo[29] );


--JD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder at LABCELL_X4_Y4_N15
JD1L50 = ( VD1_jdo[30] );


--TD1L109 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder at MLABCELL_X6_Y6_N9
TD1L109 = ( VD1_jdo[30] );


--TD1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder at MLABCELL_X6_Y6_N36
TD1L111 = ( VD1_jdo[31] );


--JD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder at MLABCELL_X8_Y4_N3
JD1L52 = ( VD1_jdo[31] );


--TD1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder at MLABCELL_X6_Y6_N42
TD1L114 = VD1_jdo[33];


--DD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder at LABCELL_X9_Y6_N30
DD1L64 = HD1L9;


--DD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder at LABCELL_X9_Y6_N33
DD1L66 = HD1L9;


--DD1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder at LABCELL_X9_Y6_N48
DD1L44 = HD1L9;


--DD1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder at LABCELL_X9_Y6_N51
DD1L46 = HD1L9;


--DD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder at LABCELL_X9_Y6_N9
DD1L76 = HD1L9;


--DD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder at LABCELL_X9_Y6_N6
DD1L74 = HD1L9;


--DD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder at LABCELL_X9_Y6_N12
DD1L72 = ( HD1L9 );


--DD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder at LABCELL_X9_Y6_N27
DD1L68 = ( HD1L9 );


--DD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder at LABCELL_X9_Y6_N42
DD1L54 = HD1L9;


--DD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder at LABCELL_X9_Y6_N45
DD1L56 = HD1L9;


--DD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder at LABCELL_X9_Y6_N36
DD1L62 = HD1L9;


--DD1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder at LABCELL_X9_Y6_N39
DD1L26 = HD1L9;


--DD1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder at LABCELL_X9_Y6_N18
DD1L38 = HD1L9;


--DD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder at LABCELL_X9_Y6_N21
DD1L30 = HD1L9;


--DD1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder at LABCELL_X9_Y6_N57
DD1L42 = HD1L9;


--DD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder at LABCELL_X9_Y6_N54
DD1L52 = HD1L9;


--DD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder at LABCELL_X9_Y6_N0
DD1L34 = HD1L9;


--DD1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder at LABCELL_X9_Y6_N3
DD1L40 = HD1L9;


--DD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder at LABCELL_X10_Y6_N54
DD1L28 = ( HD1L9 );


--DD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder at LABCELL_X10_Y6_N24
DD1L70 = ( HD1L9 );


--DD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder at LABCELL_X10_Y6_N21
DD1L24 = ( HD1L9 );


--DD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder at LABCELL_X10_Y6_N3
DD1L36 = ( HD1L9 );


--DD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder at LABCELL_X10_Y6_N51
DD1L60 = ( HD1L9 );


--DD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder at LABCELL_X7_Y6_N12
DD1L32 = HD1L9;


--DD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder at LABCELL_X13_Y7_N12
DD1L58 = ( HD1L9 );


--DD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder at LABCELL_X13_Y7_N21
DD1L50 = ( HD1L9 );


--DD1L48 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder at LABCELL_X13_Y7_N3
DD1L48 = ( HD1L9 );


--TD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder at MLABCELL_X8_Y6_N36
TD1L86 = VD1_jdo[19];


--TD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder at MLABCELL_X8_Y6_N39
TD1L84 = ( VD1_jdo[18] );


--JD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~feeder at LABCELL_X4_Y4_N21
JD1L15 = ( VD1_jdo[6] );


--VD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder at MLABCELL_X6_Y3_N33
VD1L55 = ( WD1_sr[31] );


--VD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder at MLABCELL_X6_Y3_N30
VD1L58 = ( WD1_sr[33] );


--A1L101 is key1_d3~feeder at LABCELL_X23_Y2_N3
A1L101 = ( key1_d2 );


--GE1L7 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder at LABCELL_X10_Y6_N12
GE1L7 = ( GE1_altera_reset_synchronizer_int_chain[0] );


--TD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder at MLABCELL_X6_Y6_N21
TD1L94 = VD1_jdo[23];


--TD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder at MLABCELL_X6_Y6_N18
TD1L76 = VD1_jdo[16];


--EB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder at MLABCELL_X3_Y1_N3
EB1L96 = AMPP_FUNCTION(!EB1_td_shift[7]);


--TD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder at MLABCELL_X8_Y6_N42
TD1L96 = VD1_jdo[24];


--JD1L41 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder at LABCELL_X4_Y4_N27
JD1L41 = ( VD1_jdo[24] );


--TD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~feeder at MLABCELL_X8_Y6_N9
TD1L60 = ( VD1_jdo[7] );


--GE2L3 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder at LABCELL_X9_Y2_N18
GE2L3 = ( GE2_altera_reset_synchronizer_int_chain[1] );


--A1L99 is key1_d2~feeder at MLABCELL_X28_Y2_N48
A1L99 = ( key1_d1 );


--TD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder at MLABCELL_X6_Y6_N0
TD1L92 = ( VD1_jdo[22] );


--JD1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder at MLABCELL_X8_Y4_N0
JD1L38 = ( VD1_jdo[22] );


--GE1L3 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder at LABCELL_X10_Y6_N15
GE1L3 = ( GE1_altera_reset_synchronizer_int_chain[1] );


--A1L96 is key0_d3~feeder at LABCELL_X17_Y2_N15
A1L96 = ( key0_d2 );


--TD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~feeder at MLABCELL_X6_Y6_N27
TD1L74 = VD1_jdo[15];


--JD1L29 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~feeder at MLABCELL_X8_Y4_N39
JD1L29 = ( VD1_jdo[15] );


--JD1L25 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]~feeder at LABCELL_X4_Y4_N33
JD1L25 = ( VD1_jdo[12] );


--JD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder at LABCELL_X4_Y4_N30
JD1L23 = VD1_jdo[11];


--JD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder at LABCELL_X4_Y4_N57
JD1L19 = VD1_jdo[9];


--TD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder at MLABCELL_X6_Y6_N45
TD1L64 = VD1_jdo[9];


--JD1L21 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]~feeder at LABCELL_X4_Y4_N54
JD1L21 = ( VD1_jdo[10] );


--TD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder at MLABCELL_X6_Y6_N51
TD1L66 = VD1_jdo[10];


--EB1L24 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder at LABCELL_X7_Y2_N3
EB1L24 = AMPP_FUNCTION(!EB1L23);


--VD1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder at MLABCELL_X6_Y4_N27
VD1L33 = ( WD1_sr[15] );


--EB1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~feeder at MLABCELL_X3_Y1_N33
EB1L42 = AMPP_FUNCTION(!EB1L41);


--EB1L112 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~feeder at MLABCELL_X3_Y1_N57
EB1L112 = AMPP_FUNCTION(!EB1L111);


--GE2L6 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X9_Y2_N24
GE2L6 = ( GE2L5 );


--AC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder at LABCELL_X18_Y4_N15
AC1L7 = A1L132;


--AC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder at LABCELL_X18_Y4_N30
AC1L9 = A1L132;


--AC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder at LABCELL_X18_Y4_N9
AC1L15 = A1L132;


--AC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder at LABCELL_X18_Y4_N27
AC1L11 = A1L132;


--AC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder at LABCELL_X18_Y4_N51
AC1L17 = ( A1L132 );


--AC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder at LABCELL_X18_Y6_N12
AC1L13 = ( A1L132 );


--N1L50 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder at LABCELL_X2_Y2_N9
N1L50 = AMPP_FUNCTION(!A1L6);


--VD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder at MLABCELL_X6_Y4_N12
VD1L5 = ( N1_irf_reg[2][1] );


--N1L96 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder at MLABCELL_X3_Y3_N9
N1L96 = AMPP_FUNCTION(!N1_jtag_ir_reg[8]);


--N1L107 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder at LABCELL_X2_Y2_N48
N1L107 = AMPP_FUNCTION(!N1L110);


--N1L101 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder at LABCELL_X2_Y2_N51
N1L101 = AMPP_FUNCTION(!N1L111);


--N1L48 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder at LABCELL_X2_Y2_N6
N1L48 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[3]);


--A1L93 is key0_d1~feeder at MLABCELL_X28_Y2_N36
A1L93 = ( A1L103 );


--EB1L45 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder at LABCELL_X7_Y2_N54
EB1L45 = AMPP_FUNCTION();


--WD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder at LABCELL_X1_Y4_N0
WD1L2 = VCC;


--AC3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[25]~feeder at MLABCELL_X21_Y6_N27
AC3L3 = VCC;


--HD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder at LABCELL_X9_Y4_N0
HD1L7 = VCC;


--GE1L5 is nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X10_Y6_N42
GE1L5 = VCC;


--AD1L404Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]~DUPLICATE at FF_X18_Y10_N28
--register power-up is low

AD1L404Q = DFFEAS(AD1L444, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[5],  ,  , AD1_E_new_inst);


--AD1L402Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]~DUPLICATE at FF_X18_Y10_N22
--register power-up is low

AD1L402Q = DFFEAS(AD1L443, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[4],  ,  , AD1_E_new_inst);


--AD1L415Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]~DUPLICATE at FF_X18_Y10_N50
--register power-up is low

AD1L415Q = DFFEAS(AD1L453, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[14],  ,  , AD1_E_new_inst);


--AD1L407Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]~DUPLICATE at FF_X18_Y10_N5
--register power-up is low

AD1L407Q = DFFEAS(AD1L446, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[7],  ,  , AD1_E_new_inst);


--AD1L399Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]~DUPLICATE at FF_X18_Y10_N58
--register power-up is low

AD1L399Q = DFFEAS(AD1L441, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[2],  ,  , AD1_E_new_inst);


--AD1L271Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9]~DUPLICATE at FF_X15_Y7_N1
--register power-up is low

AD1L271Q = DFFEAS(AD1L640, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L701,  ,  , AD1L1049,  );


--AD1L895Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]~DUPLICATE at FF_X18_Y7_N25
--register power-up is low

AD1L895Q = DFFEAS(MC1L27, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L889, AD1_av_ld_byte1_data[7],  ,  , AD1L983);


--TD1L43Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE at FF_X6_Y5_N7
--register power-up is low

TD1L43Q = DFFEAS(TD1L11, GLOBAL(A1L23),  ,  , VD1L70, VD1_jdo[28],  ,  , VD1_take_action_ocimem_a);


--TD1L41Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE at FF_X6_Y5_N4
--register power-up is low

TD1L41Q = DFFEAS(TD1L15, GLOBAL(A1L23),  ,  , VD1L70, VD1_jdo[27],  ,  , VD1_take_action_ocimem_a);


--AD1L510Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31]~DUPLICATE at FF_X15_Y9_N31
--register power-up is low

AD1L510Q = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD1_q_b[31],  , AD1L508, VCC);


--AD1L505Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]~DUPLICATE at FF_X15_Y9_N58
--register power-up is low

AD1L505Q = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD1_q_b[28],  , AD1L508, VCC);


--AD1L488Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15]~DUPLICATE at FF_X15_Y9_N4
--register power-up is low

AD1L488Q = DFFEAS(AD1L489, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  , AD1L508,  );


--AD1L494Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]~DUPLICATE at FF_X15_Y9_N7
--register power-up is low

AD1L494Q = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , FD1_q_b[18],  , AD1L508, VCC);


--EC1L21Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[13]~DUPLICATE at FF_X15_Y6_N25
--register power-up is low

EC1L21Q = DFFEAS(EC1L28, GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5_rp_valid,  ,  , EC1L2,  );


--EC1L24Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[15]~DUPLICATE at FF_X17_Y6_N7
--register power-up is low

EC1L24Q = DFFEAS(EC1L30, GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5_rp_valid,  ,  , EC1L2,  );


--EC1L6Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[1]~DUPLICATE at FF_X17_Y6_N10
--register power-up is low

EC1L6Q = DFFEAS(EC1L31, GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5_rp_valid,  ,  , EC1L2,  );


--EC1L9Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[3]~DUPLICATE at FF_X17_Y6_N4
--register power-up is low

EC1L9Q = DFFEAS(EC1L33, GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5_rp_valid,  ,  , EC1L2,  );


--EC1L12Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[5]~DUPLICATE at FF_X17_Y6_N31
--register power-up is low

EC1L12Q = DFFEAS(EC1L35, GLOBAL(A1L23), !AB1_r_sync_rst,  , YB5_rp_valid,  ,  , EC1L2,  );


--AD1L680Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]~DUPLICATE at FF_X19_Y8_N10
--register power-up is low

AD1L680Q = DFFEAS(AD1L692, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1_W_valid,  ,  , AD1_R_ctrl_exception,  );


--AD1L977Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]~DUPLICATE at FF_X17_Y7_N7
--register power-up is low

AD1L977Q = DFFEAS(MC1L33, GLOBAL(A1L23), !AB1_r_sync_rst,  , !AD1L983, AD1L876,  ,  , AD1_av_ld_aligning_data);


--AD1L982Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]~DUPLICATE at FF_X16_Y7_N1
--register power-up is low

AD1L982Q = DFFEAS(MC1L38, GLOBAL(A1L23), !AB1_r_sync_rst,  , !AD1L983, AD1L876,  ,  , AD1_av_ld_aligning_data);


--AD1L420Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]~DUPLICATE at FF_X18_Y10_N37
--register power-up is low

AD1L420Q = DFFEAS(AD1L457, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1L494Q,  ,  , AD1_E_new_inst);


--AD1L434Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]~DUPLICATE at FF_X18_Y9_N7
--register power-up is low

AD1L434Q = DFFEAS(AD1L466, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[27],  ,  , AD1_E_new_inst);


--AD1L432Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]~DUPLICATE at FF_X18_Y9_N40
--register power-up is low

AD1L432Q = DFFEAS(AD1L465, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[26],  ,  , AD1_E_new_inst);


--AD1L423Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]~DUPLICATE at FF_X18_Y9_N28
--register power-up is low

AD1L423Q = DFFEAS(AD1L459, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[20],  ,  , AD1_E_new_inst);


--AD1L429Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]~DUPLICATE at FF_X18_Y9_N55
--register power-up is low

AD1L429Q = DFFEAS(AD1L463, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[24],  ,  , AD1_E_new_inst);


--AD1L427Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]~DUPLICATE at FF_X18_Y9_N34
--register power-up is low

AD1L427Q = DFFEAS(AD1L462, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , AD1_E_src1[23],  ,  , AD1_E_new_inst);


--TD1L100Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~DUPLICATE at FF_X6_Y6_N25
--register power-up is low

TD1L100Q = DFFEAS(TD1L101, GLOBAL(A1L23),  ,  , TD1L52, EE1_q_a[23],  , TD1L63, !VD1_take_action_ocimem_b);


--TD1L88Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE at FF_X8_Y6_N46
--register power-up is low

TD1L88Q = DFFEAS(TD1L89, GLOBAL(A1L23),  ,  , TD1L52, EE1_q_a[17],  , TD1L63, !VD1_take_action_ocimem_b);


--V1L11Q is nios_system:u0|nios_system_leds:leds|data_out[4]~DUPLICATE at FF_X11_Y8_N16
--register power-up is low

V1L11Q = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  , V1L3, AD1_d_writedata[4],  ,  , VCC);


--EB1L44Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1~DUPLICATE at FF_X7_Y2_N55
--register power-up is low

EB1L44Q = AMPP_FUNCTION(A1L23, EB1L45, !AB1_r_sync_rst);


--ZB7L6Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X12_Y3_N34
--register power-up is low

ZB7L6Q = DFFEAS(ZB7L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L1044Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write~DUPLICATE at FF_X15_Y4_N37
--register power-up is low

AD1L1044Q = DFFEAS(AD1_E_st_stall, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC3L17Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~DUPLICATE at FF_X15_Y3_N19
--register power-up is low

AC3L17Q = DFFEAS(AC3L18, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC3L15Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~DUPLICATE at FF_X15_Y3_N7
--register power-up is low

AC3L15Q = DFFEAS(AC3L19, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB6L6Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X12_Y3_N56
--register power-up is low

ZB6L6Q = DFFEAS(ZB6L5, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L199Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~DUPLICATE at FF_X10_Y3_N52
--register power-up is low

TD1L199Q = DFFEAS(TD1L198, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AC6L5Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X12_Y3_N7
--register power-up is low

AC6L5Q = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , UB1L5,  ,  , VCC);


--TD1L53Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~DUPLICATE at FF_X4_Y4_N43
--register power-up is low

TD1L53Q = DFFEAS(TD1L118, GLOBAL(A1L23),  ,  , TD1L52,  ,  ,  ,  );


--AD1L713Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero~DUPLICATE at FF_X10_Y9_N32
--register power-up is low

AD1L713Q = DFFEAS(AD1L215, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC2L4Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~DUPLICATE at FF_X13_Y4_N19
--register power-up is low

CC2L4Q = DFFEAS(CC2L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1L4Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress~DUPLICATE at FF_X11_Y3_N10
--register power-up is low

XB1L4Q = DFFEAS(XB1L3, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L141Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE at FF_X7_Y4_N13
--register power-up is low

TD1L141Q = DFFEAS(TD1L140, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AD1L556Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31]~DUPLICATE at FF_X12_Y9_N47
--register power-up is low

AD1L556Q = DFFEAS(AD1L771, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L822Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg~DUPLICATE at FF_X16_Y8_N31
--register power-up is low

AD1L822Q = DFFEAS(AD1L821, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1_E_valid_from_R,  ,  ,  ,  );


--AD1L905Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]~DUPLICATE at FF_X18_Y7_N43
--register power-up is low

AD1L905Q = DFFEAS(AD1L934, GLOBAL(A1L23), !AB1_r_sync_rst,  , AD1L906,  ,  ,  ,  );


--NB2L7Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE at FF_X16_Y5_N25
--register power-up is low

NB2L7Q = DFFEAS(NB2L6, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L56Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~DUPLICATE at FF_X4_Y4_N49
--register power-up is low

TD1L56Q = DFFEAS(TD1L120, GLOBAL(A1L23),  ,  , TD1L52,  ,  ,  ,  );


--AD1L731Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst~DUPLICATE at FF_X15_Y8_N22
--register power-up is low

AD1L731Q = DFFEAS(AD1_D_op_wrctl, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC4L34Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]~DUPLICATE at FF_X15_Y7_N43
--register power-up is low

AC4L34Q = DFFEAS( , GLOBAL(A1L23), !AB1_r_sync_rst,  ,  , DD1_readdata[29],  ,  , VCC);


--NB2L10Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE at FF_X18_Y5_N22
--register power-up is low

NB2L10Q = DFFEAS(NB2L9, GLOBAL(A1L23), !AB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TD1L58Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~DUPLICATE at FF_X4_Y4_N52
--register power-up is low

TD1L58Q = DFFEAS(TD1L121, GLOBAL(A1L23),  ,  , TD1L52,  ,  ,  ,  );


--LD1L7Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~DUPLICATE at FF_X9_Y4_N10
--register power-up is low

LD1L7Q = DFFEAS(LD1L6, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--DD1L100Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]~DUPLICATE at FF_X9_Y4_N50
--register power-up is low

DD1L100Q = DFFEAS(XB1L25, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--TD1L70Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~DUPLICATE at FF_X4_Y4_N10
--register power-up is low

TD1L70Q = DFFEAS(TD1L123, GLOBAL(A1L23),  ,  , TD1L52,  ,  ,  ,  );


--N1L66Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE at FF_X3_Y2_N31
--register power-up is low

N1L66Q = AMPP_FUNCTION(A1L5, N1L81, N1_irsr_reg[2], !N1_clr_reg, !Q1_state[3], N1L69);


--N1L91Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~DUPLICATE at FF_X3_Y3_N29
--register power-up is low

N1L91Q = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[4], Q1_state[0], GND, Q1_state[11]);


--P1L8Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE at FF_X6_Y2_N34
--register power-up is low

P1L8Q = AMPP_FUNCTION(A1L5, P1L11, GND, P1L7);


--P1L10Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE at FF_X6_Y2_N16
--register power-up is low

P1L10Q = AMPP_FUNCTION(A1L5, P1L12, GND, P1L7);


--N1L106Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE at FF_X2_Y2_N50
--register power-up is low

N1L106Q = AMPP_FUNCTION(A1L5, N1L107, N1L103);


--N1L104Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE at FF_X2_Y2_N58
--register power-up is low

N1L104Q = AMPP_FUNCTION(A1L5, N1L112, GND, N1L103);


