/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

/* This file is designed for use with ISim build 0x7708f090 */

#define XSI_HIDE_SYMBOL_SPEC true
#include "xsi.h"
#include <memory.h>
#ifdef __GNUC__
#include <stdlib.h>
#else
#include <malloc.h>
#define alloca _alloca
#endif




extern void simprims_ver_m_00000000000648012491_3151998091_0944360955_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_0944360955", "isim/tb_vga_module_isim_translate.exe.sim/simprims_ver/m_00000000000648012491_3151998091_0944360955.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_0176140153_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_0176140153", "isim/tb_vga_module_isim_translate.exe.sim/simprims_ver/m_00000000000648012491_3151998091_0176140153.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_0991811788_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_0991811788", "isim/tb_vga_module_isim_translate.exe.sim/simprims_ver/m_00000000000648012491_3151998091_0991811788.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_3218198836_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_3218198836", "isim/tb_vga_module_isim_translate.exe.sim/simprims_ver/m_00000000000648012491_3151998091_3218198836.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_0570878349_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_0570878349", "isim/tb_vga_module_isim_translate.exe.sim/simprims_ver/m_00000000000648012491_3151998091_0570878349.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_2544408512_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_2544408512", "isim/tb_vga_module_isim_translate.exe.sim/simprims_ver/m_00000000000648012491_3151998091_2544408512.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_1181363337_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_1181363337", "isim/tb_vga_module_isim_translate.exe.sim/simprims_ver/m_00000000000648012491_3151998091_1181363337.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_2499576567_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_2499576567", "isim/tb_vga_module_isim_translate.exe.sim/simprims_ver/m_00000000000648012491_3151998091_2499576567.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_2798313589_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_2798313589", "isim/tb_vga_module_isim_translate.exe.sim/simprims_ver/m_00000000000648012491_3151998091_2798313589.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_0325361208_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_0325361208", "isim/tb_vga_module_isim_translate.exe.sim/simprims_ver/m_00000000000648012491_3151998091_0325361208.didat");
}
