=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.001933 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000878/0 sec (8.7e-05/0 sec, 0.000301/0 sec, 0.000133/0 sec, 0.000357/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0.000229/0 sec (3.5e-05/3.5e-05 sec, 8e-05/8e-05 sec, 3.8e-05/3.8e-05 sec, 7.6e-05/7.6e-05 sec )
[LOG] Total clause minimization time: 0.000535/0 sec (3.4e-05/3.4e-05 sec, 0.00017/0.00017 sec, 8.1e-05/8.1e-05 sec, 0.00025/0.00025 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0.002534 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.001772 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00081/0 sec (0.000101/0 sec, 0.000269/0 sec, 0.000126/0 sec, 0.000314/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0.000221/0 sec (5e-05/5e-05 sec, 6.4e-05/6.4e-05 sec, 3.9e-05/3.9e-05 sec, 6.8e-05/6.8e-05 sec )
[LOG] Total clause minimization time: 0.00047/0 sec (3.3e-05/3.3e-05 sec, 0.00015/0.00015 sec, 7e-05/7e-05 sec, 0.000217/0.000217 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0.00223 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.028371 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 72 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 70 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02667/0 sec (0.000139/0 sec, 0.000477/0 sec, 0.00174/0 sec, 0.006008/0 sec, 0.001611/0 sec, 0.002014/0 sec, 0.004256/0 sec, 0.010425/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.005815/0 sec (5.5e-05/5.5e-05 sec, 0.000115/0.000115 sec, 0.000374/0.000374 sec, 0.001034/0.001034 sec, 0.000568/0.000568 sec, 0.00074/0.00074 sec, 0.001047/0.001047 sec, 0.001882/0.001882 sec )
[LOG] Total clause minimization time: 0.019962/0 sec (6.5e-05/6.5e-05 sec, 0.000313/0.000313 sec, 0.001229/0.001229 sec, 0.004621/0.004621 sec, 0.001023/0.001023 sec, 0.001244/0.001244 sec, 0.003123/0.003123 sec, 0.008344/0.008344 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.02909 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 145 8 2 1 133
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.025536 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 84 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 82 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.023898/0 sec (0.000126/0 sec, 0.000403/0 sec, 0.001411/0 sec, 0.005779/0 sec, 0.001355/0 sec, 0.001737/0 sec, 0.003639/0 sec, 0.009448/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.005442/0 sec (5.7e-05/5.7e-05 sec, 9.6e-05/9.6e-05 sec, 0.000314/0.000314 sec, 0.001241/0.001241 sec, 0.00046/0.00046 sec, 0.000623/0.000623 sec, 0.000887/0.000887 sec, 0.001764/0.001764 sec )
[LOG] Total clause minimization time: 0.017521/0 sec (4.8e-05/4.8e-05 sec, 0.000258/0.000258 sec, 0.000953/0.000953 sec, 0.004171/0.004171 sec, 0.00088/0.00088 sec, 0.001085/0.001085 sec, 0.002666/0.002666 sec, 0.00746/0.00746 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.026189 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 141 8 2 1 129
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.482429 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 665 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 663 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.478572/0 sec (0.000189/0 sec, 0.000685/0 sec, 0.002338/0 sec, 0.007284/0 sec, 0.022345/0 sec, 0.095625/0 sec, 0.03273/0 sec, 0.013566/0 sec, 0.015764/0 sec, 0.033006/0 sec, 0.073527/0 sec, 0.181513/0 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 0.089974/0 sec (7.3e-05/7.3e-05 sec, 0.000159/0.000159 sec, 0.000462/0.000462 sec, 0.001305/0.001305 sec, 0.00337/0.00337 sec, 0.013169/0.013169 sec, 0.01353/0.01353 sec, 0.006551/0.006551 sec, 0.005199/0.005199 sec, 0.008277/0.008277 sec, 0.013176/0.013176 sec, 0.024703/0.024703 sec )
[LOG] Total clause minimization time: 0.383676/0 sec (9.1e-05/9.1e-05 sec, 0.000473/0.000473 sec, 0.001722/0.001722 sec, 0.005649/0.005649 sec, 0.018176/0.018176 sec, 0.080732/0.080732 sec, 0.019173/0.019173 sec, 0.006983/0.006983 sec, 0.010489/0.010489 sec, 0.024539/0.024539 sec, 0.059902/0.059902 sec, 0.155747/0.155747 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 0.483347 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.71 sec (Real time) / 0.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 782 12 2 1 764
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.429416 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 715 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 714 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.425685/0 sec (0.000168/0 sec, 0.000552/0 sec, 0.001961/0 sec, 0.005674/0 sec, 0.017628/0 sec, 0.083151/0 sec, 0.017864/0 sec, 0.012601/0 sec, 0.014393/0 sec, 0.030433/0 sec, 0.069795/0 sec, 0.171465/0 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 0.076319/0 sec (7.6e-05/7.6e-05 sec, 0.000131/0.000131 sec, 0.000431/0.000431 sec, 0.001007/0.001007 sec, 0.002849/0.002849 sec, 0.011642/0.011642 sec, 0.007304/0.007304 sec, 0.005532/0.005532 sec, 0.004955/0.004955 sec, 0.00662/0.00662 sec, 0.012374/0.012374 sec, 0.023398/0.023398 sec )
[LOG] Total clause minimization time: 0.344512/0 sec (7.3e-05/7.3e-05 sec, 0.000375/0.000375 sec, 0.001398/0.001398 sec, 0.004329/0.004329 sec, 0.014017/0.014017 sec, 0.0698/0.0698 sec, 0.010523/0.010523 sec, 0.007041/0.007041 sec, 0.009362/0.009362 sec, 0.023624/0.023624 sec, 0.056972/0.056972 sec, 0.146998/0.146998 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 0.4302 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 807 12 2 1 788
=====================  add8n.aag =====================
[LOG] Relation determinization time: 8.33726 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 3513 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3511 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.32242/8 sec (0.00023/0 sec, 0.000855/0 sec, 0.0029/0 sec, 0.008715/0 sec, 0.026047/0 sec, 0.084446/0 sec, 0.289518/0 sec, 1.43975/2 sec, 0.262464/0 sec, 0.138551/0 sec, 0.104365/0 sec, 0.153558/0 sec, 0.268096/0 sec, 0.610217/1 sec, 1.42698/2 sec, 3.50572/3 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 1.22853/0 sec (9.2e-05/9.2e-05 sec, 0.000206/0.000206 sec, 0.000561/0.000561 sec, 0.001552/0.001552 sec, 0.003968/0.003968 sec, 0.011638/0.011638 sec, 0.035383/0.035383 sec, 0.156049/0.156049 sec, 0.085731/0.085731 sec, 0.062633/0.062633 sec, 0.045004/0.045004 sec, 0.048543/0.048543 sec, 0.063693/0.063693 sec, 0.123127/0.123127 sec, 0.206634/0.206634 sec, 0.383715/0.383715 sec )
[LOG] Total clause minimization time: 7.06556/8 sec (0.00012/0.00012 sec, 0.000601/0.000601 sec, 0.00221/0.00221 sec, 0.006825/0.006825 sec, 0.021318/0.021318 sec, 0.07099/0.07099 sec, 0.250137/0.250137 sec, 1.27509/1.27509 sec, 0.17665/0.17665 sec, 0.075859/0.075859 sec, 0.059258/0.059258 sec, 0.104797/0.104797 sec, 0.203906/0.203906 sec, 0.485943/0.485943 sec, 1.21731/1.21731 sec, 3.11455/3.11455 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 8.33845 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.00 sec (Real time) / 8.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.18 sec (Real time) / 4.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3674 16 2 1 3650
=====================  add8y.aag =====================
[LOG] Relation determinization time: 7.88486 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 3515 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3514 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.87026/8 sec (0.000198/0 sec, 0.000711/0 sec, 0.002394/0 sec, 0.007268/0 sec, 0.022974/0 sec, 0.07592/0 sec, 0.263269/1 sec, 1.13177/1 sec, 0.310114/0 sec, 0.15163/0 sec, 0.113918/0 sec, 0.161766/1 sec, 0.261669/0 sec, 0.551452/0 sec, 1.34817/2 sec, 3.46704/3 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 1.12881/0 sec (8.4e-05/8.4e-05 sec, 0.000168/0.000168 sec, 0.00047/0.00047 sec, 0.001273/0.001273 sec, 0.003497/0.003497 sec, 0.010347/0.010347 sec, 0.032444/0.032444 sec, 0.122731/0.122731 sec, 0.089035/0.089035 sec, 0.059326/0.059326 sec, 0.04705/0.04705 sec, 0.059555/0.059555 sec, 0.057419/0.057419 sec, 0.087351/0.087351 sec, 0.182461/0.182461 sec, 0.375597/0.375597 sec )
[LOG] Total clause minimization time: 6.71352/8 sec (9.5e-05/9.5e-05 sec, 0.000494/0.000494 sec, 0.001783/0.001783 sec, 0.005661/0.005661 sec, 0.018677/0.018677 sec, 0.063759/0.063759 sec, 0.226812/0.226812 sec, 1.00052/1.00052 sec, 0.220974/0.220974 sec, 0.092249/0.092249 sec, 0.066768/0.066768 sec, 0.101984/0.101984 sec, 0.203759/0.203759 sec, 0.462949/0.462949 sec, 1.16281/1.16281 sec, 3.08423/3.08423 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 7.88593 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.53 sec (Real time) / 8.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.02 sec (Real time) / 4.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3641 16 2 1 3616
=====================  add10n.aag =====================
[LOG] Relation determinization time: 160.374 sec CPU time.
[LOG] Relation determinization time: 164 sec real time.
[LOG] Final circuit size: 15163 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15161 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 160.291/161 sec (0.000272/0 sec, 0.001018/0 sec, 0.003438/0 sec, 0.009933/0 sec, 0.029424/1 sec, 0.092385/0 sec, 0.310501/0 sec, 1.13345/1 sec, 4.50938/5 sec, 20.2043/20 sec, 6.799/7 sec, 2.93962/3 sec, 1.56233/1 sec, 1.5212/2 sec, 1.86541/2 sec, 3.00683/3 sec, 5.92802/6 sec, 13.1177/13 sec, 30.3749/30 sec, 66.8814/67 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 21.9885/24 sec (0.000108/0.000108 sec, 0.000236/0.000236 sec, 0.000652/0.000652 sec, 0.001706/0.001706 sec, 0.004441/0.004441 sec, 0.01238/0.01238 sec, 0.038323/0.038323 sec, 0.124567/0.124567 sec, 0.443277/0.443277 sec, 1.79605/1.79605 sec, 2.46313/2.46313 sec, 0.991973/0.991973 sec, 0.517049/0.517049 sec, 0.578375/0.578375 sec, 0.620239/0.620239 sec, 0.790554/0.790554 sec, 1.09224/1.09224 sec, 2.1297/2.1297 sec, 4.21663/4.21663 sec, 6.16688/6.16688 sec )
[LOG] Total clause minimization time: 137.964/137 sec (0.000148/0.000148 sec, 0.000721/0.000721 sec, 0.00265/0.00265 sec, 0.00789/0.00789 sec, 0.024197/0.024197 sec, 0.078243/0.078243 sec, 0.268255/0.268255 sec, 1.00047/1.00047 sec, 4.04689/4.04689 sec, 18.3636/18.3636 sec, 4.33553/4.33553 sec, 1.94753/1.94753 sec, 1.04501/1.04501 sec, 0.942282/0.942282 sec, 1.24401/1.24401 sec, 2.21354/2.21354 sec, 4.83091/4.83091 sec, 10.9743/10.9743 sec, 26.103/26.103 sec, 60.5348/60.5348 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 160.375 sec CPU time.
[LOG] Overall execution time: 164 sec real time.
Synthesis time: 163.36 sec (Real time) / 162.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.21 sec (Real time) / 8.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.88 sec (Real time) / 6.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 15368 20 2 1 15338
=====================  add10y.aag =====================
[LOG] Relation determinization time: 229.147 sec CPU time.
[LOG] Relation determinization time: 232 sec real time.
[LOG] Final circuit size: 15757 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15755 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 229.067/230 sec (0.000259/0 sec, 0.000856/0 sec, 0.002841/0 sec, 0.008558/0 sec, 0.025733/0 sec, 0.083176/0 sec, 0.286654/0 sec, 1.06454/2 sec, 4.31718/4 sec, 25.4974/25 sec, 9.06368/10 sec, 5.01133/5 sec, 2.44173/2 sec, 2.06607/2 sec, 2.45004/3 sec, 3.22995/3 sec, 6.09625/6 sec, 15.3327/15 sec, 29.3688/30 sec, 122.719/123 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 30.9489/35 sec (0.000118/0.000118 sec, 0.000198/0.000198 sec, 0.000551/0.000551 sec, 0.001557/0.001557 sec, 0.003885/0.003885 sec, 0.011218/0.011218 sec, 0.034949/0.034949 sec, 0.114428/0.114428 sec, 0.415429/0.415429 sec, 2.21558/2.21558 sec, 3.4978/3.4978 sec, 2.00085/2.00085 sec, 0.968835/0.968835 sec, 0.873908/0.873908 sec, 0.897757/0.897757 sec, 0.996739/0.996739 sec, 1.33135/1.33135 sec, 2.24842/2.24842 sec, 4.19114/4.19114 sec, 11.1442/11.1442 sec )
[LOG] Total clause minimization time: 197.819/195 sec (0.000123/0.000123 sec, 0.000607/0.000607 sec, 0.002137/0.002137 sec, 0.006661/0.006661 sec, 0.021045/0.021045 sec, 0.070189/0.070189 sec, 0.247757/0.247757 sec, 0.941659/0.941659 sec, 3.88188/3.88188 sec, 23.2367/23.2367 sec, 5.56553/5.56553 sec, 3.01037/3.01037 sec, 1.47262/1.47262 sec, 1.19158/1.19158 sec, 1.55103/1.55103 sec, 2.23066/2.23066 sec, 4.75955/4.75955 sec, 13.0713/13.0713 sec, 25.1275/25.1275 sec, 111.43/111.43 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 229.148 sec CPU time.
[LOG] Overall execution time: 232 sec real time.
Synthesis time: 232.35 sec (Real time) / 231.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.86 sec (Real time) / 8.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.46 sec (Real time) / 5.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 15916 20 2 1 15886
=====================  add12n.aag =====================
[LOG] Relation determinization time: 5101.55 sec CPU time.
[LOG] Relation determinization time: 5121 sec real time.
[LOG] Final circuit size: 67241 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 67239 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 5101.08/5113 sec (0.00036/0 sec, 0.00124/0 sec, 0.004106/0 sec, 0.01173/0 sec, 0.034612/0 sec, 0.104191/0 sec, 0.328498/0 sec, 1.20766/2 sec, 4.59424/4 sec, 19.1507/19 sec, 80.999/81 sec, 394.827/396 sec, 315.732/316 sec, 192.819/194 sec, 128.002/128 sec, 102.473/103 sec, 72.2272/72 sec, 52.4883/52 sec, 63.7329/64 sec, 113.316/114 sec, 198.213/199 sec, 360.27/361 sec, 942.427/944 sec, 2058.12/2064 sec )
[LOG] Nr of iterations: 40868 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556, 5116, 10236 )
[LOG] Total clause computation time: 857.455/876 sec (0.00014/0.00014 sec, 0.000293/0.000293 sec, 0.000786/0.000786 sec, 0.001978/0.001978 sec, 0.005329/0.005329 sec, 0.014169/0.014169 sec, 0.040037/0.040037 sec, 0.131559/0.131559 sec, 0.453635/0.453635 sec, 1.72002/1.72002 sec, 6.66659/6.66659 sec, 33.3731/33.3731 sec, 129.296/129.296 sec, 73.9329/73.9329 sec, 51.2436/51.2436 sec, 42.3085/42.3085 sec, 35.9343/35.9343 sec, 26.4474/26.4474 sec, 23.138/23.138 sec, 33.3454/33.3454 sec, 39.2248/39.2248 sec, 52.0674/52.0674 sec, 139.014/139.014 sec, 169.095/169.095 sec )
[LOG] Total clause minimization time: 4234.73/4228 sec (0.000204/0.000204 sec, 0.0009/0.0009 sec, 0.003171/0.003171 sec, 0.009404/0.009404 sec, 0.028501/0.028501 sec, 0.088195/0.088195 sec, 0.284454/0.284454 sec, 1.06728/1.06728 sec, 4.12114/4.12114 sec, 17.3858/17.3858 sec, 74.2324/74.2324 sec, 361.173/361.173 sec, 186.433/186.433 sec, 118.886/118.886 sec, 76.7575/76.7575 sec, 60.1638/60.1638 sec, 36.2909/36.2909 sec, 26.036/26.036 sec, 40.5822/40.5822 sec, 79.9353/79.9353 sec, 158.874/158.874 sec, 307.802/307.802 sec, 801.829/801.829 sec, 1882.75/1882.75 sec )
[LOG] Total clause size reduction: 813290 --> 483144 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640, 60408 --> 60408, 131064 --> 131064 )
[LOG] Average clause size reduction: 19.9004 --> 11.8221 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138, 11.8077 --> 11.8077, 12.8042 --> 12.8042 )
[LOG] Overall execution time: 5101.55 sec CPU time.
[LOG] Overall execution time: 5121 sec real time.
Synthesis time: 5121.44 sec (Real time) / 5103.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 18.95 sec (Real time) / 18.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 118.77 sec (Real time) / 118.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 67490 24 2 1 67454
=====================  add12y.aag =====================
[LOG] Relation determinization time: 4901.72 sec CPU time.
[LOG] Relation determinization time: 4923 sec real time.
[LOG] Final circuit size: 66457 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 66456 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 4901.24/4915 sec (0.000297/0 sec, 0.001/0 sec, 0.003406/0 sec, 0.00977/0 sec, 0.029448/0 sec, 0.095909/0 sec, 0.303704/0 sec, 1.10555/1 sec, 4.49186/5 sec, 18.9686/19 sec, 79.9008/80 sec, 387.493/388 sec, 377.985/380 sec, 196.824/197 sec, 127.747/128 sec, 97.9213/98 sec, 48.9398/49 sec, 35.4506/36 sec, 65.6003/66 sec, 104.104/104 sec, 195.719/196 sec, 415.233/417 sec, 955.306/958 sec, 1788.01/1793 sec )
[LOG] Nr of iterations: 40868 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556, 5116, 10236 )
[LOG] Total clause computation time: 821.677/847 sec (0.000132/0.000132 sec, 0.000247/0.000247 sec, 0.000665/0.000665 sec, 0.001743/0.001743 sec, 0.004379/0.004379 sec, 0.012745/0.012745 sec, 0.036469/0.036469 sec, 0.119124/0.119124 sec, 0.439201/0.439201 sec, 1.6886/1.6886 sec, 6.50276/6.50276 sec, 31.9737/31.9737 sec, 158.835/158.835 sec, 76.0882/76.0882 sec, 50.5298/50.5298 sec, 45.3712/45.3712 sec, 24.4172/24.4172 sec, 17.0184/17.0184 sec, 22.9626/22.9626 sec, 25.9217/25.9217 sec, 38.9174/38.9174 sec, 52.8817/52.8817 sec, 111.241/111.241 sec, 156.713/156.713 sec )
[LOG] Total clause minimization time: 4069.92/4061 sec (0.000148/0.000148 sec, 0.000702/0.000702 sec, 0.002593/0.002593 sec, 0.007672/0.007672 sec, 0.02422/0.02422 sec, 0.08131/0.08131 sec, 0.263074/0.263074 sec, 0.977421/0.977421 sec, 4.03236/4.03236 sec, 17.2327/17.2327 sec, 73.291/73.291 sec, 355.199/355.199 sec, 219.147/219.147 sec, 120.736/120.736 sec, 77.2168/77.2168 sec, 52.549/52.549 sec, 24.5202/24.5202 sec, 18.4262/18.4262 sec, 42.6223/42.6223 sec, 78.1402/78.1402 sec, 156.668/156.668 sec, 361.871/361.871 sec, 842.296/842.296 sec, 1624.62/1624.62 sec )
[LOG] Total clause size reduction: 813290 --> 483144 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640, 60408 --> 60408, 131064 --> 131064 )
[LOG] Average clause size reduction: 19.9004 --> 11.8221 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138, 11.8077 --> 11.8077, 12.8042 --> 12.8042 )
[LOG] Overall execution time: 4901.73 sec CPU time.
[LOG] Overall execution time: 4923 sec real time.
Synthesis time: 4923.70 sec (Real time) / 4903.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 22.03 sec (Real time) / 21.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 120.42 sec (Real time) / 119.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 66651 24 2 1 66614
=====================  add14n.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9975.68 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9973.58 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9973.21 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9973.70 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9973.40 sec (User CPU time)
Timeout: 1
=====================  add18y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9972.97 sec (User CPU time)
Timeout: 1
=====================  add20n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9974.99 sec (User CPU time)
Timeout: 1
=====================  add20y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9973.04 sec (User CPU time)
Timeout: 1
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.000987 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.9e-05/0 sec (2.5e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2e-05/0 sec (2e-05/2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001578 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.000789 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.7e-05/0 sec (1.3e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 9e-06/0 sec (9e-06/9e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001287 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.001009 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.3e-05/0 sec (2.9e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.5e-05/0 sec (2.5e-05/2.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001622 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.000868 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.9e-05/0 sec (1.5e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-05/0 sec (1e-05/1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001393 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.001123 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.7e-05/0 sec (3.4e-05/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.8e-05/0 sec (2.8e-05/2.8e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001818 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.000871 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2e-05/0 sec (1.6e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.1e-05/0 sec (1.1e-05/1.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001446 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.00126 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4e-05/0 sec (3.6e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.1e-05/0 sec (3.1e-05/3.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002036 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.000918 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2e-05/0 sec (1.7e-05/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001515 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.00136 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.4e-05/0 sec (3.9e-05/0 sec, 5e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.4e-05/0 sec (3.4e-05/3.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002188 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.00098 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.1e-05/0 sec (1.8e-05/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001598 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.001515 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9e-05/0 sec (8.6e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 8.1e-05/0 sec (8.1e-05/8.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002438 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.000994 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.2e-05/0 sec (1.8e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001663 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.001631 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.3e-05/0 sec (4.9e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 4.5e-05/0 sec (4.5e-05/4.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002632 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.001072 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.4e-05/0 sec (2e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001788 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.001774 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.3e-05/0 sec (4.9e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 4.5e-05/0 sec (4.5e-05/4.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002936 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.51 sec (Real time) / 0.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.001123 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.3e-05/0 sec (2e-05/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001879 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.001835 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6e-05/0 sec (5.6e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 5.2e-05/0 sec (5.2e-05/5.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003066 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.69 sec (Real time) / 1.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.00117 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.5e-05/0 sec (2.1e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001975 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.25 sec (Real time) / 1.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.002073 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.2e-05/0 sec (6.8e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 6.3e-05/0 sec (6.3e-05/6.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003457 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.22 sec (Real time) / 5.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.001218 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.4e-05/0 sec (2.1e-05/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00208 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.90 sec (Real time) / 3.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.002439 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.6e-05/0 sec (7.2e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 6.8e-05/0 sec (6.8e-05/6.8e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004351 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 698.44 sec (Real time) / 686.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.001541 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.1e-05/0 sec (2.7e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.1e-05/0 sec (2.1e-05/2.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002618 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 443.22 sec (Real time) / 433.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.003096 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.2e-05/0 sec (8.7e-05/0 sec, 5e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 8.3e-05/0 sec (8.3e-05/8.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00579 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.33 sec (Real time) / 9918.01 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.00173 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.5e-05/0 sec (3.1e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.6e-05/0 sec (2.6e-05/2.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003098 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.36 sec (Real time) / 9918.51 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.00373 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000203/0 sec (0.000199/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000195/0 sec (0.000195/0.000195 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007359 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.39 sec (Real time) / 9918.36 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.001982 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4e-05/0 sec (3.6e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.1e-05/0 sec (3.1e-05/3.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003655 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.45 sec (Real time) / 9923.06 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.004374 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00013/0 sec (0.000126/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000121/0 sec (0.000121/0.000121 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009276 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.30 sec (Real time) / 9921.84 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.002313 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.3e-05/0 sec (3.9e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.5e-05/0 sec (3.5e-05/3.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004398 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9892.37 sec (Real time) / 9804.61 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 134)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.000889 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3e-05/0 sec (2.6e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.1e-05/0 sec (2.1e-05/2.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001456 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.000852 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3e-05/0 sec (2.7e-05/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001363 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.000964 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.5e-05/0 sec (4.1e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.6e-05/0 sec (3.6e-05/3.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001521 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.00082 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.5e-05/0 sec (2.1e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001318 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.001681 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000423/0 sec (0.000305/0 sec, 1.5e-05/0 sec, 2e-06/0 sec, 9.9e-05/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000126/0 sec (6.3e-05/6.3e-05 sec, 1.3e-05/1.3e-05 sec, 1e-06/1e-06 sec, 4.9e-05/4.9e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000265/0 sec (0.000222/0.000222 sec, 0/0 sec, 0/0 sec, 4.3e-05/4.3e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002449 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.001361 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000279/0 sec (0.000191/0 sec, 1.3e-05/0 sec, 2e-06/0 sec, 7e-05/0 sec, 2e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 9.9e-05/0 sec (6.1e-05/6.1e-05 sec, 1e-05/1e-05 sec, 0/0 sec, 2.8e-05/2.8e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000147/0 sec (0.000113/0.000113 sec, 0/0 sec, 0/0 sec, 3.4e-05/3.4e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002044 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.001502 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000332/0 sec (0.000235/0 sec, 1.5e-05/0 sec, 2e-06/0 sec, 7.7e-05/0 sec, 2e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000126/0 sec (8.3e-05/8.3e-05 sec, 1.3e-05/1.3e-05 sec, 0/0 sec, 3e-05/3e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000172/0 sec (0.000132/0.000132 sec, 0/0 sec, 0/0 sec, 4e-05/4e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002226 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.001196 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000217/0 sec (0.000149/0 sec, 3.2e-05/0 sec, 2e-06/0 sec, 3.1e-05/0 sec, 2e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 9.3e-05/0 sec (6.1e-05/6.1e-05 sec, 3e-05/3e-05 sec, 0/0 sec, 2e-06/2e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 9.3e-05/0 sec (7e-05/7e-05 sec, 0/0 sec, 0/0 sec, 2.3e-05/2.3e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00182 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.014672 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012453/0 sec (0.012057/0 sec, 0.000166/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 0.000213/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.002/0 sec (0.001721/0.001721 sec, 0.000163/0.000163 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0.000115/0.000115 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.010084/0 sec (0.009994/0.009994 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9e-05/9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.016059 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.010751 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009011/0 sec (0.0087/0 sec, 0.000162/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 0.000133/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.001557/0 sec (0.00133/0.00133 sec, 0.00016/0.00016 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 6.5e-05/6.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.007101/0 sec (0.00704/0.00704 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.1e-05/6.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011888 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.010116 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008156/0 sec (0.007833/0 sec, 0.000176/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 0.000131/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.001412/0 sec (0.001188/0.001188 sec, 0.000174/0.000174 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 4.7e-05/4.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.006376/0 sec (0.0063/0.0063 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.6e-05/7.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011231 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.00671 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005344/0 sec (0.005095/0 sec, 0.000174/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 5.7e-05/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.000988/0 sec (0.000811/0.000811 sec, 0.000171/0.000171 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 4e-06/4e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.004002/0 sec (0.003956/0.003956 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.6e-05/4.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00757 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.424014 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.419286/0 sec (0.399163/0 sec, 0.019718/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 0.000378/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.05745/0 sec (0.037498/0.037498 sec, 0.019714/0.019714 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0.000234/0.000234 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.354083/0 sec (0.353963/0.353963 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00012/0.00012 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.426189 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.345782 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.34192/1 sec (0.325293/1 sec, 0.016339/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 0.000257/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.048407/0 sec (0.031923/0.031923 sec, 0.016334/0.016334 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0.000147/0.000147 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.285703/1 sec (0.285616/0.285616 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.7e-05/8.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.347536 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.338101 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.334141/0 sec (0.312138/0 sec, 0.021824/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 0.000148/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.052836/0 sec (0.030993/0.030993 sec, 0.02182/0.02182 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 2e-05/2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.27363/0 sec (0.273523/0.273523 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000107/0.000107 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.339688 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.217879 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.21461/1 sec (0.197569/1 sec, 0.016919/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 9.1e-05/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.037521/0 sec (0.020594/0.020594 sec, 0.016915/0.016915 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 7e-06/7e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.169376/1 sec (0.169309/0.169309 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.7e-05/6.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.21905 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 91.3652 sec CPU time.
[LOG] Relation determinization time: 92 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 91.312/91 sec (14.2738/14 sec, 77.037/77 sec, 5e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 0.001066/0 sec, 3e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 78.1387/77 sec (1.10134/1.10134 sec, 77.037/77.037 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0.000343/0.000343 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 12.9731/14 sec (12.9729/12.9729 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000189/0.000189 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 91.3684 sec CPU time.
[LOG] Overall execution time: 92 sec real time.
Synthesis time: 91.68 sec (Real time) / 91.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 27.6292 sec CPU time.
[LOG] Relation determinization time: 28 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 27.585/27 sec (9.76907/9 sec, 17.8151/18 sec, 5e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 0.000777/0 sec, 3e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 18.5994/18 sec (0.784196/0.784196 sec, 17.8151/17.8151 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000136/0.000136 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 8.78675/9 sec (8.78662/8.78662 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000131/0.000131 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 27.6317 sec CPU time.
[LOG] Overall execution time: 28 sec real time.
Synthesis time: 28.07 sec (Real time) / 27.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 28.9078 sec CPU time.
[LOG] Relation determinization time: 29 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 28.8545/29 sec (9.1791/9 sec, 19.6746/20 sec, 5e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 0.000755/0 sec, 2e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 20.4394/20 sec (0.764677/0.764677 sec, 19.6746/19.6746 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.5e-05/8.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 8.21684/9 sec (8.21668/8.21668 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00016/0.00016 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 28.91 sec CPU time.
[LOG] Overall execution time: 29 sec real time.
Synthesis time: 29.09 sec (Real time) / 28.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 22.8228 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 22.7781/23 sec (4.99386/5 sec, 17.7836/18 sec, 5e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 0.000618/0 sec, 3e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 18.2615/18 sec (0.477917/0.477917 sec, 17.7836/17.7836 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 8e-06/8e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 4.31623/5 sec (4.31613/4.31613 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.9e-05/9.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 22.8243 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 23.00 sec (Real time) / 22.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 165.225 sec CPU time.
[LOG] Relation determinization time: 166 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 164.906/166 sec (49.6087/50 sec, 115.294/116 sec, 5e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 0.003142/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 120.233/121 sec (4.93876/4.93876 sec, 115.294/115.294 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 9.5e-05/9.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 43.7389/44 sec (43.7387/43.7387 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000205/0.000205 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 165.227 sec CPU time.
[LOG] Overall execution time: 166 sec real time.
Synthesis time: 165.64 sec (Real time) / 164.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 613.095 sec CPU time.
[LOG] Relation determinization time: 614 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 612.794/613 sec (30.2084/30 sec, 582.582/583 sec, 5e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 0.003416/0 sec, 2e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 586.004/588 sec (3.42158/3.42158 sec, 582.582/582.582 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 9e-06/9e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 25.8625/25 sec (25.8624/25.8624 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000118/0.000118 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 613.097 sec CPU time.
[LOG] Overall execution time: 614 sec real time.
Synthesis time: 614.24 sec (Real time) / 612.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 10000.55 sec (Real time) / 9976.36 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Synthesis time: 10000.36 sec (Real time) / 9968.30 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
Synthesis time: 10000.37 sec (Real time) / 9969.68 sec (User CPU time)
Timeout: 1
=====================  mvs20y.aag =====================
Synthesis time: 5664.83 sec (Real time) / 5644.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs22n.aag =====================
Synthesis time: 6843.58 sec (Real time) / 6816.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs22y.aag =====================
Synthesis time: 5334.14 sec (Real time) / 5309.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9963.95 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9964.06 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9965.39 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9961.62 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.002283 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0012/0 sec (9.1e-05/0 sec, 0.000212/0 sec, 9.7e-05/0 sec, 0.000103/0 sec, 0.000123/0 sec, 0.00027/0 sec, 0.000137/0 sec, 0.000167/0 sec )
[LOG] Nr of iterations: 32 (3, 6, 4, 5, 2, 5, 3, 4 )
[LOG] Total clause computation time: 0.000408/0 sec (5.6e-05/5.6e-05 sec, 5.6e-05/5.6e-05 sec, 3.6e-05/3.6e-05 sec, 4.4e-05/4.4e-05 sec, 4e-05/4e-05 sec, 7.8e-05/7.8e-05 sec, 4.6e-05/4.6e-05 sec, 5.2e-05/5.2e-05 sec )
[LOG] Total clause minimization time: 0.000644/0 sec (2.4e-05/2.4e-05 sec, 0.000105/0.000105 sec, 4.6e-05/4.6e-05 sec, 4.7e-05/4.7e-05 sec, 7.2e-05/7.2e-05 sec, 0.000166/0.000166 sec, 8.1e-05/8.1e-05 sec, 0.000103/0.000103 sec )
[LOG] Total clause size reduction: 111 --> 44 (16 --> 2, 35 --> 12, 18 --> 4, 20 --> 4, 2 --> 2, 12 --> 12, 4 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 3.46875 --> 1.375 (5.33333 --> 0.666667, 5.83333 --> 2, 4.5 --> 1, 4 --> 0.8, 1 --> 1, 2.4 --> 2.4, 1.33333 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0.002912 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.229165 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 416 new AND gates.
[LOG] Size before ABC: 885 AND gates.
[LOG] Size after ABC: 415 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.226021/0 sec (0.000283/0 sec, 0.001951/0 sec, 0.002441/0 sec, 0.012396/0 sec, 0.019985/0 sec, 0.022869/0 sec, 0.014407/0 sec, 0.004318/0 sec, 0.005009/0 sec, 0.004694/0 sec, 0.007832/0 sec, 0.026691/0 sec, 0.035722/0 sec, 0.037766/0 sec, 0.02142/0 sec, 0.008237/0 sec )
[LOG] Nr of iterations: 372 (3, 6, 12, 37, 47, 46, 27, 12, 2, 5, 11, 36, 46, 45, 26, 11 )
[LOG] Total clause computation time: 0.049181/0 sec (0.000186/0.000186 sec, 0.001361/0.001361 sec, 0.000562/0.000562 sec, 0.002177/0.002177 sec, 0.003476/0.003476 sec, 0.003801/0.003801 sec, 0.002539/0.002539 sec, 0.001132/0.001132 sec, 0.001566/0.001566 sec, 0.001652/0.001652 sec, 0.002646/0.002646 sec, 0.006044/0.006044 sec, 0.006901/0.006901 sec, 0.008627/0.008627 sec, 0.004467/0.004467 sec, 0.002044/0.002044 sec )
[LOG] Total clause minimization time: 0.173991/0 sec (8.7e-05/8.7e-05 sec, 0.000554/0.000554 sec, 0.001783/0.001783 sec, 0.009807/0.009807 sec, 0.015996/0.015996 sec, 0.01864/0.01864 sec, 0.011631/0.011631 sec, 0.003115/0.003115 sec, 0.003431/0.003431 sec, 0.003019/0.003019 sec, 0.005132/0.005132 sec, 0.02041/0.02041 sec, 0.028551/0.028551 sec, 0.028877/0.028877 sec, 0.016811/0.016811 sec, 0.006147/0.006147 sec )
[LOG] Total clause size reduction: 3020 --> 1770 (32 --> 2, 75 --> 12, 154 --> 39, 468 --> 192, 552 --> 254, 495 --> 236, 260 --> 120, 99 --> 30, 2 --> 2, 12 --> 12, 39 --> 39, 192 --> 192, 254 --> 254, 236 --> 236, 120 --> 120, 30 --> 30 )
[LOG] Average clause size reduction: 8.11828 --> 4.75806 (10.6667 --> 0.666667, 12.5 --> 2, 12.8333 --> 3.25, 12.6486 --> 5.18919, 11.7447 --> 5.40426, 10.7609 --> 5.13043, 9.62963 --> 4.44444, 8.25 --> 2.5, 1 --> 1, 2.4 --> 2.4, 3.54545 --> 3.54545, 5.33333 --> 5.33333, 5.52174 --> 5.52174, 5.24444 --> 5.24444, 4.61538 --> 4.61538, 2.72727 --> 2.72727 )
[LOG] Overall execution time: 0.230325 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 559 8 0 1 544
=====================  mult5.aag =====================
[LOG] Relation determinization time: 2.82971 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1844 new AND gates.
[LOG] Size before ABC: 4459 AND gates.
[LOG] Size after ABC: 1843 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.82147/3 sec (0.000291/0 sec, 0.000857/0 sec, 0.002538/0 sec, 0.014417/0 sec, 0.082371/0 sec, 0.168378/0 sec, 0.235224/0 sec, 0.17634/0 sec, 0.102922/0 sec, 0.038792/1 sec, 0.044984/0 sec, 0.028985/0 sec, 0.034418/0 sec, 0.087643/0 sec, 0.317358/0 sec, 0.442908/0 sec, 0.474089/1 sec, 0.319522/0 sec, 0.180023/0 sec, 0.069408/1 sec )
[LOG] Nr of iterations: 1346 (3, 6, 12, 39, 125, 158, 151, 100, 55, 29, 2, 5, 11, 38, 124, 157, 150, 99, 54, 28 )
[LOG] Total clause computation time: 0.490712/1 sec (0.000173/0.000173 sec, 0.000253/0.000253 sec, 0.000548/0.000548 sec, 0.002477/0.002477 sec, 0.01258/0.01258 sec, 0.02724/0.02724 sec, 0.035896/0.035896 sec, 0.025491/0.025491 sec, 0.01465/0.01465 sec, 0.007718/0.007718 sec, 0.011833/0.011833 sec, 0.011425/0.011425 sec, 0.013397/0.013397 sec, 0.021322/0.021322 sec, 0.052178/0.052178 sec, 0.06905/0.06905 sec, 0.080213/0.080213 sec, 0.056905/0.056905 sec, 0.031609/0.031609 sec, 0.015754/0.015754 sec )
[LOG] Total clause minimization time: 2.31812/2 sec (0.000108/0.000108 sec, 0.000573/0.000573 sec, 0.001888/0.001888 sec, 0.011556/0.011556 sec, 0.068312/0.068312 sec, 0.139053/0.139053 sec, 0.197745/0.197745 sec, 0.149803/0.149803 sec, 0.087464/0.087464 sec, 0.030869/0.030869 sec, 0.033137/0.033137 sec, 0.017533/0.017533 sec, 0.020965/0.020965 sec, 0.066096/0.066096 sec, 0.264226/0.264226 sec, 0.372589/0.372589 sec, 0.392772/0.392772 sec, 0.261893/0.261893 sec, 0.148027/0.148027 sec, 0.053511/0.053511 sec )
[LOG] Total clause size reduction: 14120 --> 8918 (40 --> 2, 95 --> 12, 198 --> 39, 646 --> 206, 1984 --> 896, 2355 --> 1161, 2100 --> 1078, 1287 --> 640, 648 --> 319, 308 --> 106, 2 --> 2, 12 --> 12, 39 --> 39, 206 --> 206, 896 --> 896, 1161 --> 1161, 1078 --> 1078, 640 --> 640, 319 --> 319, 106 --> 106 )
[LOG] Average clause size reduction: 10.4903 --> 6.62556 (13.3333 --> 0.666667, 15.8333 --> 2, 16.5 --> 3.25, 16.5641 --> 5.28205, 15.872 --> 7.168, 14.9051 --> 7.3481, 13.9073 --> 7.13907, 12.87 --> 6.4, 11.7818 --> 5.8, 10.6207 --> 3.65517, 1 --> 1, 2.4 --> 2.4, 3.54545 --> 3.54545, 5.42105 --> 5.42105, 7.22581 --> 7.22581, 7.3949 --> 7.3949, 7.18667 --> 7.18667, 6.46465 --> 6.46465, 5.90741 --> 5.90741, 3.78571 --> 3.78571 )
[LOG] Overall execution time: 2.83131 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.21 sec (Real time) / 3.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.34 sec (Real time) / 3.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2080 10 0 1 2061
=====================  mult6.aag =====================
[LOG] Relation determinization time: 51.0933 sec CPU time.
[LOG] Relation determinization time: 52 sec real time.
[LOG] Final circuit size: 8028 new AND gates.
[LOG] Size before ABC: 23350 AND gates.
[LOG] Size after ABC: 8027 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 51.0544/51 sec (0.000886/0 sec, 0.00151/0 sec, 0.004464/0 sec, 0.021987/0 sec, 0.118242/0 sec, 0.708941/1 sec, 1.92696/1 sec, 3.20079/4 sec, 3.04513/3 sec, 2.19527/2 sec, 1.10668/1 sec, 0.263304/0 sec, 0.59405/1 sec, 0.308941/0 sec, 0.367103/1 sec, 0.593864/0 sec, 1.40013/2 sec, 5.17533/5 sec, 8.11471/8 sec, 8.74494/9 sec, 6.491/6 sec, 4.22959/4 sec, 1.91539/2 sec, 0.525139/1 sec )
[LOG] Nr of iterations: 5450 (3, 6, 12, 38, 130, 443, 619, 600, 421, 278, 138, 44, 2, 5, 11, 37, 129, 442, 618, 599, 419, 277, 136, 43 )
[LOG] Total clause computation time: 7.21107/8 sec (0.000695/0.000695 sec, 0.000463/0.000463 sec, 0.001007/0.001007 sec, 0.003717/0.003717 sec, 0.016858/0.016858 sec, 0.086873/0.086873 sec, 0.23577/0.23577 sec, 0.374513/0.374513 sec, 0.344963/0.344963 sec, 0.245161/0.245161 sec, 0.133066/0.133066 sec, 0.043587/0.043587 sec, 0.192647/0.192647 sec, 0.135568/0.135568 sec, 0.160671/0.160671 sec, 0.21324/0.21324 sec, 0.284494/0.284494 sec, 0.740857/0.740857 sec, 1.05679/1.05679 sec, 1.05369/1.05369 sec, 0.868829/0.868829 sec, 0.599879/0.599879 sec, 0.303827/0.303827 sec, 0.113904/0.113904 sec )
[LOG] Total clause minimization time: 43.7653/43 sec (0.000179/0.000179 sec, 0.001009/0.001009 sec, 0.003366/0.003366 sec, 0.017889/0.017889 sec, 0.09976/0.09976 sec, 0.615518/0.615518 sec, 1.68226/1.68226 sec, 2.8179/2.8179 sec, 2.69427/2.69427 sec, 1.94623/1.94623 sec, 0.97187/0.97187 sec, 0.219243/0.219243 sec, 0.401357/0.401357 sec, 0.173297/0.173297 sec, 0.20629/0.20629 sec, 0.380176/0.380176 sec, 1.11434/1.11434 sec, 4.42912/4.42912 sec, 7.04912/7.04912 sec, 7.68179/7.68179 sec, 5.61472/5.61472 sec, 3.62528/3.62528 sec, 1.60962/1.60962 sec, 0.410734/0.410734 sec )
[LOG] Total clause size reduction: 70169 --> 46722 (48 --> 2, 115 --> 12, 242 --> 39, 777 --> 198, 2580 --> 939, 8398 --> 4016, 11124 --> 5769, 10183 --> 5487, 6720 --> 3576, 4155 --> 2164, 1918 --> 964, 559 --> 206, 2 --> 2, 12 --> 12, 39 --> 39, 198 --> 198, 939 --> 939, 4016 --> 4016, 5769 --> 5769, 5487 --> 5487, 3565 --> 3565, 2164 --> 2164, 953 --> 953, 206 --> 206 )
[LOG] Average clause size reduction: 12.875 --> 8.57284 (16 --> 0.666667, 19.1667 --> 2, 20.1667 --> 3.25, 20.4474 --> 5.21053, 19.8462 --> 7.22308, 18.9571 --> 9.06546, 17.9709 --> 9.31987, 16.9717 --> 9.145, 15.962 --> 8.49406, 14.946 --> 7.78417, 13.8986 --> 6.98551, 12.7045 --> 4.68182, 1 --> 1, 2.4 --> 2.4, 3.54545 --> 3.54545, 5.35135 --> 5.35135, 7.27907 --> 7.27907, 9.08597 --> 9.08597, 9.33495 --> 9.33495, 9.16027 --> 9.16027, 8.50835 --> 8.50835, 7.81227 --> 7.81227, 7.00735 --> 7.00735, 4.7907 --> 4.7907 )
[LOG] Overall execution time: 51.0957 sec CPU time.
[LOG] Overall execution time: 52 sec real time.
Synthesis time: 52.70 sec (Real time) / 52.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.49 sec (Real time) / 13.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.12 sec (Real time) / 4.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 8373 12 0 1 8350
=====================  mult7.aag =====================
[LOG] Relation determinization time: 1224.21 sec CPU time.
[LOG] Relation determinization time: 1233 sec real time.
[LOG] Final circuit size: 31378 new AND gates.
[LOG] Size before ABC: 107710 AND gates.
[LOG] Size after ABC: 31377 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 1224.02/1227 sec (0.001862/0 sec, 0.002193/0 sec, 0.006485/0 sec, 0.030618/0 sec, 0.155045/0 sec, 0.868052/1 sec, 6.86114/7 sec, 25.4402/26 sec, 50.0568/50 sec, 67.89/68 sec, 56.9716/57 sec, 33.0115/33 sec, 14.1832/14 sec, 4.05238/4 sec, 7.45252/8 sec, 5.50244/5 sec, 3.03964/3 sec, 4.08444/5 sec, 10.4351/10 sec, 30.2831/30 sec, 101.966/103 sec, 187.005/187 sec, 190.091/191 sec, 194.538/195 sec, 125.761/126 sec, 71.9792/72 sec, 23.9218/24 sec, 8.4246/8 sec )
[LOG] Nr of iterations: 20711 (3, 6, 12, 37, 125, 436, 1661, 2247, 2222, 1711, 1024, 542, 241, 96, 2, 5, 11, 36, 124, 435, 1660, 2246, 2221, 1710, 1022, 541, 240, 95 )
[LOG] Total clause computation time: 161.558/157 sec (0.001567/0.001567 sec, 0.000629/0.000629 sec, 0.001444/0.001444 sec, 0.005056/0.005056 sec, 0.021359/0.021359 sec, 0.103301/0.103301 sec, 0.727623/0.727623 sec, 2.78814/2.78814 sec, 5.45842/5.45842 sec, 6.94639/6.94639 sec, 5.47209/5.47209 sec, 3.15256/3.15256 sec, 1.44747/1.44747 sec, 0.548748/0.548748 sec, 2.4258/2.4258 sec, 2.33353/2.33353 sec, 1.47319/1.47319 sec, 1.64847/1.64847 sec, 3.46375/3.46375 sec, 6.5871/6.5871 sec, 13.8045/13.8045 sec, 20.9162/20.9162 sec, 23.0745/23.0745 sec, 23.9774/23.9774 sec, 17.0843/17.0843 sec, 10.972/10.972 sec, 5.12046/5.12046 sec, 2.00168/2.00168 sec )
[LOG] Total clause minimization time: 1060.79/1066 sec (0.000281/0.000281 sec, 0.001528/0.001528 sec, 0.004936/0.004936 sec, 0.025144/0.025144 sec, 0.132052/0.132052 sec, 0.758241/0.758241 sec, 6.10318/6.10318 sec, 22.6038/22.6038 sec, 44.5496/44.5496 sec, 60.9021/60.9021 sec, 51.4747/51.4747 sec, 29.846/29.846 sec, 12.7301/12.7301 sec, 3.50159/3.50159 sec, 5.02666/5.02666 sec, 3.16876/3.16876 sec, 1.56615/1.56615 sec, 2.43494/2.43494 sec, 6.9671/6.9671 sec, 23.6749/23.6749 sec, 87.982/87.982 sec, 165.706/165.706 sec, 166.631/166.631 sec, 170.27/170.27 sec, 108.558/108.558 sec, 60.9669/60.9669 sec, 18.7889/18.7889 sec, 6.41953/6.41953 sec )
[LOG] Total clause size reduction: 315540 --> 215433 (56 --> 2, 135 --> 12, 286 --> 39, 900 --> 194, 2976 --> 902, 10005 --> 3944, 36520 --> 18091, 47166 --> 25007, 44420 --> 24419, 32490 --> 18005, 18414 --> 9858, 9197 --> 4775, 3840 --> 1933, 1425 --> 542, 2 --> 2, 12 --> 12, 39 --> 39, 194 --> 194, 902 --> 902, 3944 --> 3944, 18091 --> 18091, 25007 --> 25007, 24419 --> 24419, 18005 --> 18005, 9845 --> 9845, 4775 --> 4775, 1933 --> 1933, 542 --> 542 )
[LOG] Average clause size reduction: 15.2354 --> 10.4019 (18.6667 --> 0.666667, 22.5 --> 2, 23.8333 --> 3.25, 24.3243 --> 5.24324, 23.808 --> 7.216, 22.9472 --> 9.04587, 21.9868 --> 10.8916, 20.9907 --> 11.1291, 19.991 --> 10.9896, 18.9889 --> 10.5231, 17.9824 --> 9.62695, 16.9686 --> 8.80996, 15.9336 --> 8.02075, 14.8438 --> 5.64583, 1 --> 1, 2.4 --> 2.4, 3.54545 --> 3.54545, 5.38889 --> 5.38889, 7.27419 --> 7.27419, 9.06667 --> 9.06667, 10.8982 --> 10.8982, 11.134 --> 11.134, 10.9946 --> 10.9946, 10.5292 --> 10.5292, 9.63307 --> 9.63307, 8.82625 --> 8.82625, 8.05417 --> 8.05417, 5.70526 --> 5.70526 )
[LOG] Overall execution time: 1224.21 sec CPU time.
[LOG] Overall execution time: 1233 sec real time.
Synthesis time: 1233.41 sec (Real time) / 1228.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 42.36 sec (Real time) / 42.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 53.84 sec (Real time) / 53.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 31860 14 0 1 31833
=====================  mult8.aag =====================
Synthesis time: 10000.14 sec (Real time) / 9965.68 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Synthesis time: 10000.14 sec (Real time) / 9970.92 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9971.11 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9971.62 sec (User CPU time)
Timeout: 1
=====================  mult12.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9973.14 sec (User CPU time)
Timeout: 1
=====================  mult13.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9972.06 sec (User CPU time)
Timeout: 1
=====================  mult14.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9972.65 sec (User CPU time)
Timeout: 1
=====================  mult15.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9973.30 sec (User CPU time)
Timeout: 1
=====================  mult16.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9972.97 sec (User CPU time)
Timeout: 1
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.001552 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.8e-05/0 sec (6.1e-05/0 sec, 2.7e-05/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 3.5e-05/0 sec (3.5e-05/3.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 3.8e-05/0 sec (1.8e-05/1.8e-05 sec, 2e-05/2e-05 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002448 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.00142 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.3e-05/0 sec (5.5e-05/0 sec, 2.8e-05/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 4.3e-05/0 sec (4.2e-05/4.2e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 2.4e-05/0 sec (4e-06/4e-06 sec, 2e-05/2e-05 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002233 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.002849 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000169/0 sec (0.000115/0 sec, 5.4e-05/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 7.9e-05/0 sec (7.9e-05/7.9e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.4e-05/0 sec (2.8e-05/2.8e-05 sec, 4.6e-05/4.6e-05 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00472 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.00286 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000172/0 sec (0.000116/0 sec, 5.6e-05/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000102/0 sec (0.000102/0.000102 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.4e-05/0 sec (5e-06/5e-06 sec, 4.9e-05/4.9e-05 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004695 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.005586 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00033/0 sec (0.000228/0 sec, 0.000102/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000172/0 sec (0.000172/0.000172 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000141/0 sec (4.7e-05/4.7e-05 sec, 9.4e-05/9.4e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010139 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.00559 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000339/0 sec (0.000239/0 sec, 0.0001/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000224/0 sec (0.000223/0.000223 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.0001/0 sec (8e-06/8e-06 sec, 9.2e-05/9.2e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010116 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.012234 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000683/0 sec (0.000476/0 sec, 0.000207/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000382/0 sec (0.000381/0.000381 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000284/0 sec (8.5e-05/8.5e-05 sec, 0.000199/0.000199 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.025797 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.012058 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000716/0 sec (0.000509/0 sec, 0.000207/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000488/0 sec (0.000487/0.000487 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000211/0 sec (1.3e-05/1.3e-05 sec, 0.000198/0.000198 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.025364 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.027411 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001503/0 sec (0.001043/0 sec, 0.00046/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000868/0 sec (0.000866/0.000866 sec, 2e-06/2e-06 sec )
[LOG] Total clause minimization time: 0.00061/0 sec (0.000163/0.000163 sec, 0.000447/0.000447 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.073917 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.027505 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001617/0 sec (0.001162/0 sec, 0.000455/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001124/0 sec (0.001123/0.001123 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000462/0 sec (2.1e-05/2.1e-05 sec, 0.000441/0.000441 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.073793 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.00105 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.5e-05/0 sec (2.6e-05/0 sec, 3e-06/0 sec, 1.8e-05/0 sec, 4e-06/0 sec, 1e-06/0 sec, 2.3e-05/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 3.1e-05/0 sec (2.1e-05/2.1e-05 sec, 1e-06/1e-06 sec, 9e-06/9e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.1e-05/0 sec (0/0 sec, 0/0 sec, 3e-06/3e-06 sec, 0/0 sec, 0/0 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001682 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.000936 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.1e-05/0 sec (1.2e-05/0 sec, 3e-06/0 sec, 1.7e-05/0 sec, 4e-06/0 sec, 1e-06/0 sec, 1.4e-05/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 1.5e-05/0 sec (7e-06/7e-06 sec, 1e-06/1e-06 sec, 7e-06/7e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.3e-05/0 sec (0/0 sec, 0/0 sec, 3e-06/3e-06 sec, 0/0 sec, 0/0 sec, 1e-05/1e-05 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001523 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.001542 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000121/0 sec (3.8e-05/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2.9e-05/0 sec, 4e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 3.6e-05/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 5.6e-05/0 sec (3.4e-05/3.4e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1.9e-05/1.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 3.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-06/5e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-05/3e-05 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002454 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.001292 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.3e-05/0 sec (1.7e-05/0 sec, 3e-06/0 sec, 2e-06/0 sec, 4e-06/0 sec, 2.4e-05/0 sec, 4e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 2.5e-05/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 2.6e-05/0 sec (1e-05/1e-05 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1.5e-05/1.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-05/2e-05 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002066 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.002452 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000156/0 sec (5.5e-05/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 4e-06/0 sec, 4.7e-05/0 sec, 5e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 2.8e-05/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 9e-05/0 sec (5.1e-05/5.1e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 3.6e-05/3.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 2.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-06/4e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.2e-05/2.2e-05 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003918 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.0019 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000129/0 sec (2.4e-05/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 4e-06/0 sec, 3.8e-05/0 sec, 5e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 4e-05/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 4.9e-05/0 sec (1.7e-05/1.7e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 2.8e-05/2.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 3.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.5e-05/3.5e-05 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003061 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.003849 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000248/0 sec (9.9e-05/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 5e-06/0 sec, 7.8e-05/0 sec, 5e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 3.9e-05/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000165/0 sec (9.4e-05/9.4e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 6.5e-05/6.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 3.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-06/5e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.3e-05/3.3e-05 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006358 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.002853 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000201/0 sec (3.1e-05/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 5e-06/0 sec, 6.5e-05/0 sec, 5e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 6.6e-05/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 7.7e-05/0 sec (2.3e-05/2.3e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.1e-05/5.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 6.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7e-06/7e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.9e-05/5.9e-05 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004698 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.005541 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000327/0 sec (0.000101/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 6e-06/0 sec, 0.000124/0 sec, 5e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 5.3e-05/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000212/0 sec (9.6e-05/9.6e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000112/0.000112 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 5.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-06/5e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.8e-05/4.8e-05 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009555 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.003802 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000218/0 sec (4.2e-05/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 5e-06/0 sec, 9.4e-05/0 sec, 5e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 3.9e-05/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000122/0 sec (3.3e-05/3.3e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 8.1e-05/8.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 3.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-06/5e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.8e-05/2.8e-05 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006583 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.008042 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000435/0 sec (0.000137/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 6e-06/0 sec, 0.000178/0 sec, 5e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 6.7e-05/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000303/0 sec (0.000132/0.000132 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000165/0.000165 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 6.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6e-06/6e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.3e-05/6.3e-05 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.014284 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.00524 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000297/0 sec (5.3e-05/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 6e-06/0 sec, 0.000135/0 sec, 5e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 5e-05/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.00017/0 sec (4.3e-05/4.3e-05 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000122/0.000122 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 4.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-06/5e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.8e-05/3.8e-05 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00935 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.010806 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000563/0 sec (0.000187/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 7e-06/0 sec, 0.000222/0 sec, 6e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 3e-06/0 sec, 9.1e-05/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000399/0 sec (0.000182/0.000182 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000207/0.000207 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 9.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6e-06/6e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.6e-05/8.6e-05 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.020256 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.007108 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000399/0 sec (6.7e-05/0 sec, 4e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 7e-06/0 sec, 0.000186/0 sec, 6e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 3e-06/0 sec, 6.3e-05/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000233/0 sec (5.7e-05/5.7e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000172/0.000172 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6e-06/6e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.9e-05/4.9e-05 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.013209 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.014549 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000701/0 sec (0.000208/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 7e-06/0 sec, 0.000289/0 sec, 8e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 4e-06/0 sec, 0.000131/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000485/0 sec (0.000202/0.000202 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000275/0.000275 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.00013/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6e-06/6e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000124/0.000124 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.027809 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.008995 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000521/0 sec (9.2e-05/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 6e-06/0 sec, 0.00026/0 sec, 6e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 4e-06/0 sec, 7.7e-05/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000336/0 sec (7.9e-05/7.9e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000247/0.000247 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 6.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6e-06/6e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.1e-05/6.1e-05 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.017732 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.018457 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000856/0 sec (0.000257/0 sec, 5e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 9e-06/0 sec, 0.000379/0 sec, 7e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 4e-06/0 sec, 0.000132/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000616/0 sec (0.000249/0.000249 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.00036/0.00036 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000135/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-05/1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000125/0.000125 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.037074 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.011364 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000634/0 sec (0.000129/0 sec, 5e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 8e-06/0 sec, 0.000304/0 sec, 8e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 4e-06/0 sec, 9.2e-05/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000409/0 sec (0.000114/0.000114 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000287/0.000287 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 8.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7e-06/7e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.5e-05/7.5e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.022786 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.022982 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001026/0 sec (0.000299/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 8e-06/0 sec, 0.000464/0 sec, 8e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 4e-06/0 sec, 0.000166/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000747/0 sec (0.00029/0.00029 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000448/0.000448 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000164/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8e-06/8e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000156/0.000156 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.048152 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.014478 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000882/0 sec (0.000156/0 sec, 4e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 6e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 9e-06/0 sec, 0.00036/0 sec, 7e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 4e-06/0 sec, 0.000242/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000505/0 sec (0.00015/0.00015 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000345/0.000345 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000244/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7e-06/7e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000237/0.000237 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.029479 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.028491 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001251/0 sec (0.000352/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 1e-05/0 sec, 0.000588/0 sec, 1e-05/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 5e-06/0 sec, 0.000195/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000921/0 sec (0.000342/0.000342 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.00057/0.00057 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000194/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8e-06/8e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000186/0.000186 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.061461 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.016865 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000914/0 sec (0.000172/0 sec, 4e-06/0 sec, 7e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 8e-06/0 sec, 0.000475/0 sec, 7e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 4e-06/0 sec, 0.000133/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000628/0 sec (0.000156/0.000156 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0.00046/0.00046 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000118/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8e-06/8e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00011/0.00011 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.036572 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.034926 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001545/0 sec (0.000405/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1.1e-05/0 sec, 0.000765/0 sec, 1.2e-05/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 5e-06/0 sec, 0.000244/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001155/0 sec (0.000394/0.000394 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000745/0.000745 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000243/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-05/1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000233/0.000233 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.077062 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.020426 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001133/0 sec (0.000208/0 sec, 5e-06/0 sec, 7e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2.1e-05/0 sec, 0.000581/0 sec, 2.6e-05/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 5e-06/0 sec, 0.000152/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000764/0 sec (0.000189/0.000189 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000562/0.000562 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000136/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9e-06/9e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000127/0.000127 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.045399 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.111249 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 42 new AND gates.
[LOG] Size before ABC: 71 AND gates.
[LOG] Size after ABC: 40 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.094976/0 sec (0.006232/0 sec, 0.009312/0 sec, 0.006008/0 sec, 0.00611/0 sec, 0.010014/0 sec, 0.002563/0 sec, 0.012963/0 sec, 0.009998/0 sec, 0.006875/0 sec, 0.003229/0 sec, 0.014835/0 sec, 0.006837/0 sec )
[LOG] Nr of iterations: 83 (7, 12, 6, 2, 13, 7, 6, 7, 4, 1, 12, 6 )
[LOG] Total clause computation time: 0.026675/0 sec (0.002172/0.002172 sec, 0.003609/0.003609 sec, 0.00193/0.00193 sec, 0.000473/0.000473 sec, 0.003367/0.003367 sec, 0.00076/0.00076 sec, 0.003263/0.003263 sec, 0.003579/0.003579 sec, 0.002452/0.002452 sec, 0.000151/0.000151 sec, 0.003558/0.003558 sec, 0.001361/0.001361 sec )
[LOG] Total clause minimization time: 0.067893/0 sec (0.004025/0.004025 sec, 0.005633/0.005633 sec, 0.004042/0.004042 sec, 0.00563/0.00563 sec, 0.00657/0.00657 sec, 0.001764/0.001764 sec, 0.009674/0.009674 sec, 0.006395/0.006395 sec, 0.004405/0.004405 sec, 0.003073/0.003073 sec, 0.011231/0.011231 sec, 0.005451/0.005451 sec )
[LOG] Total clause size reduction: 1280 --> 152 (192 --> 10, 341 --> 20, 150 --> 12, 29 --> 0, 336 --> 29, 162 --> 11, 10 --> 10, 12 --> 12, 8 --> 8, 0 --> 0, 29 --> 29, 11 --> 11 )
[LOG] Average clause size reduction: 15.4217 --> 1.83133 (27.4286 --> 1.42857, 28.4167 --> 1.66667, 25 --> 2, 14.5 --> 0, 25.8462 --> 2.23077, 23.1429 --> 1.57143, 1.66667 --> 1.66667, 1.71429 --> 1.71429, 2 --> 2, 0 --> 0, 2.41667 --> 2.41667, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 0.112907 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 206 5 21 1 176
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.445333 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 85 new AND gates.
[LOG] Size before ABC: 134 AND gates.
[LOG] Size after ABC: 85 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.398646/1 sec (0.02242/0 sec, 0.027166/0 sec, 0.012753/0 sec, 0.012419/0 sec, 0.018505/0 sec, 0.043153/0 sec, 0.004104/0 sec, 0.051811/0 sec, 0.039342/1 sec, 0.039725/0 sec, 0.033429/0 sec, 0.018295/0 sec, 0.049875/0 sec, 0.025649/0 sec )
[LOG] Nr of iterations: 137 (10, 16, 7, 5, 12, 20, 7, 9, 10, 6, 4, 6, 19, 6 )
[LOG] Total clause computation time: 0.109373/0 sec (0.01047/0.01047 sec, 0.008945/0.008945 sec, 0.001347/0.001347 sec, 0.00175/0.00175 sec, 0.006058/0.006058 sec, 0.014113/0.014113 sec, 0.001248/0.001248 sec, 0.012824/0.012824 sec, 0.014026/0.014026 sec, 0.010322/0.010322 sec, 0.006971/0.006971 sec, 0.00239/0.00239 sec, 0.015623/0.015623 sec, 0.003286/0.003286 sec )
[LOG] Total clause minimization time: 0.28851/1 sec (0.011868/0.011868 sec, 0.018106/0.018106 sec, 0.011381/0.011381 sec, 0.010645/0.010645 sec, 0.012359/0.012359 sec, 0.028919/0.028919 sec, 0.002821/0.002821 sec, 0.038944/0.038944 sec, 0.025271/0.025271 sec, 0.029378/0.029378 sec, 0.02644/0.02644 sec, 0.015881/0.015881 sec, 0.034161/0.034161 sec, 0.022336/0.022336 sec )
[LOG] Total clause size reduction: 2510 --> 320 (333 --> 19, 540 --> 40, 210 --> 9, 136 --> 7, 363 --> 48, 608 --> 52, 186 --> 11, 19 --> 19, 22 --> 22, 9 --> 9, 7 --> 7, 14 --> 14, 52 --> 52, 11 --> 11 )
[LOG] Average clause size reduction: 18.3212 --> 2.33577 (33.3 --> 1.9, 33.75 --> 2.5, 30 --> 1.28571, 27.2 --> 1.4, 30.25 --> 4, 30.4 --> 2.6, 26.5714 --> 1.57143, 2.11111 --> 2.11111, 2.2 --> 2.2, 1.5 --> 1.5, 1.75 --> 1.75, 2.33333 --> 2.33333, 2.73684 --> 2.73684, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 0.447527 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 291 6 24 1 254
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 1.61959 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 139 new AND gates.
[LOG] Size before ABC: 220 AND gates.
[LOG] Size after ABC: 138 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.50652/2 sec (0.044219/0 sec, 0.070462/1 sec, 0.054175/0 sec, 0.025824/0 sec, 0.029392/0 sec, 0.037233/0 sec, 0.154967/0 sec, 0.099531/0 sec, 0.003834/0 sec, 0.16008/0 sec, 0.10107/0 sec, 0.09974/0 sec, 0.136111/0 sec, 0.094397/1 sec, 0.073878/0 sec, 0.08282/0 sec, 0.185117/0 sec, 0.053672/0 sec )
[LOG] Nr of iterations: 199 (10, 15, 8, 7, 9, 14, 12, 32, 6, 9, 11, 7, 6, 8, 4, 5, 31, 5 )
[LOG] Total clause computation time: 0.42331/0 sec (0.02436/0.02436 sec, 0.021386/0.021386 sec, 0.005283/0.005283 sec, 0.001932/0.001932 sec, 0.003001/0.003001 sec, 0.016198/0.016198 sec, 0.054941/0.054941 sec, 0.029333/0.029333 sec, 0.001434/0.001434 sec, 0.051835/0.051835 sec, 0.041789/0.041789 sec, 0.020165/0.020165 sec, 0.019421/0.019421 sec, 0.016484/0.016484 sec, 0.024558/0.024558 sec, 0.025116/0.025116 sec, 0.059101/0.059101 sec, 0.006973/0.006973 sec )
[LOG] Total clause minimization time: 1.08205/2 sec (0.019793/0.019793 sec, 0.048975/0.048975 sec, 0.048855/0.048855 sec, 0.023854/0.023854 sec, 0.026333/0.026333 sec, 0.020909/0.020909 sec, 0.099922/0.099922 sec, 0.069992/0.069992 sec, 0.002374/0.002374 sec, 0.108196/0.108196 sec, 0.05923/0.05923 sec, 0.079547/0.079547 sec, 0.116665/0.116665 sec, 0.077879/0.077879 sec, 0.0493/0.0493 sec, 0.057677/0.057677 sec, 0.125866/0.125866 sec, 0.046679/0.046679 sec )
[LOG] Total clause size reduction: 4227 --> 563 (387 --> 24, 588 --> 44, 287 --> 11, 240 --> 12, 312 --> 14, 494 --> 80, 407 --> 57, 1116 --> 92, 175 --> 9, 24 --> 24, 30 --> 30, 11 --> 11, 12 --> 12, 14 --> 14, 12 --> 11, 17 --> 17, 92 --> 92, 9 --> 9 )
[LOG] Average clause size reduction: 21.2412 --> 2.82915 (38.7 --> 2.4, 39.2 --> 2.93333, 35.875 --> 1.375, 34.2857 --> 1.71429, 34.6667 --> 1.55556, 35.2857 --> 5.71429, 33.9167 --> 4.75, 34.875 --> 2.875, 29.1667 --> 1.5, 2.66667 --> 2.66667, 2.72727 --> 2.72727, 1.57143 --> 1.57143, 2 --> 2, 1.75 --> 1.75, 3 --> 2.75, 3.4 --> 3.4, 2.96774 --> 2.96774, 1.8 --> 1.8 )
[LOG] Overall execution time: 1.62254 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.00 sec (Real time) / 1.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.77 sec (Real time) / 0.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 383 7 27 1 341
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 4.48154 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 202 new AND gates.
[LOG] Size before ABC: 351 AND gates.
[LOG] Size after ABC: 202 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.19774/5 sec (0.212081/1 sec, 0.224512/0 sec, 0.088379/0 sec, 0.069412/0 sec, 0.085591/0 sec, 0.052484/0 sec, 0.195978/0 sec, 0.247185/1 sec, 0.290645/0 sec, 0.012574/0 sec, 0.442232/0 sec, 0.293539/1 sec, 0.329356/0 sec, 0.326408/0 sec, 0.271567/1 sec, 0.285556/0 sec, 0.176511/0 sec, 0.128883/0 sec, 0.276773/0 sec, 0.188075/1 sec )
[LOG] Nr of iterations: 293 (14, 21, 7, 8, 9, 6, 30, 33, 36, 8, 13, 16, 6, 7, 7, 5, 12, 14, 35, 6 )
[LOG] Total clause computation time: 1.07893/0 sec (0.08266/0.08266 sec, 0.067728/0.067728 sec, 0.00343/0.00343 sec, 0.003612/0.003612 sec, 0.007779/0.007779 sec, 0.002329/0.002329 sec, 0.074084/0.074084 sec, 0.107622/0.107622 sec, 0.111478/0.111478 sec, 0.004682/0.004682 sec, 0.097705/0.097705 sec, 0.106929/0.106929 sec, 0.053518/0.053518 sec, 0.057532/0.057532 sec, 0.052631/0.052631 sec, 0.046042/0.046042 sec, 0.033696/0.033696 sec, 0.024514/0.024514 sec, 0.11564/0.11564 sec, 0.025314/0.025314 sec )
[LOG] Total clause minimization time: 3.11643/5 sec (0.129312/0.129312 sec, 0.156604/0.156604 sec, 0.08489/0.08489 sec, 0.065746/0.065746 sec, 0.077745/0.077745 sec, 0.050122/0.050122 sec, 0.121563/0.121563 sec, 0.139219/0.139219 sec, 0.178878/0.178878 sec, 0.007847/0.007847 sec, 0.344423/0.344423 sec, 0.186503/0.186503 sec, 0.275787/0.275787 sec, 0.268817/0.268817 sec, 0.218883/0.218883 sec, 0.239467/0.239467 sec, 0.142727/0.142727 sec, 0.104268/0.104268 sec, 0.160912/0.160912 sec, 0.162715/0.162715 sec )
[LOG] Total clause size reduction: 7281 --> 990 (624 --> 39, 940 --> 75, 276 --> 8, 315 --> 11, 352 --> 15, 215 --> 8, 1218 --> 176, 1312 --> 172, 1400 --> 121, 273 --> 14, 39 --> 39, 52 --> 52, 8 --> 8, 11 --> 11, 12 --> 12, 8 --> 8, 44 --> 40, 50 --> 49, 121 --> 121, 11 --> 11 )
[LOG] Average clause size reduction: 24.8498 --> 3.37884 (44.5714 --> 2.78571, 44.7619 --> 3.57143, 39.4286 --> 1.14286, 39.375 --> 1.375, 39.1111 --> 1.66667, 35.8333 --> 1.33333, 40.6 --> 5.86667, 39.7576 --> 5.21212, 38.8889 --> 3.36111, 34.125 --> 1.75, 3 --> 3, 3.25 --> 3.25, 1.33333 --> 1.33333, 1.57143 --> 1.57143, 1.71429 --> 1.71429, 1.6 --> 1.6, 3.66667 --> 3.33333, 3.57143 --> 3.5, 3.45714 --> 3.45714, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 4.48586 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.65 sec (Real time) / 4.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.82 sec (Real time) / 0.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 492 8 30 1 444
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 11.0778 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 428 new AND gates.
[LOG] Size before ABC: 821 AND gates.
[LOG] Size after ABC: 428 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.5641/11 sec (0.014014/0 sec, 0.036312/0 sec, 0.43107/1 sec, 0.144257/0 sec, 0.105525/0 sec, 0.133497/0 sec, 0.112357/0 sec, 0.531789/1 sec, 0.393801/0 sec, 1.53436/2 sec, 0.618066/0 sec, 0.545826/1 sec, 0.740917/1 sec, 0.913247/1 sec, 0.633136/0 sec, 0.401944/1 sec, 0.393144/0 sec, 0.324867/0 sec, 0.35444/1 sec, 0.412636/0 sec, 0.387089/0 sec, 0.617896/1 sec, 0.403552/1 sec, 0.380331/0 sec )
[LOG] Nr of iterations: 489 (6, 15, 36, 11, 7, 7, 8, 14, 17, 87, 31, 24, 5, 11, 35, 9, 6, 6, 7, 13, 13, 73, 27, 21 )
[LOG] Total clause computation time: 2.29844/3 sec (0.00284/0.00284 sec, 0.009014/0.009014 sec, 0.049872/0.049872 sec, 0.005999/0.005999 sec, 0.003503/0.003503 sec, 0.003723/0.003723 sec, 0.00434/0.00434 sec, 0.30362/0.30362 sec, 0.111221/0.111221 sec, 0.487138/0.487138 sec, 0.089069/0.089069 sec, 0.075062/0.075062 sec, 0.104573/0.104573 sec, 0.203938/0.203938 sec, 0.102433/0.102433 sec, 0.08763/0.08763 sec, 0.06334/0.06334 sec, 0.0443/0.0443 sec, 0.062945/0.062945 sec, 0.13431/0.13431 sec, 0.142636/0.142636 sec, 0.105272/0.105272 sec, 0.053035/0.053035 sec, 0.048625/0.048625 sec )
[LOG] Total clause minimization time: 8.2612/8 sec (0.011137/0.011137 sec, 0.027201/0.027201 sec, 0.380923/0.380923 sec, 0.138173/0.138173 sec, 0.101974/0.101974 sec, 0.129726/0.129726 sec, 0.107962/0.107962 sec, 0.228013/0.228013 sec, 0.282399/0.282399 sec, 1.0462/1.0462 sec, 0.528721/0.528721 sec, 0.47052/0.47052 sec, 0.636264/0.636264 sec, 0.709179/0.709179 sec, 0.530472/0.530472 sec, 0.314239/0.314239 sec, 0.329746/0.329746 sec, 0.280508/0.280508 sec, 0.291437/0.291437 sec, 0.27821/0.27821 sec, 0.244334/0.244334 sec, 0.511997/0.511997 sec, 0.350327/0.350327 sec, 0.33154/0.33154 sec )
[LOG] Total clause size reduction: 12708 --> 1925 (270 --> 9, 742 --> 45, 1820 --> 101, 510 --> 18, 300 --> 11, 294 --> 10, 336 --> 13, 611 --> 52, 736 --> 78, 3870 --> 554, 1320 --> 107, 989 --> 106, 9 --> 9, 32 --> 32, 101 --> 100, 16 --> 15, 11 --> 11, 10 --> 10, 13 --> 12, 52 --> 52, 56 --> 55, 432 --> 347, 86 --> 86, 92 --> 92 )
[LOG] Average clause size reduction: 25.9877 --> 3.93661 (45 --> 1.5, 49.4667 --> 3, 50.5556 --> 2.80556, 46.3636 --> 1.63636, 42.8571 --> 1.57143, 42 --> 1.42857, 42 --> 1.625, 43.6429 --> 3.71429, 43.2941 --> 4.58824, 44.4828 --> 6.36782, 42.5806 --> 3.45161, 41.2083 --> 4.41667, 1.8 --> 1.8, 2.90909 --> 2.90909, 2.88571 --> 2.85714, 1.77778 --> 1.66667, 1.83333 --> 1.83333, 1.66667 --> 1.66667, 1.85714 --> 1.71429, 4 --> 4, 4.30769 --> 4.23077, 5.91781 --> 4.75342, 3.18519 --> 3.18519, 4.38095 --> 4.38095 )
[LOG] Overall execution time: 11.0839 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.30 sec (Real time) / 11.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.20 sec (Real time) / 2.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 766 9 33 1 712
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 30.3479 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 550 new AND gates.
[LOG] Size before ABC: 1081 AND gates.
[LOG] Size after ABC: 549 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 29.5552/30 sec (0.020471/0 sec, 0.039925/0 sec, 0.75784/1 sec, 0.308774/1 sec, 0.27683/0 sec, 0.202541/0 sec, 0.155743/0 sec, 0.228064/0 sec, 0.819656/1 sec, 1.06131/1 sec, 3.19613/4 sec, 1.97866/2 sec, 1.60502/1 sec, 1.74141/2 sec, 1.58509/1 sec, 1.81422/2 sec, 1.17249/1 sec, 1.08491/2 sec, 1.14603/1 sec, 1.12374/1 sec, 0.788639/1 sec, 1.71665/1 sec, 1.37291/2 sec, 1.95443/2 sec, 2.01562/2 sec, 1.38807/1 sec )
[LOG] Nr of iterations: 690 (6, 13, 42, 13, 10, 9, 6, 9, 16, 31, 94, 135, 19, 5, 10, 39, 10, 6, 8, 5, 7, 15, 30, 61, 77, 14 )
[LOG] Total clause computation time: 5.46603/5 sec (0.0032/0.0032 sec, 0.009842/0.009842 sec, 0.092404/0.092404 sec, 0.012743/0.012743 sec, 0.013465/0.013465 sec, 0.011505/0.011505 sec, 0.004517/0.004517 sec, 0.013306/0.013306 sec, 0.45949/0.45949 sec, 0.326273/0.326273 sec, 0.530452/0.530452 sec, 0.459388/0.459388 sec, 0.311198/0.311198 sec, 0.255698/0.255698 sec, 0.532324/0.532324 sec, 0.21933/0.21933 sec, 0.144462/0.144462 sec, 0.139365/0.139365 sec, 0.139809/0.139809 sec, 0.127915/0.127915 sec, 0.092836/0.092836 sec, 0.399237/0.399237 sec, 0.416796/0.416796 sec, 0.221626/0.221626 sec, 0.265785/0.265785 sec, 0.263068/0.263068 sec )
[LOG] Total clause minimization time: 24.0812/25 sec (0.017239/0.017239 sec, 0.029992/0.029992 sec, 0.665093/0.665093 sec, 0.295926/0.295926 sec, 0.26327/0.26327 sec, 0.190967/0.190967 sec, 0.151174/0.151174 sec, 0.214693/0.214693 sec, 0.359955/0.359955 sec, 0.734666/0.734666 sec, 2.66455/2.66455 sec, 1.51757/1.51757 sec, 1.29354/1.29354 sec, 1.48561/1.48561 sec, 1.05263/1.05263 sec, 1.59456/1.59456 sec, 1.02792/1.02792 sec, 0.945463/0.945463 sec, 1.00611/1.00611 sec, 0.995754/0.995754 sec, 0.695656/0.695656 sec, 1.31718/1.31718 sec, 0.9557/0.9557 sec, 1.73216/1.73216 sec, 1.74905/1.74905 sec, 1.12482/1.12482 sec )
[LOG] Total clause size reduction: 20497 --> 3147 (290 --> 9, 684 --> 40, 2296 --> 114, 660 --> 25, 486 --> 25, 424 --> 16, 260 --> 8, 408 --> 15, 750 --> 67, 1470 --> 173, 4464 --> 514, 6298 --> 973, 828 --> 87, 9 --> 9, 28 --> 28, 105 --> 103, 18 --> 18, 11 --> 10, 16 --> 16, 8 --> 7, 12 --> 12, 67 --> 67, 173 --> 167, 244 --> 213, 431 --> 374, 57 --> 57 )
[LOG] Average clause size reduction: 29.7058 --> 4.56087 (48.3333 --> 1.5, 52.6154 --> 3.07692, 54.6667 --> 2.71429, 50.7692 --> 1.92308, 48.6 --> 2.5, 47.1111 --> 1.77778, 43.3333 --> 1.33333, 45.3333 --> 1.66667, 46.875 --> 4.1875, 47.4194 --> 5.58065, 47.4894 --> 5.46809, 46.6519 --> 7.20741, 43.5789 --> 4.57895, 1.8 --> 1.8, 2.8 --> 2.8, 2.69231 --> 2.64103, 1.8 --> 1.8, 1.83333 --> 1.66667, 2 --> 2, 1.6 --> 1.4, 1.71429 --> 1.71429, 4.46667 --> 4.46667, 5.76667 --> 5.56667, 4 --> 3.4918, 5.5974 --> 4.85714, 4.07143 --> 4.07143 )
[LOG] Overall execution time: 30.3555 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 30.63 sec (Real time) / 30.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.68 sec (Real time) / 2.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 930 10 35 1 873
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 57.2181 sec CPU time.
[LOG] Relation determinization time: 58 sec real time.
[LOG] Final circuit size: 1059 new AND gates.
[LOG] Size before ABC: 2150 AND gates.
[LOG] Size after ABC: 1059 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 56.183/57 sec (0.035741/0 sec, 0.078018/0 sec, 1.05802/1 sec, 0.55493/1 sec, 0.397276/0 sec, 0.239498/1 sec, 0.369981/0 sec, 0.25586/0 sec, 1.26681/1 sec, 0.244075/1 sec, 1.81304/2 sec, 3.02131/3 sec, 3.11387/3 sec, 4.28893/4 sec, 3.0825/3 sec, 3.09029/3 sec, 3.03435/3 sec, 1.9679/2 sec, 2.02906/2 sec, 1.62231/2 sec, 1.75183/2 sec, 1.53343/1 sec, 2.28396/2 sec, 3.89914/4 sec, 3.43852/4 sec, 5.25452/5 sec, 3.81269/4 sec, 2.64512/3 sec )
[LOG] Nr of iterations: 1040 (8, 18, 45, 8, 13, 11, 17, 13, 17, 9, 38, 197, 140, 31, 6, 13, 44, 7, 11, 10, 13, 12, 15, 8, 35, 173, 102, 26 )
[LOG] Total clause computation time: 11.1446/10 sec (0.005579/0.005579 sec, 0.016475/0.016475 sec, 0.073802/0.073802 sec, 0.008028/0.008028 sec, 0.012661/0.012661 sec, 0.010227/0.010227 sec, 0.016185/0.016185 sec, 0.020461/0.020461 sec, 0.524871/0.524871 sec, 0.010478/0.010478 sec, 0.624322/0.624322 sec, 0.871724/0.871724 sec, 0.821733/0.821733 sec, 0.830098/0.830098 sec, 0.395875/0.395875 sec, 1.12155/1.12155 sec, 0.231357/0.231357 sec, 0.250421/0.250421 sec, 0.226396/0.226396 sec, 0.176401/0.176401 sec, 0.233588/0.233588 sec, 0.179608/0.179608 sec, 0.605313/0.605313 sec, 0.316602/0.316602 sec, 1.08783/1.08783 sec, 0.986509/0.986509 sec, 0.85723/0.85723 sec, 0.629253/0.629253 sec )
[LOG] Total clause minimization time: 45.025/47 sec (0.030104/0.030104 sec, 0.061414/0.061414 sec, 0.983786/0.983786 sec, 0.546831/0.546831 sec, 0.384497/0.384497 sec, 0.22918/0.22918 sec, 0.35365/0.35365 sec, 0.235297/0.235297 sec, 0.741613/0.741613 sec, 0.233502/0.233502 sec, 1.18816/1.18816 sec, 2.14715/2.14715 sec, 2.29005/2.29005 sec, 3.45835/3.45835 sec, 2.6865/2.6865 sec, 1.96849/1.96849 sec, 2.80247/2.80247 sec, 1.71737/1.71737 sec, 1.80252/1.80252 sec, 1.44577/1.44577 sec, 1.51809/1.51809 sec, 1.35369/1.35369 sec, 1.67837/1.67837 sec, 3.58241/3.58241 sec, 2.35012/2.35012 sec, 4.26597/4.26597 sec, 2.95415/2.95415 sec, 2.01554/2.01554 sec )
[LOG] Total clause size reduction: 31393 --> 5301 (434 --> 19, 1037 --> 59, 2640 --> 128, 413 --> 12, 696 --> 26, 570 --> 19, 896 --> 35, 660 --> 22, 864 --> 94, 424 --> 15, 1924 --> 253, 9996 --> 1346, 6950 --> 986, 1470 --> 137, 11 --> 11, 39 --> 39, 128 --> 123, 12 --> 12, 21 --> 21, 19 --> 19, 24 --> 24, 22 --> 22, 81 --> 81, 15 --> 15, 228 --> 219, 1092 --> 906, 618 --> 549, 109 --> 109 )
[LOG] Average clause size reduction: 30.1856 --> 5.09712 (54.25 --> 2.375, 57.6111 --> 3.27778, 58.6667 --> 2.84444, 51.625 --> 1.5, 53.5385 --> 2, 51.8182 --> 1.72727, 52.7059 --> 2.05882, 50.7692 --> 1.69231, 50.8235 --> 5.52941, 47.1111 --> 1.66667, 50.6316 --> 6.65789, 50.7411 --> 6.83249, 49.6429 --> 7.04286, 47.4194 --> 4.41935, 1.83333 --> 1.83333, 3 --> 3, 2.90909 --> 2.79545, 1.71429 --> 1.71429, 1.90909 --> 1.90909, 1.9 --> 1.9, 1.84615 --> 1.84615, 1.83333 --> 1.83333, 5.4 --> 5.4, 1.875 --> 1.875, 6.51429 --> 6.25714, 6.31214 --> 5.23699, 6.05882 --> 5.38235, 4.19231 --> 4.19231 )
[LOG] Overall execution time: 57.227 sec CPU time.
[LOG] Overall execution time: 58 sec real time.
Synthesis time: 57.63 sec (Real time) / 57.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.70 sec (Real time) / 5.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1482 11 37 1 1420
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 161.792 sec CPU time.
[LOG] Relation determinization time: 162 sec real time.
[LOG] Final circuit size: 815 new AND gates.
[LOG] Size before ABC: 1513 AND gates.
[LOG] Size after ABC: 815 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 158.823/159 sec (0.045013/0 sec, 0.183693/0 sec, 2.64403/3 sec, 1.26837/1 sec, 1.52278/2 sec, 1.26675/1 sec, 1.4903/1 sec, 1.11976/1 sec, 10.0598/11 sec, 1.64217/1 sec, 11.3489/12 sec, 1.55067/1 sec, 11.0999/11 sec, 11.3183/12 sec, 6.40675/6 sec, 9.09703/9 sec, 11.9643/12 sec, 5.6248/6 sec, 4.35536/4 sec, 4.55285/5 sec, 4.99483/5 sec, 5.38999/5 sec, 5.12901/5 sec, 6.87909/7 sec, 6.67501/7 sec, 6.3881/6 sec, 5.86401/6 sec, 6.24188/6 sec, 6.90721/7 sec, 5.79262/6 sec )
[LOG] Nr of iterations: 950 (5, 17, 38, 6, 9, 10, 10, 7, 20, 9, 47, 8, 164, 130, 67, 4, 6, 37, 5, 7, 8, 6, 5, 19, 8, 27, 7, 99, 105, 60 )
[LOG] Total clause computation time: 29.6214/29 sec (0.006436/0.006436 sec, 0.032035/0.032035 sec, 0.254108/0.254108 sec, 0.013671/0.013671 sec, 0.040768/0.040768 sec, 0.118925/0.118925 sec, 0.025054/0.025054 sec, 0.014053/0.014053 sec, 3.5039/3.5039 sec, 0.022879/0.022879 sec, 2.23826/2.23826 sec, 0.035051/0.035051 sec, 3.09928/3.09928 sec, 2.25068/2.25068 sec, 1.45387/1.45387 sec, 1.48265/1.48265 sec, 4.29169/4.29169 sec, 0.67768/0.67768 sec, 0.778086/0.778086 sec, 0.602645/0.602645 sec, 0.629681/0.629681 sec, 0.41534/0.41534 sec, 0.413405/0.413405 sec, 1.52954/1.52954 sec, 0.534108/0.534108 sec, 1.99353/1.99353 sec, 0.471099/0.471099 sec, 0.989209/0.989209 sec, 0.996813/0.996813 sec, 0.706974/0.706974 sec )
[LOG] Total clause minimization time: 129.183/130 sec (0.038531/0.038531 sec, 0.151502/0.151502 sec, 2.3894/2.3894 sec, 1.25464/1.25464 sec, 1.48191/1.48191 sec, 1.1477/1.1477 sec, 1.46515/1.46515 sec, 1.10563/1.10563 sec, 6.55543/6.55543 sec, 1.61919/1.61919 sec, 9.10958/9.10958 sec, 1.51552/1.51552 sec, 7.99761/7.99761 sec, 9.06529/9.06529 sec, 4.95177/4.95177 sec, 7.61424/7.61424 sec, 7.67242/7.67242 sec, 4.94651/4.94651 sec, 3.57718/3.57718 sec, 3.95007/3.95007 sec, 4.36499/4.36499 sec, 4.97454/4.97454 sec, 4.71551/4.71551 sec, 5.34892/5.34892 sec, 6.14077/6.14077 sec, 4.39389/4.39389 sec, 5.39277/5.39277 sec, 5.2501/5.2501 sec, 5.90823/5.90823 sec, 5.08447/5.08447 sec )
[LOG] Total clause size reduction: 31725 --> 4357 (268 --> 7, 1056 --> 74, 2405 --> 109, 320 --> 7, 504 --> 17, 558 --> 18, 549 --> 15, 360 --> 11, 1121 --> 117, 464 --> 13, 2622 --> 361, 392 --> 13, 8965 --> 1107, 6966 --> 703, 3498 --> 272, 7 --> 7, 19 --> 19, 109 --> 109, 7 --> 7, 11 --> 11, 14 --> 14, 9 --> 9, 8 --> 8, 117 --> 117, 13 --> 13, 176 --> 171, 13 --> 13, 471 --> 402, 475 --> 385, 228 --> 228 )
[LOG] Average clause size reduction: 33.3947 --> 4.58632 (53.6 --> 1.4, 62.1176 --> 4.35294, 63.2895 --> 2.86842, 53.3333 --> 1.16667, 56 --> 1.88889, 55.8 --> 1.8, 54.9 --> 1.5, 51.4286 --> 1.57143, 56.05 --> 5.85, 51.5556 --> 1.44444, 55.7872 --> 7.68085, 49 --> 1.625, 54.6646 --> 6.75, 53.5846 --> 5.40769, 52.209 --> 4.0597, 1.75 --> 1.75, 3.16667 --> 3.16667, 2.94595 --> 2.94595, 1.4 --> 1.4, 1.57143 --> 1.57143, 1.75 --> 1.75, 1.5 --> 1.5, 1.6 --> 1.6, 6.15789 --> 6.15789, 1.625 --> 1.625, 6.51852 --> 6.33333, 1.85714 --> 1.85714, 4.75758 --> 4.06061, 4.52381 --> 3.66667, 3.8 --> 3.8 )
[LOG] Overall execution time: 161.809 sec CPU time.
[LOG] Overall execution time: 162 sec real time.
Synthesis time: 162.40 sec (Real time) / 160.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.85 sec (Real time) / 3.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1288 12 40 1 1221
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 94.1585 sec CPU time.
[LOG] Relation determinization time: 94 sec real time.
[LOG] Final circuit size: 1338 new AND gates.
[LOG] Size before ABC: 2554 AND gates.
[LOG] Size after ABC: 1338 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 92.648/93 sec (0.060461/0 sec, 0.052823/0 sec, 0.916157/1 sec, 0.53884/1 sec, 0.368668/0 sec, 0.454582/0 sec, 0.373283/1 sec, 0.535886/0 sec, 1.35907/2 sec, 0.331017/0 sec, 1.19481/1 sec, 0.239594/0 sec, 0.278246/1 sec, 6.50587/6 sec, 4.74209/5 sec, 4.61622/5 sec, 3.09781/3 sec, 4.68841/4 sec, 10.8938/11 sec, 4.21444/5 sec, 3.84156/3 sec, 3.7293/4 sec, 4.91504/5 sec, 3.03345/3 sec, 2.87009/3 sec, 2.98727/3 sec, 3.44207/3 sec, 3.24937/4 sec, 3.15342/3 sec, 3.1175/3 sec, 4.65733/5 sec, 3.3599/3 sec, 2.32993/2 sec, 2.49973/3 sec )
[LOG] Nr of iterations: 1221 (8, 14, 40, 8, 9, 8, 17, 9, 21, 10, 37, 12, 11, 239, 115, 68, 39, 6, 13, 34, 7, 8, 7, 15, 7, 20, 9, 36, 10, 9, 185, 92, 61, 37 )
[LOG] Total clause computation time: 15.5454/13 sec (0.006393/0.006393 sec, 0.009318/0.009318 sec, 0.055054/0.055054 sec, 0.007776/0.007776 sec, 0.008975/0.008975 sec, 0.012724/0.012724 sec, 0.016776/0.016776 sec, 0.010352/0.010352 sec, 0.589912/0.589912 sec, 0.00897/0.00897 sec, 0.23023/0.23023 sec, 0.011402/0.011402 sec, 0.009526/0.009526 sec, 1.08017/1.08017 sec, 0.716909/0.716909 sec, 0.718755/0.718755 sec, 0.309499/0.309499 sec, 0.349934/0.349934 sec, 5.39334/5.39334 sec, 0.255047/0.255047 sec, 0.287304/0.287304 sec, 0.272132/0.272132 sec, 0.295557/0.295557 sec, 0.209019/0.209019 sec, 0.27746/0.27746 sec, 0.966409/0.966409 sec, 0.174502/0.174502 sec, 0.972852/0.972852 sec, 0.201924/0.201924 sec, 0.229876/0.229876 sec, 0.763646/0.763646 sec, 0.519604/0.519604 sec, 0.345716/0.345716 sec, 0.228383/0.228383 sec )
[LOG] Total clause minimization time: 77.0853/80 sec (0.054015/0.054015 sec, 0.043388/0.043388 sec, 0.860781/0.860781 sec, 0.530993/0.530993 sec, 0.359614/0.359614 sec, 0.441784/0.441784 sec, 0.35636/0.35636 sec, 0.525438/0.525438 sec, 0.768778/0.768778 sec, 0.321956/0.321956 sec, 0.963993/0.963993 sec, 0.228092/0.228092 sec, 0.268625/0.268625 sec, 5.42223/5.42223 sec, 4.02337/4.02337 sec, 3.89643/3.89643 sec, 2.78782/2.78782 sec, 4.33836/4.33836 sec, 5.5002/5.5002 sec, 3.959/3.959 sec, 3.55414/3.55414 sec, 3.45706/3.45706 sec, 4.61938/4.61938 sec, 2.82423/2.82423 sec, 2.59252/2.59252 sec, 2.02046/2.02046 sec, 3.26744/3.26744 sec, 2.27588/2.27588 sec, 2.95135/2.95135 sec, 2.8875/2.8875 sec, 3.89078/3.89078 sec, 2.83894/2.83894 sec, 1.98346/1.98346 sec, 2.27096/2.27096 sec )
[LOG] Total clause size reduction: 42789 --> 6565 (511 --> 13, 936 --> 57, 2769 --> 117, 490 --> 13, 552 --> 16, 476 --> 13, 1072 --> 34, 528 --> 15, 1300 --> 139, 576 --> 16, 2268 --> 311, 682 --> 21, 610 --> 18, 14280 --> 1881, 6726 --> 882, 3886 --> 313, 2166 --> 152, 10 --> 10, 57 --> 57, 96 --> 94, 13 --> 11, 16 --> 15, 13 --> 12, 30 --> 29, 12 --> 11, 139 --> 139, 16 --> 16, 311 --> 285, 19 --> 19, 16 --> 14, 1281 --> 1014, 534 --> 433, 253 --> 250, 145 --> 145 )
[LOG] Average clause size reduction: 35.0442 --> 5.37674 (63.875 --> 1.625, 66.8571 --> 4.07143, 69.225 --> 2.925, 61.25 --> 1.625, 61.3333 --> 1.77778, 59.5 --> 1.625, 63.0588 --> 2, 58.6667 --> 1.66667, 61.9048 --> 6.61905, 57.6 --> 1.6, 61.2973 --> 8.40541, 56.8333 --> 1.75, 55.4545 --> 1.63636, 59.749 --> 7.87029, 58.487 --> 7.66957, 57.1471 --> 4.60294, 55.5385 --> 3.89744, 1.66667 --> 1.66667, 4.38462 --> 4.38462, 2.82353 --> 2.76471, 1.85714 --> 1.57143, 2 --> 1.875, 1.85714 --> 1.71429, 2 --> 1.93333, 1.71429 --> 1.57143, 6.95 --> 6.95, 1.77778 --> 1.77778, 8.63889 --> 7.91667, 1.9 --> 1.9, 1.77778 --> 1.55556, 6.92432 --> 5.48108, 5.80435 --> 4.70652, 4.14754 --> 4.09836, 3.91892 --> 3.91892 )
[LOG] Overall execution time: 94.1694 sec CPU time.
[LOG] Overall execution time: 94 sec real time.
Synthesis time: 94.69 sec (Real time) / 94.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.55 sec (Real time) / 8.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1874 13 43 1 1801
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 132.891 sec CPU time.
[LOG] Relation determinization time: 134 sec real time.
[LOG] Final circuit size: 1282 new AND gates.
[LOG] Size before ABC: 2387 AND gates.
[LOG] Size after ABC: 1282 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 130.958/132 sec (0.07122/0 sec, 0.123615/0 sec, 1.47865/2 sec, 0.363695/0 sec, 0.350586/1 sec, 0.260327/0 sec, 0.251691/0 sec, 0.233447/0 sec, 2.34627/3 sec, 0.552658/0 sec, 2.27454/3 sec, 0.459457/0 sec, 0.330876/0 sec, 0.246959/1 sec, 10.1893/10 sec, 9.98081/10 sec, 7.57505/7 sec, 5.12929/6 sec, 9.86239/9 sec, 4.5652/5 sec, 7.10693/7 sec, 5.52937/6 sec, 5.54872/5 sec, 4.50201/5 sec, 4.78941/5 sec, 3.60749/3 sec, 4.45999/5 sec, 3.84272/4 sec, 4.33441/4 sec, 4.66342/5 sec, 4.05588/4 sec, 3.99468/4 sec, 4.52231/4 sec, 5.46366/6 sec, 3.58724/3 sec, 4.30377/5 sec )
[LOG] Nr of iterations: 1321 (10, 22, 40, 10, 10, 12, 9, 13, 22, 8, 26, 10, 14, 9, 222, 209, 82, 38, 8, 12, 37, 8, 8, 11, 7, 11, 21, 7, 25, 8, 11, 8, 129, 141, 69, 34 )
[LOG] Total clause computation time: 18.0328/21 sec (0.00945/0.00945 sec, 0.020634/0.020634 sec, 0.097473/0.097473 sec, 0.012806/0.012806 sec, 0.01201/0.01201 sec, 0.014063/0.014063 sec, 0.045449/0.045449 sec, 0.015692/0.015692 sec, 0.851503/0.851503 sec, 0.016078/0.016078 sec, 0.535536/0.535536 sec, 0.013131/0.013131 sec, 0.015448/0.015448 sec, 0.010235/0.010235 sec, 1.36313/1.36313 sec, 2.29778/2.29778 sec, 0.580765/0.580765 sec, 0.892051/0.892051 sec, 0.766375/0.766375 sec, 1.29488/1.29488 sec, 0.404746/0.404746 sec, 0.632991/0.632991 sec, 0.460761/0.460761 sec, 0.267949/0.267949 sec, 0.38/0.38 sec, 0.244895/0.244895 sec, 1.43287/1.43287 sec, 0.224642/0.224642 sec, 1.88962/1.88962 sec, 0.27012/0.27012 sec, 0.504344/0.504344 sec, 0.353556/0.353556 sec, 0.514257/0.514257 sec, 0.765911/0.765911 sec, 0.285873/0.285873 sec, 0.53581/0.53581 sec )
[LOG] Total clause minimization time: 112.905/111 sec (0.061704/0.061704 sec, 0.102772/0.102772 sec, 1.38074/1.38074 sec, 0.350793/0.350793 sec, 0.338458/0.338458 sec, 0.246157/0.246157 sec, 0.206142/0.206142 sec, 0.21764/0.21764 sec, 1.49433/1.49433 sec, 0.536506/0.536506 sec, 1.73853/1.73853 sec, 0.446229/0.446229 sec, 0.315293/0.315293 sec, 0.236635/0.236635 sec, 8.82295/8.82295 sec, 7.67964/7.67964 sec, 6.99318/6.99318 sec, 4.23666/4.23666 sec, 9.09585/9.09585 sec, 3.27002/3.27002 sec, 6.70158/6.70158 sec, 4.89625/4.89625 sec, 5.08783/5.08783 sec, 4.2339/4.2339 sec, 4.40931/4.40931 sec, 3.36244/3.36244 sec, 3.02664/3.02664 sec, 3.61798/3.61798 sec, 2.44419/2.44419 sec, 4.39318/4.39318 sec, 3.55139/3.55139 sec, 3.641/3.641 sec, 4.00564/4.00564 sec, 4.6952/4.6952 sec, 3.30045/3.30045 sec, 3.76748/3.76748 sec )
[LOG] Total clause size reduction: 50973 --> 6913 (693 --> 16, 1596 --> 113, 2925 --> 115, 666 --> 20, 657 --> 23, 792 --> 21, 568 --> 17, 840 --> 23, 1449 --> 163, 476 --> 13, 1675 --> 217, 594 --> 23, 845 --> 27, 512 --> 15, 13923 --> 1527, 12896 --> 1639, 4941 --> 399, 2220 --> 155, 13 --> 13, 33 --> 33, 106 --> 105, 15 --> 14, 15 --> 13, 21 --> 20, 13 --> 12, 20 --> 20, 163 --> 163, 13 --> 12, 217 --> 195, 15 --> 15, 20 --> 18, 15 --> 14, 670 --> 550, 940 --> 774, 283 --> 283, 133 --> 133 )
[LOG] Average clause size reduction: 38.5867 --> 5.23316 (69.3 --> 1.6, 72.5455 --> 5.13636, 73.125 --> 2.875, 66.6 --> 2, 65.7 --> 2.3, 66 --> 1.75, 63.1111 --> 1.88889, 64.6154 --> 1.76923, 65.8636 --> 7.40909, 59.5 --> 1.625, 64.4231 --> 8.34615, 59.4 --> 2.3, 60.3571 --> 1.92857, 56.8889 --> 1.66667, 62.7162 --> 6.87838, 61.7033 --> 7.84211, 60.2561 --> 4.86585, 58.4211 --> 4.07895, 1.625 --> 1.625, 2.75 --> 2.75, 2.86486 --> 2.83784, 1.875 --> 1.75, 1.875 --> 1.625, 1.90909 --> 1.81818, 1.85714 --> 1.71429, 1.81818 --> 1.81818, 7.7619 --> 7.7619, 1.85714 --> 1.71429, 8.68 --> 7.8, 1.875 --> 1.875, 1.81818 --> 1.63636, 1.875 --> 1.75, 5.1938 --> 4.26357, 6.66667 --> 5.48936, 4.10145 --> 4.10145, 3.91176 --> 3.91176 )
[LOG] Overall execution time: 132.904 sec CPU time.
[LOG] Overall execution time: 134 sec real time.
Synthesis time: 133.50 sec (Real time) / 132.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.98 sec (Real time) / 8.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1853 14 45 1 1776
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 118.352 sec CPU time.
[LOG] Relation determinization time: 119 sec real time.
[LOG] Final circuit size: 966 new AND gates.
[LOG] Size before ABC: 1956 AND gates.
[LOG] Size after ABC: 966 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 115.82/116 sec (2.7086/3 sec, 4.48409/4 sec, 0.017262/0 sec, 1.82582/2 sec, 2.48589/2 sec, 0.921206/1 sec, 0.981989/1 sec, 0.878096/1 sec, 0.644888/1 sec, 0.883287/1 sec, 0.670644/0 sec, 0.716272/1 sec, 0.549114/1 sec, 1.03987/1 sec, 0.868091/1 sec, 1.07436/1 sec, 3.26305/3 sec, 9.41634/9 sec, 5.60999/6 sec, 9.00235/9 sec, 4.7306/5 sec, 6.74552/7 sec, 5.79421/5 sec, 3.5842/4 sec, 5.31193/5 sec, 4.70258/5 sec, 4.40207/4 sec, 4.85888/5 sec, 4.08564/4 sec, 3.28519/4 sec, 3.01514/3 sec, 2.13621/2 sec, 2.09312/2 sec, 1.68768/2 sec, 1.75487/1 sec, 2.73861/3 sec, 3.99082/4 sec, 2.8611/3 sec )
[LOG] Nr of iterations: 918 (17, 16, 6, 27, 33, 12, 12, 10, 9, 16, 15, 15, 8, 22, 14, 19, 148, 57, 43, 12, 8, 5, 26, 27, 10, 11, 9, 7, 14, 10, 10, 7, 16, 12, 15, 129, 51, 40 )
[LOG] Total clause computation time: 26.3746/27 sec (2.59364/2.59364 sec, 0.668822/0.668822 sec, 0.007123/0.007123 sec, 0.588158/0.588158 sec, 0.450766/0.450766 sec, 0.048092/0.048092 sec, 0.052647/0.052647 sec, 0.009761/0.009761 sec, 0.014736/0.014736 sec, 0.157559/0.157559 sec, 0.124406/0.124406 sec, 0.094779/0.094779 sec, 0.070184/0.070184 sec, 0.235243/0.235243 sec, 0.211682/0.211682 sec, 0.281332/0.281332 sec, 0.824305/0.824305 sec, 1.36022/1.36022 sec, 0.959423/0.959423 sec, 4.16996/4.16996 sec, 4.07634/4.07634 sec, 0.380161/0.380161 sec, 1.45628/1.45628 sec, 1.4549/1.4549 sec, 0.41825/0.41825 sec, 0.275421/0.275421 sec, 0.330481/0.330481 sec, 0.470055/0.470055 sec, 0.325828/0.325828 sec, 0.219648/0.219648 sec, 0.19532/0.19532 sec, 0.150041/0.150041 sec, 0.185967/0.185967 sec, 0.218934/0.218934 sec, 0.180522/0.180522 sec, 1.03109/1.03109 sec, 1.35434/1.35434 sec, 0.728218/0.728218 sec )
[LOG] Total clause minimization time: 89.4307/89 sec (0.114753/0.114753 sec, 3.81503/3.81503 sec, 0.010096/0.010096 sec, 1.23708/1.23708 sec, 2.03443/2.03443 sec, 0.873009/0.873009 sec, 0.929235/0.929235 sec, 0.868237/0.868237 sec, 0.630047/0.630047 sec, 0.725476/0.725476 sec, 0.546045/0.546045 sec, 0.621309/0.621309 sec, 0.478833/0.478833 sec, 0.804321/0.804321 sec, 0.656178/0.656178 sec, 0.792745/0.792745 sec, 2.4368/2.4368 sec, 8.05521/8.05521 sec, 4.64989/4.64989 sec, 4.83216/4.83216 sec, 0.654093/0.654093 sec, 6.36526/6.36526 sec, 4.33733/4.33733 sec, 2.12873/2.12873 sec, 4.89351/4.89351 sec, 4.42699/4.42699 sec, 4.07143/4.07143 sec, 4.38869/4.38869 sec, 3.75961/3.75961 sec, 3.06538/3.06538 sec, 2.81966/2.81966 sec, 1.98605/1.98605 sec, 1.90691/1.90691 sec, 1.46858/1.46858 sec, 1.57414/1.57414 sec, 1.70562/1.70562 sec, 2.63564/2.63564 sec, 2.13221/2.13221 sec )
[LOG] Total clause size reduction: 35072 --> 4430 (1296 --> 52, 1200 --> 50, 395 --> 9, 2028 --> 224, 2464 --> 322, 836 --> 21, 825 --> 18, 666 --> 16, 584 --> 17, 1080 --> 41, 994 --> 60, 980 --> 43, 483 --> 14, 1428 --> 101, 871 --> 44, 1188 --> 80, 9555 --> 884, 3584 --> 285, 2646 --> 193, 32 --> 32, 16 --> 16, 9 --> 9, 224 --> 224, 242 --> 242, 17 --> 17, 18 --> 18, 16 --> 16, 13 --> 13, 34 --> 33, 29 --> 28, 19 --> 19, 14 --> 14, 56 --> 54, 37 --> 37, 55 --> 51, 723 --> 723, 242 --> 237, 173 --> 173 )
[LOG] Average clause size reduction: 38.2048 --> 4.82571 (76.2353 --> 3.05882, 75 --> 3.125, 65.8333 --> 1.5, 75.1111 --> 8.2963, 74.6667 --> 9.75758, 69.6667 --> 1.75, 68.75 --> 1.5, 66.6 --> 1.6, 64.8889 --> 1.88889, 67.5 --> 2.5625, 66.2667 --> 4, 65.3333 --> 2.86667, 60.375 --> 1.75, 64.9091 --> 4.59091, 62.2143 --> 3.14286, 62.5263 --> 4.21053, 64.5608 --> 5.97297, 62.8772 --> 5, 61.5349 --> 4.48837, 2.66667 --> 2.66667, 2 --> 2, 1.8 --> 1.8, 8.61538 --> 8.61538, 8.96296 --> 8.96296, 1.7 --> 1.7, 1.63636 --> 1.63636, 1.77778 --> 1.77778, 1.85714 --> 1.85714, 2.42857 --> 2.35714, 2.9 --> 2.8, 1.9 --> 1.9, 2 --> 2, 3.5 --> 3.375, 3.08333 --> 3.08333, 3.66667 --> 3.4, 5.60465 --> 5.60465, 4.7451 --> 4.64706, 4.325 --> 4.325 )
[LOG] Overall execution time: 118.366 sec CPU time.
[LOG] Overall execution time: 119 sec real time.
Synthesis time: 118.90 sec (Real time) / 118.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.40 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.57 sec (Real time) / 5.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1578 15 47 1 1497
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 109.293 sec CPU time.
[LOG] Relation determinization time: 110 sec real time.
[LOG] Final circuit size: 1194 new AND gates.
[LOG] Size before ABC: 2556 AND gates.
[LOG] Size after ABC: 1194 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 107.27/108 sec (0.195094/1 sec, 4.99456/5 sec, 0.019597/0 sec, 1.40289/1 sec, 2.63227/3 sec, 0.496036/0 sec, 0.444681/1 sec, 0.331812/0 sec, 0.214442/0 sec, 0.537357/1 sec, 0.464372/0 sec, 0.393655/0 sec, 0.446489/1 sec, 0.453695/0 sec, 0.525553/1 sec, 0.434262/0 sec, 3.42186/4 sec, 0.45146/0 sec, 6.35047/7 sec, 3.06142/3 sec, 6.5292/6 sec, 3.43467/4 sec, 5.27681/5 sec, 3.64471/4 sec, 3.14427/3 sec, 3.73685/3 sec, 3.97313/4 sec, 4.83521/5 sec, 4.83726/5 sec, 3.44462/4 sec, 4.02254/4 sec, 3.46526/3 sec, 3.15624/3 sec, 3.15364/3 sec, 3.41905/4 sec, 3.63018/3 sec, 4.14898/5 sec, 3.80854/3 sec, 4.68636/5 sec, 3.65045/4 sec )
[LOG] Nr of iterations: 1277 (21, 11, 7, 20, 49, 9, 11, 12, 15, 16, 19, 14, 20, 17, 18, 13, 300, 33, 67, 49, 13, 8, 6, 19, 38, 8, 10, 9, 14, 12, 13, 12, 13, 13, 16, 12, 213, 28, 57, 42 )
[LOG] Total clause computation time: 17.3098/18 sec (0.027232/0.027232 sec, 0.426216/0.426216 sec, 0.00743/0.00743 sec, 0.688708/0.688708 sec, 0.63658/0.63658 sec, 0.043668/0.043668 sec, 0.017684/0.017684 sec, 0.013581/0.013581 sec, 0.040513/0.040513 sec, 0.170872/0.170872 sec, 0.146136/0.146136 sec, 0.096117/0.096117 sec, 0.102289/0.102289 sec, 0.099575/0.099575 sec, 0.079243/0.079243 sec, 0.186855/0.186855 sec, 0.728005/0.728005 sec, 0.074397/0.074397 sec, 0.637713/0.637713 sec, 0.494144/0.494144 sec, 1.64671/1.64671 sec, 3.04409/3.04409 sec, 0.272299/0.272299 sec, 1.06407/1.06407 sec, 1.39992/1.39992 sec, 0.296953/0.296953 sec, 0.314416/0.314416 sec, 0.251967/0.251967 sec, 0.249477/0.249477 sec, 0.213349/0.213349 sec, 0.258996/0.258996 sec, 0.245393/0.245393 sec, 0.181991/0.181991 sec, 0.164967/0.164967 sec, 0.208144/0.208144 sec, 0.27698/0.27698 sec, 0.764069/0.764069 sec, 0.274914/0.274914 sec, 0.813058/0.813058 sec, 0.651103/0.651103 sec )
[LOG] Total clause minimization time: 89.9429/90 sec (0.167681/0.167681 sec, 4.5682/4.5682 sec, 0.012119/0.012119 sec, 0.713725/0.713725 sec, 1.99453/1.99453 sec, 0.452296/0.452296 sec, 0.426897/0.426897 sec, 0.318106/0.318106 sec, 0.173797/0.173797 sec, 0.366308/0.366308 sec, 0.318052/0.318052 sec, 0.297382/0.297382 sec, 0.343999/0.343999 sec, 0.353929/0.353929 sec, 0.446121/0.446121 sec, 0.247242/0.247242 sec, 2.69043/2.69043 sec, 0.376686/0.376686 sec, 5.71178/5.71178 sec, 2.56658/2.56658 sec, 4.88226/4.88226 sec, 0.390423/0.390423 sec, 5.0044/5.0044 sec, 2.58017/2.58017 sec, 1.74369/1.74369 sec, 3.43978/3.43978 sec, 3.65855/3.65855 sec, 4.58308/4.58308 sec, 4.58757/4.58757 sec, 3.2311/3.2311 sec, 3.76337/3.76337 sec, 3.21969/3.21969 sec, 2.97408/2.97408 sec, 2.98849/2.98849 sec, 3.2107/3.2107 sec, 3.35301/3.35301 sec, 3.38228/3.38228 sec, 3.53323/3.53323 sec, 3.87249/3.87249 sec, 2.99873/2.99873 sec )
[LOG] Total clause size reduction: 53007 --> 6484 (1700 --> 66, 840 --> 22, 498 --> 10, 1558 --> 189, 3888 --> 526, 640 --> 14, 790 --> 17, 858 --> 28, 1078 --> 25, 1140 --> 58, 1350 --> 50, 962 --> 39, 1387 --> 50, 1152 --> 56, 1207 --> 54, 840 --> 39, 20631 --> 1953, 2176 --> 104, 4422 --> 375, 3168 --> 253, 33 --> 33, 16 --> 16, 10 --> 10, 189 --> 189, 361 --> 358, 14 --> 14, 17 --> 17, 16 --> 16, 25 --> 25, 36 --> 34, 24 --> 24, 31 --> 29, 27 --> 27, 35 --> 33, 47 --> 46, 39 --> 34, 1207 --> 1079, 84 --> 84, 298 --> 275, 213 --> 213 )
[LOG] Average clause size reduction: 41.509 --> 5.07753 (80.9524 --> 3.14286, 76.3636 --> 2, 71.1429 --> 1.42857, 77.9 --> 9.45, 79.3469 --> 10.7347, 71.1111 --> 1.55556, 71.8182 --> 1.54545, 71.5 --> 2.33333, 71.8667 --> 1.66667, 71.25 --> 3.625, 71.0526 --> 2.63158, 68.7143 --> 2.78571, 69.35 --> 2.5, 67.7647 --> 3.29412, 67.0556 --> 3, 64.6154 --> 3, 68.77 --> 6.51, 65.9394 --> 3.15152, 66 --> 5.59701, 64.6531 --> 5.16327, 2.53846 --> 2.53846, 2 --> 2, 1.66667 --> 1.66667, 9.94737 --> 9.94737, 9.5 --> 9.42105, 1.75 --> 1.75, 1.7 --> 1.7, 1.77778 --> 1.77778, 1.78571 --> 1.78571, 3 --> 2.83333, 1.84615 --> 1.84615, 2.58333 --> 2.41667, 2.07692 --> 2.07692, 2.69231 --> 2.53846, 2.9375 --> 2.875, 3.25 --> 2.83333, 5.66667 --> 5.06573, 3 --> 3, 5.22807 --> 4.82456, 5.07143 --> 5.07143 )
[LOG] Overall execution time: 109.306 sec CPU time.
[LOG] Overall execution time: 110 sec real time.
Synthesis time: 109.85 sec (Real time) / 109.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.48 sec (Real time) / 12.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1840 16 49 1 1755
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 223.769 sec CPU time.
[LOG] Relation determinization time: 225 sec real time.
[LOG] Final circuit size: 1493 new AND gates.
[LOG] Size before ABC: 3143 AND gates.
[LOG] Size after ABC: 1493 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 220.694/221 sec (0.16673/0 sec, 0.036485/0 sec, 0.014039/0 sec, 2.83642/3 sec, 3.97192/4 sec, 0.837856/1 sec, 1.07767/1 sec, 0.531825/1 sec, 0.458976/0 sec, 0.644983/1 sec, 0.541138/0 sec, 0.443412/1 sec, 0.51469/0 sec, 0.794834/1 sec, 0.759361/1 sec, 0.651462/1 sec, 9.86524/9 sec, 0.908459/1 sec, 0.996534/1 sec, 15.4246/16 sec, 8.45602/8 sec, 17.3069/18 sec, 9.93857/10 sec, 7.25989/7 sec, 8.77701/9 sec, 6.34475/6 sec, 8.01966/8 sec, 11.9341/12 sec, 11.6765/12 sec, 10.3643/10 sec, 8.26182/8 sec, 6.7607/7 sec, 7.07828/7 sec, 7.26278/8 sec, 7.60119/7 sec, 6.15152/6 sec, 4.81626/5 sec, 7.10378/7 sec, 5.83753/6 sec, 4.60072/5 sec, 7.95174/8 sec, 5.71375/5 sec )
[LOG] Nr of iterations: 1845 (18, 12, 6, 21, 37, 10, 11, 11, 18, 24, 11, 13, 13, 17, 17, 16, 578, 39, 42, 97, 82, 13, 11, 5, 20, 24, 8, 10, 9, 17, 19, 8, 9, 9, 15, 14, 13, 308, 38, 41, 81, 80 )
[LOG] Total clause computation time: 35.5068/34 sec (0.025956/0.025956 sec, 0.010622/0.010622 sec, 0.004867/0.004867 sec, 1.75931/1.75931 sec, 1.07732/1.07732 sec, 0.01567/0.01567 sec, 0.016231/0.016231 sec, 0.033181/0.033181 sec, 0.023971/0.023971 sec, 0.253623/0.253623 sec, 0.189691/0.189691 sec, 0.152508/0.152508 sec, 0.053523/0.053523 sec, 0.135283/0.135283 sec, 0.186326/0.186326 sec, 0.124592/0.124592 sec, 1.84096/1.84096 sec, 0.153833/0.153833 sec, 0.171124/0.171124 sec, 2.40846/2.40846 sec, 1.28702/1.28702 sec, 4.37136/4.37136 sec, 3.98714/3.98714 sec, 0.770644/0.770644 sec, 2.5138/2.5138 sec, 2.99305/2.99305 sec, 0.696131/0.696131 sec, 0.670456/0.670456 sec, 0.630339/0.630339 sec, 0.67015/0.67015 sec, 0.447917/0.447917 sec, 0.476408/0.476408 sec, 0.777127/0.777127 sec, 0.524503/0.524503 sec, 0.468233/0.468233 sec, 0.342194/0.342194 sec, 0.478909/0.478909 sec, 1.47676/1.47676 sec, 0.498635/0.498635 sec, 0.499248/0.499248 sec, 1.4845/1.4845 sec, 0.805167/0.805167 sec )
[LOG] Total clause minimization time: 185.155/187 sec (0.140615/0.140615 sec, 0.025783/0.025783 sec, 0.009139/0.009139 sec, 1.07656/1.07656 sec, 2.89373/2.89373 sec, 0.822087/0.822087 sec, 1.06134/1.06134 sec, 0.498535/0.498535 sec, 0.434839/0.434839 sec, 0.391038/0.391038 sec, 0.351274/0.351274 sec, 0.290742/0.290742 sec, 0.461024/0.461024 sec, 0.659344/0.659344 sec, 0.572814/0.572814 sec, 0.526671/0.526671 sec, 8.01379/8.01379 sec, 0.753876/0.753876 sec, 0.824828/0.824828 sec, 13.0145/13.0145 sec, 7.16757/7.16757 sec, 12.9352/12.9352 sec, 5.95121/5.95121 sec, 6.48915/6.48915 sec, 6.26265/6.26265 sec, 3.35112/3.35112 sec, 7.3234/7.3234 sec, 11.2635/11.2635 sec, 11.046/11.046 sec, 9.69386/9.69386 sec, 7.81358/7.81358 sec, 6.28414/6.28414 sec, 6.30099/6.30099 sec, 6.73811/6.73811 sec, 7.13269/7.13269 sec, 5.8091/5.8091 sec, 4.33712/4.33712 sec, 5.621/5.621 sec, 5.33834/5.33834 sec, 4.10085/4.10085 sec, 6.46567/6.46567 sec, 4.90727/4.90727 sec )
[LOG] Total clause size reduction: 83367 --> 10800 (1513 --> 55, 968 --> 25, 435 --> 9, 1720 --> 217, 3060 --> 429, 756 --> 15, 830 --> 18, 820 --> 19, 1377 --> 32, 1840 --> 98, 790 --> 39, 936 --> 43, 924 --> 33, 1216 --> 47, 1200 --> 53, 1110 --> 50, 42121 --> 5289, 2736 --> 121, 2911 --> 136, 6720 --> 536, 5589 --> 393, 36 --> 36, 25 --> 25, 9 --> 9, 217 --> 217, 237 --> 236, 12 --> 12, 18 --> 18, 15 --> 15, 32 --> 32, 64 --> 58, 24 --> 22, 20 --> 20, 17 --> 17, 40 --> 40, 38 --> 38, 36 --> 36, 1906 --> 1309, 121 --> 121, 136 --> 136, 406 --> 360, 386 --> 386 )
[LOG] Average clause size reduction: 45.1854 --> 5.85366 (84.0556 --> 3.05556, 80.6667 --> 2.08333, 72.5 --> 1.5, 81.9048 --> 10.3333, 82.7027 --> 11.5946, 75.6 --> 1.5, 75.4545 --> 1.63636, 74.5455 --> 1.72727, 76.5 --> 1.77778, 76.6667 --> 4.08333, 71.8182 --> 3.54545, 72 --> 3.30769, 71.0769 --> 2.53846, 71.5294 --> 2.76471, 70.5882 --> 3.11765, 69.375 --> 3.125, 72.8737 --> 9.15052, 70.1538 --> 3.10256, 69.3095 --> 3.2381, 69.2784 --> 5.52577, 68.1585 --> 4.79268, 2.76923 --> 2.76923, 2.27273 --> 2.27273, 1.8 --> 1.8, 10.85 --> 10.85, 9.875 --> 9.83333, 1.5 --> 1.5, 1.8 --> 1.8, 1.66667 --> 1.66667, 1.88235 --> 1.88235, 3.36842 --> 3.05263, 3 --> 2.75, 2.22222 --> 2.22222, 1.88889 --> 1.88889, 2.66667 --> 2.66667, 2.71429 --> 2.71429, 2.76923 --> 2.76923, 6.18831 --> 4.25, 3.18421 --> 3.18421, 3.31707 --> 3.31707, 5.01235 --> 4.44444, 4.825 --> 4.825 )
[LOG] Overall execution time: 223.786 sec CPU time.
[LOG] Overall execution time: 225 sec real time.
Synthesis time: 224.67 sec (Real time) / 223.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.56 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.96 sec (Real time) / 16.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2184 17 51 1 2095
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 249.921 sec CPU time.
[LOG] Relation determinization time: 251 sec real time.
[LOG] Final circuit size: 1865 new AND gates.
[LOG] Size before ABC: 3714 AND gates.
[LOG] Size after ABC: 1865 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 246.189/247 sec (0.233721/0 sec, 0.048916/0 sec, 0.021995/0 sec, 5.27564/6 sec, 6.006/6 sec, 2.1242/2 sec, 0.952952/1 sec, 0.913562/1 sec, 0.725564/0 sec, 0.903669/1 sec, 0.807503/1 sec, 0.805053/1 sec, 0.868191/1 sec, 1.93329/2 sec, 1.28435/1 sec, 1.21994/1 sec, 6.99654/7 sec, 1.32923/2 sec, 1.14112/1 sec, 2.45508/2 sec, 16.2243/17 sec, 14.594/14 sec, 11.7568/12 sec, 7.84296/8 sec, 7.60118/7 sec, 8.06677/9 sec, 5.85373/5 sec, 8.61996/9 sec, 8.63508/9 sec, 8.85938/9 sec, 10.9232/10 sec, 8.98841/9 sec, 9.16722/10 sec, 6.86651/7 sec, 6.61561/6 sec, 8.57565/9 sec, 7.02776/7 sec, 7.51204/7 sec, 6.85431/7 sec, 9.25496/9 sec, 5.86554/6 sec, 7.22815/8 sec, 7.22626/7 sec, 9.9829/10 sec )
[LOG] Nr of iterations: 1785 (25, 13, 7, 26, 47, 11, 11, 14, 13, 24, 12, 16, 11, 23, 16, 17, 319, 41, 41, 54, 163, 71, 17, 10, 6, 25, 46, 10, 10, 12, 12, 21, 10, 11, 10, 19, 14, 13, 225, 40, 40, 39, 152, 68 )
[LOG] Total clause computation time: 34.1918/34 sec (0.037772/0.037772 sec, 0.013838/0.013838 sec, 0.008025/0.008025 sec, 2.61592/2.61592 sec, 1.00164/1.00164 sec, 0.025294/0.025294 sec, 0.068882/0.068882 sec, 0.02202/0.02202 sec, 0.032293/0.032293 sec, 0.27999/0.27999 sec, 0.222925/0.222925 sec, 0.189591/0.189591 sec, 0.237788/0.237788 sec, 0.516727/0.516727 sec, 0.431879/0.431879 sec, 0.22077/0.22077 sec, 1.37867/1.37867 sec, 0.18392/0.18392 sec, 0.166677/0.166677 sec, 0.273989/0.273989 sec, 1.60716/1.60716 sec, 1.51309/1.51309 sec, 3.79851/3.79851 sec, 2.74139/2.74139 sec, 0.834518/0.834518 sec, 1.86642/1.86642 sec, 2.19731/2.19731 sec, 0.916088/0.916088 sec, 0.632945/0.632945 sec, 0.550187/0.550187 sec, 0.636577/0.636577 sec, 0.523394/0.523394 sec, 0.488464/0.488464 sec, 0.353032/0.353032 sec, 0.433404/0.433404 sec, 0.601854/0.601854 sec, 0.499177/0.499177 sec, 0.452043/0.452043 sec, 1.23421/1.23421 sec, 0.549879/0.549879 sec, 0.543538/0.543538 sec, 0.495588/0.495588 sec, 0.717614/0.717614 sec, 2.07684/2.07684 sec )
[LOG] Total clause minimization time: 211.967/213 sec (0.195734/0.195734 sec, 0.034991/0.034991 sec, 0.013934/0.013934 sec, 2.65881/2.65881 sec, 5.00314/5.00314 sec, 2.0988/2.0988 sec, 0.883974/0.883974 sec, 0.891404/0.891404 sec, 0.693144/0.693144 sec, 0.623362/0.623362 sec, 0.584385/0.584385 sec, 0.615197/0.615197 sec, 0.630249/0.630249 sec, 1.41622/1.41622 sec, 0.852238/0.852238 sec, 0.998918/0.998918 sec, 5.61209/5.61209 sec, 1.14479/1.14479 sec, 0.973907/0.973907 sec, 2.18031/2.18031 sec, 14.6145/14.6145 sec, 13.0796/13.0796 sec, 7.95791/7.95791 sec, 5.10136/5.10136 sec, 6.76654/6.76654 sec, 6.19957/6.19957 sec, 3.6553/3.6553 sec, 7.70371/7.70371 sec, 8.00197/8.00197 sec, 8.309/8.309 sec, 10.2864/10.2864 sec, 8.46471/8.46471 sec, 8.67854/8.67854 sec, 6.51327/6.51327 sec, 6.18204/6.18204 sec, 7.97341/7.97341 sec, 6.52834/6.52834 sec, 7.05977/7.05977 sec, 5.61663/5.61663 sec, 8.70441/8.70441 sec, 5.32146/5.32146 sec, 6.73198/6.73198 sec, 6.50629/6.50629 sec, 7.90481/7.90481 sec )
[LOG] Total clause size reduction: 78596 --> 9123 (2232 --> 88, 1104 --> 29, 546 --> 11, 2250 --> 279, 4094 --> 527, 880 --> 15, 870 --> 16, 1118 --> 29, 1020 --> 22, 1932 --> 69, 913 --> 41, 1230 --> 66, 810 --> 20, 1760 --> 93, 1185 --> 46, 1248 --> 65, 24486 --> 2347, 3040 --> 126, 3000 --> 137, 3922 --> 173, 11826 --> 870, 5040 --> 340, 47 --> 47, 20 --> 20, 11 --> 11, 279 --> 279, 527 --> 490, 15 --> 14, 16 --> 16, 21 --> 20, 22 --> 22, 54 --> 51, 33 --> 32, 32 --> 28, 20 --> 20, 69 --> 63, 39 --> 39, 38 --> 34, 1376 --> 1102, 126 --> 126, 137 --> 136, 104 --> 104, 778 --> 734, 326 --> 326 )
[LOG] Average clause size reduction: 44.0314 --> 5.11092 (89.28 --> 3.52, 84.9231 --> 2.23077, 78 --> 1.57143, 86.5385 --> 10.7308, 87.1064 --> 11.2128, 80 --> 1.36364, 79.0909 --> 1.45455, 79.8571 --> 2.07143, 78.4615 --> 1.69231, 80.5 --> 2.875, 76.0833 --> 3.41667, 76.875 --> 4.125, 73.6364 --> 1.81818, 76.5217 --> 4.04348, 74.0625 --> 2.875, 73.4118 --> 3.82353, 76.7586 --> 7.35737, 74.1463 --> 3.07317, 73.1707 --> 3.34146, 72.6296 --> 3.2037, 72.5521 --> 5.33742, 70.9859 --> 4.78873, 2.76471 --> 2.76471, 2 --> 2, 1.83333 --> 1.83333, 11.16 --> 11.16, 11.4565 --> 10.6522, 1.5 --> 1.4, 1.6 --> 1.6, 1.75 --> 1.66667, 1.83333 --> 1.83333, 2.57143 --> 2.42857, 3.3 --> 3.2, 2.90909 --> 2.54545, 2 --> 2, 3.63158 --> 3.31579, 2.78571 --> 2.78571, 2.92308 --> 2.61538, 6.11556 --> 4.89778, 3.15 --> 3.15, 3.425 --> 3.4, 2.66667 --> 2.66667, 5.11842 --> 4.82895, 4.79412 --> 4.79412 )
[LOG] Overall execution time: 249.94 sec CPU time.
[LOG] Overall execution time: 251 sec real time.
Synthesis time: 250.83 sec (Real time) / 249.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.73 sec (Real time) / 0.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.20 sec (Real time) / 22.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2597 18 53 1 2504
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 459.531 sec CPU time.
[LOG] Relation determinization time: 462 sec real time.
[LOG] Final circuit size: 6718 new AND gates.
[LOG] Size before ABC: 15124 AND gates.
[LOG] Size after ABC: 6718 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 455.356/457 sec (0.17214/1 sec, 0.083922/0 sec, 0.016041/0 sec, 3.87951/4 sec, 7.92549/7 sec, 1.67035/2 sec, 0.783852/1 sec, 0.615515/1 sec, 0.746082/0 sec, 1.09291/1 sec, 0.895858/1 sec, 0.752528/1 sec, 0.488822/1 sec, 1.24967/1 sec, 0.862787/1 sec, 0.928012/1 sec, 11.0034/11 sec, 2.44/2 sec, 1.71784/2 sec, 2.71486/3 sec, 3.00136/3 sec, 30.0127/30 sec, 39.016/39 sec, 17.4863/17 sec, 17.1424/17 sec, 15.1133/16 sec, 15.9719/16 sec, 11.9054/12 sec, 16.9659/17 sec, 19.4243/19 sec, 15.1314/15 sec, 17.2737/17 sec, 14.8136/15 sec, 12.1078/12 sec, 11.9398/12 sec, 11.861/12 sec, 12.0767/12 sec, 8.8804/9 sec, 12.3067/13 sec, 15.0142/15 sec, 15.0878/15 sec, 14.0796/14 sec, 12.3218/12 sec, 10.7508/11 sec, 31.9556/32 sec, 13.6759/14 sec )
[LOG] Nr of iterations: 3314 (22, 20, 6, 31, 61, 10, 9, 11, 11, 27, 16, 18, 12, 24, 18, 16, 458, 45, 46, 37, 60, 819, 119, 12, 12, 5, 30, 49, 9, 8, 10, 10, 21, 12, 11, 9, 21, 14, 13, 107, 44, 45, 21, 41, 797, 117 )
[LOG] Total clause computation time: 63.0749/72 sec (0.025369/0.025369 sec, 0.020144/0.020144 sec, 0.005229/0.005229 sec, 1.15673/1.15673 sec, 1.45015/1.45015 sec, 0.153143/0.153143 sec, 0.011617/0.011617 sec, 0.013801/0.013801 sec, 0.145966/0.145966 sec, 0.133518/0.133518 sec, 0.105133/0.105133 sec, 0.129484/0.129484 sec, 0.09901/0.09901 sec, 0.170891/0.170891 sec, 0.196996/0.196996 sec, 0.260796/0.260796 sec, 1.82448/1.82448 sec, 0.216222/0.216222 sec, 0.19677/0.19677 sec, 0.17004/0.17004 sec, 0.259563/0.259563 sec, 3.24456/3.24456 sec, 6.37129/6.37129 sec, 5.80608/5.80608 sec, 6.30306/6.30306 sec, 1.59965/1.59965 sec, 3.81506/3.81506 sec, 4.9637/4.9637 sec, 1.11939/1.11939 sec, 1.34325/1.34325 sec, 1.41191/1.41191 sec, 1.22663/1.22663 sec, 1.20957/1.20957 sec, 0.897634/0.897634 sec, 0.635585/0.635585 sec, 0.788209/0.788209 sec, 0.718226/0.718226 sec, 0.778096/0.778096 sec, 1.24692/1.24692 sec, 2.46918/2.46918 sec, 1.0723/1.0723 sec, 0.768116/0.768116 sec, 0.718202/0.718202 sec, 0.638709/0.638709 sec, 4.13854/4.13854 sec, 3.04603/3.04603 sec )
[LOG] Total clause minimization time: 392.185/385 sec (0.146596/0.146596 sec, 0.063548/0.063548 sec, 0.010782/0.010782 sec, 2.72196/2.72196 sec, 6.4737/6.4737 sec, 1.5171/1.5171 sec, 0.772153/0.772153 sec, 0.601617/0.601617 sec, 0.600008/0.600008 sec, 0.959059/0.959059 sec, 0.790528/0.790528 sec, 0.622809/0.622809 sec, 0.389658/0.389658 sec, 1.07844/1.07844 sec, 0.665545/0.665545 sec, 0.666966/0.666966 sec, 9.17006/9.17006 sec, 2.2231/2.2231 sec, 1.5204/1.5204 sec, 2.54423/2.54423 sec, 2.74102/2.74102 sec, 26.7449/26.7449 sec, 32.6423/32.6423 sec, 11.6798/11.6798 sec, 10.839/10.839 sec, 13.5135/13.5135 sec, 12.1559/12.1559 sec, 6.94019/6.94019 sec, 15.8464/15.8464 sec, 18.0809/18.0809 sec, 13.7192/13.7192 sec, 16.0468/16.0468 sec, 13.6036/13.6036 sec, 11.2099/11.2099 sec, 11.304/11.304 sec, 11.0726/11.0726 sec, 11.358/11.358 sec, 8.10204/8.10204 sec, 11.0595/11.0595 sec, 12.54/12.54 sec, 14.0148/14.0148 sec, 13.3108/13.3108 sec, 11.6032/11.6032 sec, 10.1113/10.1113 sec, 27.7805/27.7805 sec, 10.6265/10.6265 sec )
[LOG] Total clause size reduction: 165012 --> 35756 (2037 --> 70, 1824 --> 53, 475 --> 9, 2820 --> 360, 5580 --> 802, 828 --> 14, 728 --> 13, 900 --> 16, 890 --> 18, 2288 --> 120, 1305 --> 52, 1462 --> 75, 935 --> 25, 1932 --> 93, 1411 --> 62, 1230 --> 49, 37017 --> 4214, 3520 --> 140, 3555 --> 162, 2808 --> 138, 4543 --> 195, 62168 --> 13289, 8850 --> 663, 29 --> 29, 24 --> 24, 9 --> 9, 360 --> 360, 596 --> 560, 14 --> 14, 13 --> 13, 16 --> 16, 18 --> 18, 73 --> 71, 28 --> 28, 27 --> 26, 16 --> 16, 75 --> 67, 38 --> 36, 33 --> 33, 600 --> 512, 140 --> 140, 162 --> 153, 58 --> 58, 102 --> 102, 12820 --> 12184, 655 --> 655 )
[LOG] Average clause size reduction: 49.7924 --> 10.7894 (92.5909 --> 3.18182, 91.2 --> 2.65, 79.1667 --> 1.5, 90.9677 --> 11.6129, 91.4754 --> 13.1475, 82.8 --> 1.4, 80.8889 --> 1.44444, 81.8182 --> 1.45455, 80.9091 --> 1.63636, 84.7407 --> 4.44444, 81.5625 --> 3.25, 81.2222 --> 4.16667, 77.9167 --> 2.08333, 80.5 --> 3.875, 78.3889 --> 3.44444, 76.875 --> 3.0625, 80.8231 --> 9.20087, 78.2222 --> 3.11111, 77.2826 --> 3.52174, 75.8919 --> 3.72973, 75.7167 --> 3.25, 75.9072 --> 16.2259, 74.3697 --> 5.57143, 2.41667 --> 2.41667, 2 --> 2, 1.8 --> 1.8, 12 --> 12, 12.1633 --> 11.4286, 1.55556 --> 1.55556, 1.625 --> 1.625, 1.6 --> 1.6, 1.8 --> 1.8, 3.47619 --> 3.38095, 2.33333 --> 2.33333, 2.45455 --> 2.36364, 1.77778 --> 1.77778, 3.57143 --> 3.19048, 2.71429 --> 2.57143, 2.53846 --> 2.53846, 5.60748 --> 4.78505, 3.18182 --> 3.18182, 3.6 --> 3.4, 2.7619 --> 2.7619, 2.4878 --> 2.4878, 16.0853 --> 15.2873, 5.59829 --> 5.59829 )
[LOG] Overall execution time: 459.551 sec CPU time.
[LOG] Overall execution time: 462 sec real time.
Synthesis time: 462.02 sec (Real time) / 457.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.17 sec (Real time) / 5.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 83.76 sec (Real time) / 83.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 7500 19 55 1 7403
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 241.337 sec CPU time.
[LOG] Relation determinization time: 243 sec real time.
[LOG] Final circuit size: 1602 new AND gates.
[LOG] Size before ABC: 3074 AND gates.
[LOG] Size after ABC: 1602 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 236.347/237 sec (0.208225/0 sec, 0.047981/1 sec, 0.024002/0 sec, 6.82645/6 sec, 4.77965/5 sec, 1.11015/1 sec, 0.70717/1 sec, 0.356493/0 sec, 0.386763/1 sec, 0.736262/0 sec, 0.622304/1 sec, 0.813807/1 sec, 0.626924/1 sec, 0.993207/1 sec, 0.619572/0 sec, 0.671308/1 sec, 7.93375/8 sec, 0.718866/1 sec, 1.42784/1 sec, 1.43238/1 sec, 1.83579/2 sec, 0.741533/1 sec, 11.6898/12 sec, 6.90663/7 sec, 17.1415/17 sec, 9.37641/9 sec, 11.7777/12 sec, 12.1744/12 sec, 9.06023/9 sec, 11.1275/11 sec, 15.1983/16 sec, 8.65182/8 sec, 10.2467/11 sec, 7.03479/7 sec, 6.90074/7 sec, 5.85367/5 sec, 5.2853/6 sec, 4.36817/4 sec, 5.3659/6 sec, 6.53556/6 sec, 5.95866/6 sec, 5.77016/6 sec, 4.48798/4 sec, 3.94785/4 sec, 5.82852/6 sec, 4.57118/5 sec, 4.3324/4 sec, 3.1346/3 sec )
[LOG] Nr of iterations: 1781 (20, 14, 7, 24, 35, 10, 12, 11, 12, 14, 9, 18, 10, 15, 11, 12, 323, 12, 48, 33, 53, 9, 237, 133, 13, 10, 6, 23, 32, 9, 11, 10, 11, 13, 8, 13, 9, 13, 9, 10, 61, 10, 47, 23, 34, 7, 185, 132 )
[LOG] Total clause computation time: 40.3749/49 sec (0.032015/0.032015 sec, 0.015504/0.015504 sec, 0.009205/0.009205 sec, 4.71285/4.71285 sec, 1.5704/1.5704 sec, 0.018487/0.018487 sec, 0.043328/0.043328 sec, 0.023879/0.023879 sec, 0.020344/0.020344 sec, 0.17851/0.17851 sec, 0.068257/0.068257 sec, 0.120332/0.120332 sec, 0.136891/0.136891 sec, 0.30634/0.30634 sec, 0.238046/0.238046 sec, 0.277723/0.277723 sec, 1.44699/1.44699 sec, 0.135307/0.135307 sec, 0.251283/0.251283 sec, 0.179429/0.179429 sec, 0.261422/0.261422 sec, 0.280243/0.280243 sec, 3.11887/3.11887 sec, 2.22376/2.22376 sec, 1.61119/1.61119 sec, 1.28862/1.28862 sec, 1.23665/1.23665 sec, 5.16753/5.16753 sec, 4.68014/4.68014 sec, 0.605226/0.605226 sec, 0.73808/0.73808 sec, 0.442888/0.442888 sec, 0.463712/0.463712 sec, 0.495388/0.495388 sec, 0.528868/0.528868 sec, 0.307818/0.307818 sec, 0.26852/0.26852 sec, 0.238683/0.238683 sec, 0.497336/0.497336 sec, 0.67952/0.67952 sec, 1.91848/1.91848 sec, 0.500732/0.500732 sec, 0.375929/0.375929 sec, 0.275491/0.275491 sec, 0.464289/0.464289 sec, 0.309801/0.309801 sec, 0.797674/0.797674 sec, 0.812979/0.812979 sec )
[LOG] Total clause minimization time: 195.924/188 sec (0.176064/0.176064 sec, 0.03242/0.03242 sec, 0.014762/0.014762 sec, 2.11278/2.11278 sec, 3.20823/3.20823 sec, 1.09157/1.09157 sec, 0.663727/0.663727 sec, 0.33253/0.33253 sec, 0.366305/0.366305 sec, 0.557592/0.557592 sec, 0.553943/0.553943 sec, 0.69297/0.69297 sec, 0.489903/0.489903 sec, 0.686633/0.686633 sec, 0.381346/0.381346 sec, 0.393394/0.393394 sec, 6.48035/6.48035 sec, 0.583377/0.583377 sec, 1.17584/1.17584 sec, 1.25249/1.25249 sec, 1.57365/1.57365 sec, 0.46113/0.46113 sec, 8.55175/8.55175 sec, 4.6807/4.6807 sec, 15.5301/15.5301 sec, 8.08763/8.08763 sec, 10.5409/10.5409 sec, 7.00608/7.00608 sec, 4.37921/4.37921 sec, 10.5222/10.5222 sec, 14.46/14.46 sec, 8.20874/8.20874 sec, 9.78279/9.78279 sec, 6.53918/6.53918 sec, 6.37173/6.37173 sec, 5.54561/5.54561 sec, 5.01663/5.01663 sec, 4.12925/4.12925 sec, 4.86841/4.86841 sec, 5.85585/5.85585 sec, 4.03817/4.03817 sec, 5.26924/5.26924 sec, 4.11135/4.11135 sec, 3.67199/3.67199 sec, 5.36356/5.36356 sec, 4.26124/4.26124 sec, 3.53125/3.53125 sec, 2.31925/2.31925 sec )
[LOG] Total clause size reduction: 93609 --> 10121 (1938 --> 54, 1313 --> 23, 600 --> 11, 2277 --> 313, 3332 --> 469, 873 --> 12, 1056 --> 18, 950 --> 15, 1034 --> 19, 1209 --> 26, 736 --> 17, 1547 --> 73, 810 --> 16, 1246 --> 53, 880 --> 29, 957 --> 38, 27692 --> 3240, 935 --> 26, 3948 --> 170, 2656 --> 99, 4264 --> 176, 648 --> 19, 18880 --> 1384, 10428 --> 747, 23 --> 23, 10 --> 10, 11 --> 11, 313 --> 313, 429 --> 363, 12 --> 12, 18 --> 18, 15 --> 15, 19 --> 19, 26 --> 26, 17 --> 17, 37 --> 36, 16 --> 16, 45 --> 45, 22 --> 22, 28 --> 28, 297 --> 232, 22 --> 22, 170 --> 170, 60 --> 60, 87 --> 87, 15 --> 15, 961 --> 767, 747 --> 747 )
[LOG] Average clause size reduction: 52.5598 --> 5.68276 (96.9 --> 2.7, 93.7857 --> 1.64286, 85.7143 --> 1.57143, 94.875 --> 13.0417, 95.2 --> 13.4, 87.3 --> 1.2, 88 --> 1.5, 86.3636 --> 1.36364, 86.1667 --> 1.58333, 86.3571 --> 1.85714, 81.7778 --> 1.88889, 85.9444 --> 4.05556, 81 --> 1.6, 83.0667 --> 3.53333, 80 --> 2.63636, 79.75 --> 3.16667, 85.7337 --> 10.031, 77.9167 --> 2.16667, 82.25 --> 3.54167, 80.4848 --> 3, 80.4528 --> 3.32075, 72 --> 2.11111, 79.6624 --> 5.83966, 78.406 --> 5.61654, 1.76923 --> 1.76923, 1 --> 1, 1.83333 --> 1.83333, 13.6087 --> 13.6087, 13.4062 --> 11.3438, 1.33333 --> 1.33333, 1.63636 --> 1.63636, 1.5 --> 1.5, 1.72727 --> 1.72727, 2 --> 2, 2.125 --> 2.125, 2.84615 --> 2.76923, 1.77778 --> 1.77778, 3.46154 --> 3.46154, 2.44444 --> 2.44444, 2.8 --> 2.8, 4.86885 --> 3.80328, 2.2 --> 2.2, 3.61702 --> 3.61702, 2.6087 --> 2.6087, 2.55882 --> 2.55882, 2.14286 --> 2.14286, 5.19459 --> 4.14595, 5.65909 --> 5.65909 )
[LOG] Overall execution time: 241.36 sec CPU time.
[LOG] Overall execution time: 243 sec real time.
Synthesis time: 242.25 sec (Real time) / 240.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.64 sec (Real time) / 0.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 25.44 sec (Real time) / 25.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2437 20 58 1 2335
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.083592 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 61 new AND gates.
[LOG] Size before ABC: 83 AND gates.
[LOG] Size after ABC: 60 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.070882/0 sec (0.005692/0 sec, 0.009533/0 sec, 0.004368/0 sec, 0.004072/0 sec, 0.00877/0 sec, 0.001932/0 sec, 0.007679/0 sec, 0.007343/0 sec, 0.006216/0 sec, 0.001424/0 sec, 0.008551/0 sec, 0.005302/0 sec )
[LOG] Nr of iterations: 95 (8, 18, 6, 2, 14, 6, 7, 10, 5, 1, 13, 5 )
[LOG] Total clause computation time: 0.020525/0 sec (0.002879/0.002879 sec, 0.002929/0.002929 sec, 0.00164/0.00164 sec, 0.000603/0.000603 sec, 0.002087/0.002087 sec, 0.000607/0.000607 sec, 0.001971/0.001971 sec, 0.002565/0.002565 sec, 0.002345/0.002345 sec, 1e-06/1e-06 sec, 0.001904/0.001904 sec, 0.000994/0.000994 sec )
[LOG] Total clause minimization time: 0.049893/0 sec (0.002771/0.002771 sec, 0.006504/0.006504 sec, 0.002699/0.002699 sec, 0.003461/0.003461 sec, 0.006595/0.006595 sec, 0.001299/0.001299 sec, 0.005676/0.005676 sec, 0.004742/0.004742 sec, 0.003849/0.003849 sec, 0.00142/0.00142 sec, 0.006589/0.006589 sec, 0.004288/0.004288 sec )
[LOG] Total clause size reduction: 1607 --> 189 (238 --> 13, 561 --> 41, 160 --> 9, 31 --> 0, 390 --> 35, 145 --> 9, 13 --> 13, 16 --> 16, 9 --> 9, 0 --> 0, 35 --> 35, 9 --> 9 )
[LOG] Average clause size reduction: 16.9158 --> 1.98947 (29.75 --> 1.625, 31.1667 --> 2.27778, 26.6667 --> 1.5, 15.5 --> 0, 27.8571 --> 2.5, 24.1667 --> 1.5, 1.85714 --> 1.85714, 1.6 --> 1.6, 1.8 --> 1.8, 0 --> 0, 2.69231 --> 2.69231, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.08532 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 235 5 23 1 202
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.221721 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 98 new AND gates.
[LOG] Size before ABC: 161 AND gates.
[LOG] Size after ABC: 98 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.198126/0 sec (0.016505/0 sec, 0.009684/0 sec, 0.010358/0 sec, 0.004906/0 sec, 0.003388/0 sec, 0.032049/0 sec, 0.002209/0 sec, 0.024883/0 sec, 0.014385/0 sec, 0.014152/0 sec, 0.013239/0 sec, 0.010446/0 sec, 0.031846/0 sec, 0.010076/0 sec )
[LOG] Nr of iterations: 150 (11, 11, 8, 5, 6, 35, 6, 6, 9, 5, 4, 5, 34, 5 )
[LOG] Total clause computation time: 0.055652/0 sec (0.007294/0.007294 sec, 0.004246/0.004246 sec, 0.001765/0.001765 sec, 0.000657/0.000657 sec, 0.001646/0.001646 sec, 0.008096/0.008096 sec, 0.000735/0.000735 sec, 0.008054/0.008054 sec, 0.004995/0.004995 sec, 0.003392/0.003392 sec, 0.003477/0.003477 sec, 0.001184/0.001184 sec, 0.007516/0.007516 sec, 0.002595/0.002595 sec )
[LOG] Total clause minimization time: 0.141592/0 sec (0.009131/0.009131 sec, 0.005379/0.005379 sec, 0.00855/0.00855 sec, 0.00423/0.00423 sec, 0.001716/0.001716 sec, 0.023613/0.023613 sec, 0.001441/0.001441 sec, 0.016797/0.016797 sec, 0.009351/0.009351 sec, 0.010742/0.010742 sec, 0.009745/0.009745 sec, 0.009246/0.009246 sec, 0.024188/0.024188 sec, 0.007463/0.007463 sec )
[LOG] Total clause size reduction: 2831 --> 355 (390 --> 35, 380 --> 23, 259 --> 13, 144 --> 6, 175 --> 7, 1156 --> 101, 165 --> 9, 14 --> 13, 17 --> 17, 8 --> 8, 6 --> 6, 7 --> 7, 101 --> 101, 9 --> 9 )
[LOG] Average clause size reduction: 18.8733 --> 2.36667 (35.4545 --> 3.18182, 34.5455 --> 2.09091, 32.375 --> 1.625, 28.8 --> 1.2, 29.1667 --> 1.16667, 33.0286 --> 2.88571, 27.5 --> 1.5, 2.33333 --> 2.16667, 1.88889 --> 1.88889, 1.6 --> 1.6, 1.5 --> 1.5, 1.4 --> 1.4, 2.97059 --> 2.97059, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.223734 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 311 6 26 1 272
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 0.677522 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 116 new AND gates.
[LOG] Size before ABC: 178 AND gates.
[LOG] Size after ABC: 115 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.626897/1 sec (0.032764/0 sec, 0.034399/0 sec, 0.022237/0 sec, 0.012453/0 sec, 0.016127/0 sec, 0.025481/0 sec, 0.064845/0 sec, 0.05523/0 sec, 0.002361/0 sec, 0.062012/0 sec, 0.027963/0 sec, 0.043339/0 sec, 0.048478/0 sec, 0.041459/1 sec, 0.03362/0 sec, 0.03/0 sec, 0.052368/0 sec, 0.021761/0 sec )
[LOG] Nr of iterations: 177 (12, 15, 9, 6, 7, 15, 6, 28, 5, 6, 10, 7, 5, 6, 8, 4, 24, 4 )
[LOG] Total clause computation time: 0.176/0 sec (0.014118/0.014118 sec, 0.014239/0.014239 sec, 0.002249/0.002249 sec, 0.001242/0.001242 sec, 0.002016/0.002016 sec, 0.008131/0.008131 sec, 0.025354/0.025354 sec, 0.018405/0.018405 sec, 0.000823/0.000823 sec, 0.018389/0.018389 sec, 0.011077/0.011077 sec, 0.006576/0.006576 sec, 0.005922/0.005922 sec, 0.006391/0.006391 sec, 0.00816/0.00816 sec, 0.010192/0.010192 sec, 0.018386/0.018386 sec, 0.00433/0.00433 sec )
[LOG] Total clause minimization time: 0.449889/1 sec (0.018545/0.018545 sec, 0.020062/0.020062 sec, 0.019939/0.019939 sec, 0.011179/0.011179 sec, 0.014075/0.014075 sec, 0.017225/0.017225 sec, 0.039456/0.039456 sec, 0.036646/0.036646 sec, 0.001515/0.001515 sec, 0.04359/0.04359 sec, 0.016844/0.016844 sec, 0.036737/0.036737 sec, 0.042533/0.042533 sec, 0.035043/0.035043 sec, 0.025423/0.025423 sec, 0.019792/0.019792 sec, 0.033871/0.033871 sec, 0.017414/0.017414 sec )
[LOG] Total clause size reduction: 4115 --> 497 (506 --> 49, 630 --> 48, 352 --> 21, 215 --> 10, 252 --> 10, 574 --> 75, 200 --> 13, 1053 --> 86, 152 --> 7, 16 --> 14, 23 --> 23, 11 --> 11, 10 --> 10, 10 --> 10, 22 --> 21, 10 --> 10, 72 --> 72, 7 --> 7 )
[LOG] Average clause size reduction: 23.2486 --> 2.80791 (42.1667 --> 4.08333, 42 --> 3.2, 39.1111 --> 2.33333, 35.8333 --> 1.66667, 36 --> 1.42857, 38.2667 --> 5, 33.3333 --> 2.16667, 37.6071 --> 3.07143, 30.4 --> 1.4, 2.66667 --> 2.33333, 2.3 --> 2.3, 1.57143 --> 1.57143, 2 --> 2, 1.66667 --> 1.66667, 2.75 --> 2.625, 2.5 --> 2.5, 3 --> 3, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.679991 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.82 sec (Real time) / 0.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.36 sec (Real time) / 0.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 369 7 30 1 324
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 0.998594 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 220 new AND gates.
[LOG] Size before ABC: 364 AND gates.
[LOG] Size after ABC: 220 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.934435/1 sec (0.009831/0 sec, 0.008414/0 sec, 0.048415/0 sec, 0.017743/0 sec, 0.014783/0 sec, 0.013248/0 sec, 0.032113/0 sec, 0.045332/1 sec, 0.138271/0 sec, 0.064471/0 sec, 0.075066/0 sec, 0.060828/0 sec, 0.07028/0 sec, 0.050701/0 sec, 0.038253/0 sec, 0.047992/0 sec, 0.045545/0 sec, 0.030565/0 sec, 0.067067/0 sec, 0.055517/0 sec )
[LOG] Nr of iterations: 340 (9, 11, 27, 7, 6, 10, 8, 17, 68, 33, 7, 7, 26, 6, 5, 8, 7, 7, 41, 30 )
[LOG] Total clause computation time: 0.195537/0 sec (0.00176/0.00176 sec, 0.001863/0.001863 sec, 0.01057/0.01057 sec, 0.001522/0.001522 sec, 0.001894/0.001894 sec, 0.002073/0.002073 sec, 0.01728/0.01728 sec, 0.01158/0.01158 sec, 0.026165/0.026165 sec, 0.020547/0.020547 sec, 0.010248/0.010248 sec, 0.015042/0.015042 sec, 0.010282/0.010282 sec, 0.00636/0.00636 sec, 0.006554/0.006554 sec, 0.00594/0.00594 sec, 0.011511/0.011511 sec, 0.01242/0.01242 sec, 0.012322/0.012322 sec, 0.009604/0.009604 sec )
[LOG] Total clause minimization time: 0.736824/1 sec (0.008021/0.008021 sec, 0.006486/0.006486 sec, 0.037681/0.037681 sec, 0.016188/0.016188 sec, 0.012856/0.012856 sec, 0.011126/0.011126 sec, 0.014791/0.014791 sec, 0.03361/0.03361 sec, 0.111441/0.111441 sec, 0.043727/0.043727 sec, 0.064782/0.064782 sec, 0.045753/0.045753 sec, 0.059892/0.059892 sec, 0.044317/0.044317 sec, 0.03168/0.03168 sec, 0.042016/0.042016 sec, 0.034008/0.034008 sec, 0.018115/0.018115 sec, 0.054545/0.054545 sec, 0.045789/0.045789 sec )
[LOG] Total clause size reduction: 8737 --> 1063 (408 --> 17, 500 --> 29, 1274 --> 71, 288 --> 10, 235 --> 8, 414 --> 19, 315 --> 16, 704 --> 86, 2881 --> 355, 1344 --> 88, 12 --> 12, 18 --> 18, 71 --> 70, 10 --> 10, 8 --> 8, 15 --> 15, 16 --> 16, 17 --> 17, 127 --> 118, 80 --> 80 )
[LOG] Average clause size reduction: 25.6971 --> 3.12647 (45.3333 --> 1.88889, 45.4545 --> 2.63636, 47.1852 --> 2.62963, 41.1429 --> 1.42857, 39.1667 --> 1.33333, 41.4 --> 1.9, 39.375 --> 2, 41.4118 --> 5.05882, 42.3676 --> 5.22059, 40.7273 --> 2.66667, 1.71429 --> 1.71429, 2.57143 --> 2.57143, 2.73077 --> 2.69231, 1.66667 --> 1.66667, 1.6 --> 1.6, 1.875 --> 1.875, 2.28571 --> 2.28571, 2.42857 --> 2.42857, 3.09756 --> 2.87805, 2.66667 --> 2.66667 )
[LOG] Overall execution time: 1.00144 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.16 sec (Real time) / 1.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.62 sec (Real time) / 0.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 516 8 33 1 465
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 4.58919 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1133 new AND gates.
[LOG] Size before ABC: 2360 AND gates.
[LOG] Size after ABC: 1132 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.48181/5 sec (0.010668/0 sec, 0.015431/0 sec, 0.084538/0 sec, 0.017854/0 sec, 0.015901/0 sec, 0.020557/0 sec, 0.017677/0 sec, 0.064708/1 sec, 0.066551/0 sec, 1.25914/1 sec, 0.42519/0 sec, 0.215823/1 sec, 0.193081/0 sec, 0.15836/0 sec, 0.152913/0 sec, 0.072286/0 sec, 0.087716/0 sec, 0.086924/0 sec, 0.08536/0 sec, 0.136233/1 sec, 0.109676/0 sec, 0.902795/1 sec, 0.13734/0 sec, 0.145094/0 sec )
[LOG] Nr of iterations: 994 (8, 14, 42, 11, 9, 10, 10, 8, 14, 335, 38, 26, 7, 9, 36, 8, 7, 8, 7, 7, 10, 308, 37, 25 )
[LOG] Total clause computation time: 0.785784/3 sec (0.002176/0.002176 sec, 0.003742/0.003742 sec, 0.013717/0.013717 sec, 0.002736/0.002736 sec, 0.002478/0.002478 sec, 0.003143/0.003143 sec, 0.002823/0.002823 sec, 0.03614/0.03614 sec, 0.027047/0.027047 sec, 0.159257/0.159257 sec, 0.050598/0.050598 sec, 0.040517/0.040517 sec, 0.036745/0.036745 sec, 0.056104/0.056104 sec, 0.021079/0.021079 sec, 0.008817/0.008817 sec, 0.017686/0.017686 sec, 0.00963/0.00963 sec, 0.021041/0.021041 sec, 0.042173/0.042173 sec, 0.037682/0.037682 sec, 0.126959/0.126959 sec, 0.033465/0.033465 sec, 0.030029/0.030029 sec )
[LOG] Total clause minimization time: 3.68704/2 sec (0.008452/0.008452 sec, 0.011597/0.011597 sec, 0.070536/0.070536 sec, 0.01506/0.01506 sec, 0.013338/0.013338 sec, 0.017352/0.017352 sec, 0.0148/0.0148 sec, 0.028525/0.028525 sec, 0.039403/0.039403 sec, 1.09535/1.09535 sec, 0.374324/0.374324 sec, 0.175107/0.175107 sec, 0.156293/0.156293 sec, 0.102209/0.102209 sec, 0.131665/0.131665 sec, 0.063436/0.063436 sec, 0.070001/0.070001 sec, 0.077258/0.077258 sec, 0.064287/0.064287 sec, 0.094028/0.094028 sec, 0.071951/0.071951 sec, 0.773429/0.773429 sec, 0.103704/0.103704 sec, 0.114937/0.114937 sec )
[LOG] Total clause size reduction: 29023 --> 6131 (406 --> 12, 741 --> 44, 2296 --> 127, 550 --> 20, 432 --> 16, 477 --> 19, 468 --> 18, 357 --> 18, 650 --> 51, 16366 --> 3260, 1776 --> 101, 1175 --> 85, 12 --> 12, 25 --> 25, 102 --> 99, 14 --> 13, 13 --> 13, 16 --> 16, 13 --> 13, 18 --> 18, 26 --> 26, 2904 --> 1939, 101 --> 101, 85 --> 85 )
[LOG] Average clause size reduction: 29.1982 --> 6.16801 (50.75 --> 1.5, 52.9286 --> 3.14286, 54.6667 --> 3.02381, 50 --> 1.81818, 48 --> 1.77778, 47.7 --> 1.9, 46.8 --> 1.8, 44.625 --> 2.25, 46.4286 --> 3.64286, 48.8537 --> 9.73134, 46.7368 --> 2.65789, 45.1923 --> 3.26923, 1.71429 --> 1.71429, 2.77778 --> 2.77778, 2.83333 --> 2.75, 1.75 --> 1.625, 1.85714 --> 1.85714, 2 --> 2, 1.85714 --> 1.85714, 2.57143 --> 2.57143, 2.6 --> 2.6, 9.42857 --> 6.29545, 2.72973 --> 2.72973, 3.4 --> 3.4 )
[LOG] Overall execution time: 4.59271 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.88 sec (Real time) / 4.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.39 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.04 sec (Real time) / 4.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1472 9 37 1 1415
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 16.3762 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 2349 new AND gates.
[LOG] Size before ABC: 5126 AND gates.
[LOG] Size after ABC: 2349 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 16.1731/16 sec (0.012795/0 sec, 0.014175/0 sec, 0.135518/0 sec, 0.030909/0 sec, 0.04153/0 sec, 0.042626/0 sec, 0.036047/0 sec, 0.032287/0 sec, 0.137437/0 sec, 0.094244/0 sec, 1.8354/2 sec, 4.59186/5 sec, 0.682698/0 sec, 0.719745/1 sec, 0.542312/1 sec, 0.540006/0 sec, 0.372569/1 sec, 0.34726/0 sec, 0.27144/0 sec, 0.257431/1 sec, 0.274264/0 sec, 0.404294/0 sec, 0.29544/1 sec, 0.532125/0 sec, 3.588/4 sec, 0.340723/0 sec )
[LOG] Nr of iterations: 2084 (9, 11, 44, 9, 7, 8, 9, 12, 12, 12, 307, 717, 34, 8, 8, 34, 7, 5, 7, 8, 9, 9, 9, 74, 698, 17 )
[LOG] Total clause computation time: 2.56272/4 sec (0.00222/0.00222 sec, 0.00321/0.00321 sec, 0.017334/0.017334 sec, 0.002807/0.002807 sec, 0.002187/0.002187 sec, 0.002897/0.002897 sec, 0.004382/0.004382 sec, 0.003878/0.003878 sec, 0.063293/0.063293 sec, 0.03899/0.03899 sec, 0.224626/0.224626 sec, 0.484804/0.484804 sec, 0.192793/0.192793 sec, 0.090841/0.090841 sec, 0.264043/0.264043 sec, 0.05326/0.05326 sec, 0.032765/0.032765 sec, 0.023845/0.023845 sec, 0.031456/0.031456 sec, 0.054378/0.054378 sec, 0.028278/0.028278 sec, 0.13543/0.13543 sec, 0.105961/0.105961 sec, 0.095442/0.095442 sec, 0.486995/0.486995 sec, 0.116601/0.116601 sec )
[LOG] Total clause minimization time: 13.5849/12 sec (0.010527/0.010527 sec, 0.010891/0.010891 sec, 0.117856/0.117856 sec, 0.028055/0.028055 sec, 0.039306/0.039306 sec, 0.039689/0.039689 sec, 0.031616/0.031616 sec, 0.028341/0.028341 sec, 0.074044/0.074044 sec, 0.05516/0.05516 sec, 1.60663/1.60663 sec, 4.09658/4.09658 sec, 0.489458/0.489458 sec, 0.628796/0.628796 sec, 0.278165/0.278165 sec, 0.486521/0.486521 sec, 0.339735/0.339735 sec, 0.323363/0.323363 sec, 0.239913/0.239913 sec, 0.202983/0.202983 sec, 0.245912/0.245912 sec, 0.268755/0.268755 sec, 0.189382/0.189382 sec, 0.435986/0.435986 sec, 3.09327/3.09327 sec, 0.223962/0.223962 sec )
[LOG] Total clause size reduction: 70569 --> 16411 (504 --> 14, 620 --> 35, 2623 --> 138, 480 --> 16, 354 --> 13, 406 --> 12, 456 --> 15, 616 --> 27, 605 --> 54, 594 --> 43, 16218 --> 2928, 37232 --> 7840, 1683 --> 150, 14 --> 14, 24 --> 24, 95 --> 93, 12 --> 12, 9 --> 8, 12 --> 12, 15 --> 15, 16 --> 16, 33 --> 33, 25 --> 25, 324 --> 269, 7552 --> 4558, 47 --> 47 )
[LOG] Average clause size reduction: 33.8623 --> 7.87476 (56 --> 1.55556, 56.3636 --> 3.18182, 59.6136 --> 3.13636, 53.3333 --> 1.77778, 50.5714 --> 1.85714, 50.75 --> 1.5, 50.6667 --> 1.66667, 51.3333 --> 2.25, 50.4167 --> 4.5, 49.5 --> 3.58333, 52.8274 --> 9.53746, 51.9275 --> 10.9344, 49.5 --> 4.41176, 1.75 --> 1.75, 3 --> 3, 2.79412 --> 2.73529, 1.71429 --> 1.71429, 1.8 --> 1.6, 1.71429 --> 1.71429, 1.875 --> 1.875, 1.77778 --> 1.77778, 3.66667 --> 3.66667, 2.77778 --> 2.77778, 4.37838 --> 3.63514, 10.8195 --> 6.53009, 2.76471 --> 2.76471 )
[LOG] Overall execution time: 16.3807 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 16.85 sec (Real time) / 16.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.13 sec (Real time) / 1.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.42 sec (Real time) / 5.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 2734 10 40 1 2671
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 44.3762 sec CPU time.
[LOG] Relation determinization time: 46 sec real time.
[LOG] Final circuit size: 6447 new AND gates.
[LOG] Size before ABC: 15019 AND gates.
[LOG] Size after ABC: 6447 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 44.1598/44 sec (0.013846/0 sec, 0.025816/0 sec, 0.129602/0 sec, 0.037059/0 sec, 0.024719/0 sec, 0.025472/1 sec, 0.027256/0 sec, 0.02588/0 sec, 0.143689/0 sec, 0.042347/0 sec, 0.144/0 sec, 4.74082/5 sec, 7.91782/8 sec, 1.57444/1 sec, 1.2182/1 sec, 0.799277/1 sec, 0.849788/1 sec, 0.567321/1 sec, 0.480114/0 sec, 0.492554/1 sec, 0.570541/0 sec, 0.487145/1 sec, 0.638108/0 sec, 0.610232/1 sec, 0.593256/0 sec, 7.98624/8 sec, 13.0234/14 sec, 0.970917/0 sec )
[LOG] Nr of iterations: 3536 (6, 19, 47, 7, 8, 8, 8, 8, 15, 8, 21, 973, 664, 39, 5, 11, 37, 6, 7, 7, 6, 5, 8, 6, 11, 923, 649, 24 )
[LOG] Total clause computation time: 6.74251/6 sec (0.002156/0.002156 sec, 0.004868/0.004868 sec, 0.017462/0.017462 sec, 0.002533/0.002533 sec, 0.002489/0.002489 sec, 0.00368/0.00368 sec, 0.002513/0.002513 sec, 0.002926/0.002926 sec, 0.069299/0.069299 sec, 0.002447/0.002447 sec, 0.041224/0.041224 sec, 0.415327/0.415327 sec, 1.16136/1.16136 sec, 0.799237/0.799237 sec, 0.209821/0.209821 sec, 0.362574/0.362574 sec, 0.071302/0.071302 sec, 0.033932/0.033932 sec, 0.040675/0.040675 sec, 0.047759/0.047759 sec, 0.113291/0.113291 sec, 0.071942/0.071942 sec, 0.180841/0.180841 sec, 0.135387/0.135387 sec, 0.191023/0.191023 sec, 0.849498/0.849498 sec, 1.41948/1.41948 sec, 0.487461/0.487461 sec )
[LOG] Total clause minimization time: 37.3605/38 sec (0.011662/0.011662 sec, 0.020797/0.020797 sec, 0.11182/0.11182 sec, 0.034488/0.034488 sec, 0.02219/0.02219 sec, 0.021749/0.021749 sec, 0.024697/0.024697 sec, 0.022901/0.022901 sec, 0.074234/0.074234 sec, 0.039853/0.039853 sec, 0.102559/0.102559 sec, 4.30737/4.30737 sec, 6.74518/6.74518 sec, 0.774271/0.774271 sec, 1.00829/1.00829 sec, 0.436541/0.436541 sec, 0.778167/0.778167 sec, 0.533312/0.533312 sec, 0.439349/0.439349 sec, 0.444703/0.444703 sec, 0.457165/0.457165 sec, 0.415134/0.415134 sec, 0.457136/0.457136 sec, 0.474764/0.474764 sec, 0.402076/0.402076 sec, 7.12289/7.12289 sec, 11.5941/11.5941 sec, 0.483099/0.483099 sec )
[LOG] Total clause size reduction: 122897 --> 35604 (340 --> 8, 1206 --> 74, 3036 --> 150, 390 --> 11, 448 --> 13, 441 --> 13, 434 --> 22, 427 --> 16, 840 --> 94, 413 --> 14, 1160 --> 140, 55404 --> 12300, 37128 --> 7533, 2090 --> 197, 8 --> 8, 32 --> 32, 104 --> 102, 11 --> 11, 13 --> 13, 13 --> 13, 10 --> 10, 9 --> 9, 28 --> 28, 10 --> 10, 39 --> 39, 11466 --> 8424, 7306 --> 6229, 91 --> 91 )
[LOG] Average clause size reduction: 34.7559 --> 10.069 (56.6667 --> 1.33333, 63.4737 --> 3.89474, 64.5957 --> 3.19149, 55.7143 --> 1.57143, 56 --> 1.625, 55.125 --> 1.625, 54.25 --> 2.75, 53.375 --> 2, 56 --> 6.26667, 51.625 --> 1.75, 55.2381 --> 6.66667, 56.9414 --> 12.6413, 55.9157 --> 11.3449, 53.5897 --> 5.05128, 1.6 --> 1.6, 2.90909 --> 2.90909, 2.81081 --> 2.75676, 1.83333 --> 1.83333, 1.85714 --> 1.85714, 1.85714 --> 1.85714, 1.66667 --> 1.66667, 1.8 --> 1.8, 3.5 --> 3.5, 1.66667 --> 1.66667, 3.54545 --> 3.54545, 12.4225 --> 9.12676, 11.2573 --> 9.59784, 3.79167 --> 3.79167 )
[LOG] Overall execution time: 44.3811 sec CPU time.
[LOG] Overall execution time: 46 sec real time.
Synthesis time: 45.64 sec (Real time) / 45.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.24 sec (Real time) / 5.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.76 sec (Real time) / 18.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 6873 11 43 1 6805
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 10.4696 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 683 new AND gates.
[LOG] Size before ABC: 1192 AND gates.
[LOG] Size after ABC: 683 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 10.1887/10 sec (0.01509/0 sec, 0.024379/0 sec, 0.197516/0 sec, 0.03654/0 sec, 0.028151/0 sec, 0.033087/0 sec, 0.029712/0 sec, 0.032702/0 sec, 0.134508/1 sec, 0.070636/0 sec, 0.179789/0 sec, 0.064552/0 sec, 2.86437/3 sec, 1.28941/1 sec, 0.77516/1 sec, 0.644679/1 sec, 0.322142/0 sec, 0.415801/0 sec, 0.138496/0 sec, 0.208038/1 sec, 0.188072/0 sec, 0.210903/0 sec, 0.130598/0 sec, 0.280319/0 sec, 0.305378/1 sec, 0.239221/0 sec, 0.162608/0 sec, 0.408757/1 sec, 0.418929/0 sec, 0.339149/0 sec )
[LOG] Nr of iterations: 1290 (7, 14, 77, 6, 7, 6, 8, 7, 13, 6, 18, 7, 497, 139, 96, 6, 8, 61, 5, 5, 5, 6, 6, 7, 5, 10, 6, 89, 99, 64 )
[LOG] Total clause computation time: 1.7619/4 sec (0.002422/0.002422 sec, 0.004421/0.004421 sec, 0.036223/0.036223 sec, 0.002349/0.002349 sec, 0.002578/0.002578 sec, 0.002475/0.002475 sec, 0.003365/0.003365 sec, 0.00276/0.00276 sec, 0.059104/0.059104 sec, 0.004194/0.004194 sec, 0.045305/0.045305 sec, 0.003021/0.003021 sec, 0.287103/0.287103 sec, 0.400467/0.400467 sec, 0.18762/0.18762 sec, 0.069244/0.069244 sec, 0.094668/0.094668 sec, 0.056149/0.056149 sec, 0.011535/0.011535 sec, 0.016306/0.016306 sec, 0.012254/0.012254 sec, 0.01869/0.01869 sec, 0.00933/0.00933 sec, 0.087534/0.087534 sec, 0.02392/0.02392 sec, 0.076573/0.076573 sec, 0.013782/0.013782 sec, 0.075367/0.075367 sec, 0.091584/0.091584 sec, 0.061554/0.061554 sec )
[LOG] Total clause minimization time: 8.41176/6 sec (0.012629/0.012629 sec, 0.019822/0.019822 sec, 0.160684/0.160684 sec, 0.034165/0.034165 sec, 0.025543/0.025543 sec, 0.030581/0.030581 sec, 0.026311/0.026311 sec, 0.029907/0.029907 sec, 0.075252/0.075252 sec, 0.066412/0.066412 sec, 0.134282/0.134282 sec, 0.061484/0.061484 sec, 2.5691/2.5691 sec, 0.887405/0.887405 sec, 0.586583/0.586583 sec, 0.575348/0.575348 sec, 0.227394/0.227394 sec, 0.359289/0.359289 sec, 0.126918/0.126918 sec, 0.191686/0.191686 sec, 0.17578/0.17578 sec, 0.192152/0.192152 sec, 0.121229/0.121229 sec, 0.192706/0.192706 sec, 0.281404/0.281404 sec, 0.162568/0.162568 sec, 0.148784/0.148784 sec, 0.332439/0.332439 sec, 0.326685/0.326685 sec, 0.277222/0.277222 sec )
[LOG] Total clause size reduction: 56787 --> 8727 (438 --> 10, 936 --> 54, 5396 --> 275, 350 --> 7, 414 --> 10, 340 --> 8, 469 --> 12, 396 --> 10, 780 --> 92, 320 --> 7, 1071 --> 112, 372 --> 11, 30256 --> 5792, 8280 --> 685, 5605 --> 450, 10 --> 10, 23 --> 23, 200 --> 195, 7 --> 7, 6 --> 6, 8 --> 8, 8 --> 8, 10 --> 10, 25 --> 25, 7 --> 7, 35 --> 35, 11 --> 11, 394 --> 320, 410 --> 317, 210 --> 210 )
[LOG] Average clause size reduction: 44.0209 --> 6.76512 (62.5714 --> 1.42857, 66.8571 --> 3.85714, 70.0779 --> 3.57143, 58.3333 --> 1.16667, 59.1429 --> 1.42857, 56.6667 --> 1.33333, 58.625 --> 1.5, 56.5714 --> 1.42857, 60 --> 7.07692, 53.3333 --> 1.16667, 59.5 --> 6.22222, 53.1429 --> 1.57143, 60.8773 --> 11.6539, 59.5683 --> 4.92806, 58.3854 --> 4.6875, 1.66667 --> 1.66667, 2.875 --> 2.875, 3.27869 --> 3.19672, 1.4 --> 1.4, 1.2 --> 1.2, 1.6 --> 1.6, 1.33333 --> 1.33333, 1.66667 --> 1.66667, 3.57143 --> 3.57143, 1.4 --> 1.4, 3.5 --> 3.5, 1.83333 --> 1.83333, 4.42697 --> 3.59551, 4.14141 --> 3.20202, 3.28125 --> 3.28125 )
[LOG] Overall execution time: 10.4752 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.71 sec (Real time) / 10.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.10 sec (Real time) / 3.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1151 12 46 1 1078
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 34.6085 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 2875 new AND gates.
[LOG] Size before ABC: 5934 AND gates.
[LOG] Size after ABC: 2875 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 34.1674/35 sec (0.017494/0 sec, 0.028511/0 sec, 0.263383/1 sec, 0.040964/0 sec, 0.030833/0 sec, 0.054618/0 sec, 0.048351/0 sec, 0.033379/0 sec, 0.321993/0 sec, 0.066086/0 sec, 0.145375/0 sec, 0.060177/0 sec, 0.061228/0 sec, 10.6107/11 sec, 3.81828/4 sec, 3.59943/4 sec, 1.77789/1 sec, 0.941226/1 sec, 0.754012/1 sec, 0.570298/1 sec, 0.285879/0 sec, 0.459046/0 sec, 0.327137/1 sec, 0.294378/0 sec, 0.271764/0 sec, 0.401388/1 sec, 0.460964/0 sec, 0.327583/0 sec, 0.335123/1 sec, 0.209692/0 sec, 5.65823/6 sec, 0.948786/1 sec, 0.508503/0 sec, 0.434688/1 sec )
[LOG] Nr of iterations: 2775 (6, 15, 88, 8, 7, 13, 9, 7, 19, 7, 9, 9, 10, 1331, 172, 66, 36, 5, 13, 43, 7, 6, 8, 8, 6, 7, 6, 8, 8, 4, 623, 131, 60, 20 )
[LOG] Total clause computation time: 4.83514/6 sec (0.001968/0.001968 sec, 0.005541/0.005541 sec, 0.043742/0.043742 sec, 0.003271/0.003271 sec, 0.002758/0.002758 sec, 0.010413/0.010413 sec, 0.005017/0.005017 sec, 0.002628/0.002628 sec, 0.146122/0.146122 sec, 0.003519/0.003519 sec, 0.070255/0.070255 sec, 0.003919/0.003919 sec, 0.006258/0.006258 sec, 0.96513/0.96513 sec, 0.844641/0.844641 sec, 0.383349/0.383349 sec, 0.262066/0.262066 sec, 0.11457/0.11457 sec, 0.342271/0.342271 sec, 0.072656/0.072656 sec, 0.022312/0.022312 sec, 0.023244/0.023244 sec, 0.032987/0.032987 sec, 0.040892/0.040892 sec, 0.018467/0.018467 sec, 0.117475/0.117475 sec, 0.02006/0.02006 sec, 0.111027/0.111027 sec, 0.016289/0.016289 sec, 0.052503/0.052503 sec, 0.650707/0.650707 sec, 0.214796/0.214796 sec, 0.141025/0.141025 sec, 0.083258/0.083258 sec )
[LOG] Total clause minimization time: 29.2835/29 sec (0.015495/0.015495 sec, 0.022857/0.022857 sec, 0.218926/0.218926 sec, 0.037651/0.037651 sec, 0.028044/0.028044 sec, 0.044121/0.044121 sec, 0.043288/0.043288 sec, 0.030716/0.030716 sec, 0.175587/0.175587 sec, 0.062522/0.062522 sec, 0.075056/0.075056 sec, 0.056211/0.056211 sec, 0.054881/0.054881 sec, 9.6193/9.6193 sec, 2.97089/2.97089 sec, 3.21516/3.21516 sec, 1.51513/1.51513 sec, 0.826538/0.826538 sec, 0.411562/0.411562 sec, 0.497286/0.497286 sec, 0.263493/0.263493 sec, 0.435739/0.435739 sec, 0.294062/0.294062 sec, 0.253376/0.253376 sec, 0.253239/0.253239 sec, 0.283798/0.283798 sec, 0.440826/0.440826 sec, 0.216449/0.216449 sec, 0.318754/0.318754 sec, 0.15713/0.15713 sec, 4.99459/4.99459 sec, 0.732682/0.732682 sec, 0.366939/0.366939 sec, 0.351244/0.351244 sec )
[LOG] Total clause size reduction: 130106 --> 27116 (400 --> 8, 1106 --> 54, 6786 --> 336, 539 --> 13, 456 --> 10, 900 --> 29, 592 --> 14, 438 --> 11, 1296 --> 170, 426 --> 10, 560 --> 28, 552 --> 14, 612 --> 40, 89110 --> 19049, 11286 --> 971, 4225 --> 230, 2240 --> 195, 8 --> 8, 45 --> 45, 123 --> 117, 13 --> 11, 10 --> 9, 15 --> 14, 14 --> 12, 11 --> 10, 27 --> 27, 10 --> 10, 28 --> 28, 14 --> 14, 7 --> 6, 7439 --> 4948, 586 --> 443, 179 --> 179, 53 --> 53 )
[LOG] Average clause size reduction: 46.885 --> 9.77153 (66.6667 --> 1.33333, 73.7333 --> 3.6, 77.1136 --> 3.81818, 67.375 --> 1.625, 65.1429 --> 1.42857, 69.2308 --> 2.23077, 65.7778 --> 1.55556, 62.5714 --> 1.57143, 68.2105 --> 8.94737, 60.8571 --> 1.42857, 62.2222 --> 3.11111, 61.3333 --> 1.55556, 61.2 --> 4, 66.9497 --> 14.3118, 65.6163 --> 5.64535, 64.0152 --> 3.48485, 62.2222 --> 5.41667, 1.6 --> 1.6, 3.46154 --> 3.46154, 2.86047 --> 2.72093, 1.85714 --> 1.57143, 1.66667 --> 1.5, 1.875 --> 1.75, 1.75 --> 1.5, 1.83333 --> 1.66667, 3.85714 --> 3.85714, 1.66667 --> 1.66667, 3.5 --> 3.5, 1.75 --> 1.75, 1.75 --> 1.5, 11.9406 --> 7.94222, 4.47328 --> 3.38168, 2.98333 --> 2.98333, 2.65 --> 2.65 )
[LOG] Overall execution time: 34.6151 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 35.21 sec (Real time) / 34.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.51 sec (Real time) / 1.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.59 sec (Real time) / 8.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 3398 13 50 1 3318
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 22.0062 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 1392 new AND gates.
[LOG] Size before ABC: 2652 AND gates.
[LOG] Size after ABC: 1392 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 21.4729/21 sec (0.406831/0 sec, 0.117623/0 sec, 0.006739/0 sec, 0.151038/0 sec, 0.082207/1 sec, 0.074365/0 sec, 0.041164/0 sec, 0.068425/0 sec, 0.057199/0 sec, 6.39122/6 sec, 0.060047/0 sec, 0.153332/0 sec, 0.074654/0 sec, 0.233854/1 sec, 0.111332/0 sec, 2.4002/2 sec, 3.25631/3 sec, 0.884651/1 sec, 0.842842/1 sec, 0.344628/1 sec, 0.349888/0 sec, 0.317582/0 sec, 0.253439/1 sec, 0.316116/0 sec, 0.237287/0 sec, 0.276298/0 sec, 0.274556/1 sec, 0.204243/0 sec, 0.149202/0 sec, 0.146785/0 sec, 0.166385/0 sec, 0.14115/0 sec, 0.122787/1 sec, 2.15692/2 sec, 0.334787/0 sec, 0.266767/0 sec )
[LOG] Nr of iterations: 1900 (16, 11, 6, 10, 11, 10, 11, 9, 8, 845, 8, 20, 9, 11, 15, 251, 183, 40, 9, 8, 5, 6, 9, 8, 10, 8, 7, 10, 7, 10, 6, 9, 12, 236, 31, 35 )
[LOG] Total clause computation time: 3.04585/2 sec (0.056517/0.056517 sec, 0.036243/0.036243 sec, 0.002354/0.002354 sec, 0.073704/0.073704 sec, 0.032462/0.032462 sec, 0.00501/0.00501 sec, 0.005161/0.005161 sec, 0.004752/0.004752 sec, 0.0069/0.0069 sec, 0.413615/0.413615 sec, 0.029502/0.029502 sec, 0.035327/0.035327 sec, 0.021285/0.021285 sec, 0.011954/0.011954 sec, 0.033443/0.033443 sec, 0.301447/0.301447 sec, 0.370992/0.370992 sec, 0.194868/0.194868 sec, 0.283149/0.283149 sec, 0.270303/0.270303 sec, 0.03568/0.03568 sec, 0.098454/0.098454 sec, 0.095415/0.095415 sec, 0.032499/0.032499 sec, 0.021587/0.021587 sec, 0.025786/0.025786 sec, 0.015618/0.015618 sec, 0.021385/0.021385 sec, 0.011335/0.011335 sec, 0.015707/0.015707 sec, 0.008454/0.008454 sec, 0.011655/0.011655 sec, 0.015581/0.015581 sec, 0.302727/0.302727 sec, 0.07555/0.07555 sec, 0.069432/0.069432 sec )
[LOG] Total clause minimization time: 18.3922/19 sec (0.35017/0.35017 sec, 0.081305/0.081305 sec, 0.004357/0.004357 sec, 0.077205/0.077205 sec, 0.049634/0.049634 sec, 0.069277/0.069277 sec, 0.035954/0.035954 sec, 0.063623/0.063623 sec, 0.050245/0.050245 sec, 5.95617/5.95617 sec, 0.030467/0.030467 sec, 0.117811/0.117811 sec, 0.053287/0.053287 sec, 0.221781/0.221781 sec, 0.077726/0.077726 sec, 2.09474/2.09474 sec, 2.88236/2.88236 sec, 0.689269/0.689269 sec, 0.559578/0.559578 sec, 0.07423/0.07423 sec, 0.314145/0.314145 sec, 0.219029/0.219029 sec, 0.157917/0.157917 sec, 0.283535/0.283535 sec, 0.215603/0.215603 sec, 0.250444/0.250444 sec, 0.258874/0.258874 sec, 0.18252/0.18252 sec, 0.137814/0.137814 sec, 0.130995/0.130995 sec, 0.157879/0.157879 sec, 0.129427/0.129427 sec, 0.10712/0.10712 sec, 1.85172/1.85172 sec, 0.258937/0.258937 sec, 0.197081/0.197081 sec )
[LOG] Total clause size reduction: 110500 --> 20837 (1275 --> 53, 840 --> 22, 415 --> 9, 738 --> 72, 810 --> 55, 720 --> 37, 790 --> 17, 624 --> 14, 539 --> 12, 64144 --> 13694, 525 --> 14, 1406 --> 88, 584 --> 20, 720 --> 25, 994 --> 41, 17500 --> 2324, 12558 --> 1560, 2652 --> 128, 24 --> 24, 16 --> 16, 9 --> 9, 28 --> 28, 41 --> 41, 13 --> 13, 17 --> 17, 14 --> 14, 12 --> 12, 22 --> 22, 14 --> 14, 22 --> 22, 12 --> 12, 21 --> 21, 28 --> 28, 2156 --> 2156, 115 --> 101, 102 --> 102 )
[LOG] Average clause size reduction: 58.1579 --> 10.9668 (79.6875 --> 3.3125, 76.3636 --> 2, 69.1667 --> 1.5, 73.8 --> 7.2, 73.6364 --> 5, 72 --> 3.7, 71.8182 --> 1.54545, 69.3333 --> 1.55556, 67.375 --> 1.5, 75.9101 --> 16.2059, 65.625 --> 1.75, 70.3 --> 4.4, 64.8889 --> 2.22222, 65.4545 --> 2.27273, 66.2667 --> 2.73333, 69.7211 --> 9.25896, 68.623 --> 8.52459, 66.3 --> 3.2, 2.66667 --> 2.66667, 2 --> 2, 1.8 --> 1.8, 4.66667 --> 4.66667, 4.55556 --> 4.55556, 1.625 --> 1.625, 1.7 --> 1.7, 1.75 --> 1.75, 1.71429 --> 1.71429, 2.2 --> 2.2, 2 --> 2, 2.2 --> 2.2, 2 --> 2, 2.33333 --> 2.33333, 2.33333 --> 2.33333, 9.13559 --> 9.13559, 3.70968 --> 3.25806, 2.91429 --> 2.91429 )
[LOG] Overall execution time: 22.0135 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 22.35 sec (Real time) / 22.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.07 sec (Real time) / 6.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1952 14 53 1 1867
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 13.4677 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 999 new AND gates.
[LOG] Size before ABC: 1880 AND gates.
[LOG] Size after ABC: 999 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 12.7043/13 sec (0.426852/0 sec, 0.536429/1 sec, 0.008116/0 sec, 0.187847/0 sec, 0.254626/0 sec, 0.045968/1 sec, 0.052822/0 sec, 0.071317/0 sec, 0.054656/0 sec, 0.106198/0 sec, 0.090296/0 sec, 0.226384/0 sec, 0.110496/0 sec, 0.317675/1 sec, 0.131912/0 sec, 0.169382/0 sec, 1.06067/1 sec, 2.02495/2 sec, 0.741224/1 sec, 0.993059/1 sec, 0.32925/0 sec, 0.276501/0 sec, 0.32302/1 sec, 0.220901/0 sec, 0.295353/0 sec, 0.266797/0 sec, 0.260762/1 sec, 0.235673/0 sec, 0.231802/0 sec, 0.148608/0 sec, 0.204421/0 sec, 0.155917/1 sec, 0.170307/0 sec, 0.12911/0 sec, 0.142741/0 sec, 0.958348/1 sec, 0.47037/1 sec, 0.273575/0 sec )
[LOG] Nr of iterations: 1003 (30, 11, 6, 8, 14, 9, 9, 12, 10, 15, 15, 29, 11, 37, 18, 15, 167, 138, 46, 24, 8, 5, 7, 10, 8, 8, 9, 8, 14, 12, 9, 7, 14, 7, 12, 146, 56, 39 )
[LOG] Total clause computation time: 2.8784/2 sec (0.353755/0.353755 sec, 0.254208/0.254208 sec, 0.003043/0.003043 sec, 0.075715/0.075715 sec, 0.091078/0.091078 sec, 0.007087/0.007087 sec, 0.004448/0.004448 sec, 0.007859/0.007859 sec, 0.005974/0.005974 sec, 0.040179/0.040179 sec, 0.013961/0.013961 sec, 0.02234/0.02234 sec, 0.012646/0.012646 sec, 0.034522/0.034522 sec, 0.033631/0.033631 sec, 0.016789/0.016789 sec, 0.148658/0.148658 sec, 0.200807/0.200807 sec, 0.132187/0.132187 sec, 0.404883/0.404883 sec, 0.255397/0.255397 sec, 0.054801/0.054801 sec, 0.074442/0.074442 sec, 0.085644/0.085644 sec, 0.021302/0.021302 sec, 0.014003/0.014003 sec, 0.017783/0.017783 sec, 0.015515/0.015515 sec, 0.019983/0.019983 sec, 0.016522/0.016522 sec, 0.016006/0.016006 sec, 0.012181/0.012181 sec, 0.013949/0.013949 sec, 0.011535/0.011535 sec, 0.015628/0.015628 sec, 0.184101/0.184101 sec, 0.11962/0.11962 sec, 0.066219/0.066219 sec )
[LOG] Total clause minimization time: 9.8167/11 sec (0.072829/0.072829 sec, 0.28213/0.28213 sec, 0.005044/0.005044 sec, 0.112061/0.112061 sec, 0.163382/0.163382 sec, 0.038838/0.038838 sec, 0.048331/0.048331 sec, 0.063379/0.063379 sec, 0.048634/0.048634 sec, 0.065913/0.065913 sec, 0.076247/0.076247 sec, 0.203687/0.203687 sec, 0.097757/0.097757 sec, 0.282552/0.282552 sec, 0.09803/0.09803 sec, 0.152478/0.152478 sec, 0.909946/0.909946 sec, 1.82274/1.82274 sec, 0.608659/0.608659 sec, 0.587977/0.587977 sec, 0.073791/0.073791 sec, 0.221659/0.221659 sec, 0.248509/0.248509 sec, 0.135167/0.135167 sec, 0.273995/0.273995 sec, 0.252751/0.252751 sec, 0.242922/0.242922 sec, 0.220111/0.220111 sec, 0.211725/0.211725 sec, 0.132018/0.132018 sec, 0.188367/0.188367 sec, 0.1437/0.1437 sec, 0.156283/0.156283 sec, 0.117536/0.117536 sec, 0.127051/0.127051 sec, 0.772977/0.772977 sec, 0.350374/0.350374 sec, 0.207146/0.207146 sec )
[LOG] Total clause size reduction: 46469 --> 5351 (2610 --> 131, 890 --> 22, 440 --> 9, 609 --> 30, 1118 --> 82, 680 --> 12, 672 --> 12, 913 --> 23, 738 --> 16, 1134 --> 40, 1120 --> 31, 2212 --> 188, 780 --> 26, 2772 --> 356, 1292 --> 103, 1050 --> 35, 12284 --> 1432, 10001 --> 759, 3240 --> 164, 79 --> 78, 16 --> 16, 9 --> 9, 30 --> 30, 38 --> 38, 12 --> 12, 12 --> 12, 15 --> 15, 13 --> 13, 40 --> 39, 23 --> 23, 19 --> 19, 13 --> 13, 41 --> 41, 15 --> 15, 27 --> 27, 1172 --> 1172, 213 --> 181, 127 --> 127 )
[LOG] Average clause size reduction: 46.33 --> 5.335 (87 --> 4.36667, 80.9091 --> 2, 73.3333 --> 1.5, 76.125 --> 3.75, 79.8571 --> 5.85714, 75.5556 --> 1.33333, 74.6667 --> 1.33333, 76.0833 --> 1.91667, 73.8 --> 1.6, 75.6 --> 2.66667, 74.6667 --> 2.06667, 76.2759 --> 6.48276, 70.9091 --> 2.36364, 74.9189 --> 9.62162, 71.7778 --> 5.72222, 70 --> 2.33333, 73.5569 --> 8.57485, 72.471 --> 5.5, 70.4348 --> 3.56522, 3.29167 --> 3.25, 2 --> 2, 1.8 --> 1.8, 4.28571 --> 4.28571, 3.8 --> 3.8, 1.5 --> 1.5, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.625 --> 1.625, 2.85714 --> 2.78571, 1.91667 --> 1.91667, 2.11111 --> 2.11111, 1.85714 --> 1.85714, 2.92857 --> 2.92857, 2.14286 --> 2.14286, 2.25 --> 2.25, 8.0274 --> 8.0274, 3.80357 --> 3.23214, 3.25641 --> 3.25641 )
[LOG] Overall execution time: 13.4761 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.75 sec (Real time) / 13.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.15 sec (Real time) / 4.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1599 15 56 1 1509
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 26.1892 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Final circuit size: 1373 new AND gates.
[LOG] Size before ABC: 2738 AND gates.
[LOG] Size after ABC: 1373 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 25.5041/26 sec (0.077583/0 sec, 0.495114/1 sec, 0.005453/0 sec, 0.293126/0 sec, 0.225712/0 sec, 0.110442/0 sec, 0.063044/1 sec, 0.094414/0 sec, 0.078317/0 sec, 0.163036/0 sec, 0.077129/0 sec, 0.11402/0 sec, 0.082909/0 sec, 0.096488/0 sec, 0.161883/0 sec, 0.87457/1 sec, 3.34271/4 sec, 0.406544/0 sec, 4.04504/4 sec, 3.03492/3 sec, 1.45356/2 sec, 0.605725/0 sec, 0.475613/1 sec, 0.606758/0 sec, 0.502306/1 sec, 0.68545/0 sec, 0.441608/1 sec, 0.37285/0 sec, 0.44111/1 sec, 0.400898/0 sec, 0.265001/0 sec, 0.314731/1 sec, 0.298023/0 sec, 0.369867/0 sec, 0.246294/1 sec, 0.280359/0 sec, 1.57746/1 sec, 0.717879/1 sec, 0.386232/1 sec, 1.21995/1 sec )
[LOG] Nr of iterations: 1816 (24, 11, 5, 11, 11, 9, 8, 8, 9, 8, 11, 13, 11, 12, 20, 103, 478, 55, 204, 168, 18, 8, 4, 7, 9, 7, 7, 7, 7, 7, 8, 8, 10, 10, 9, 9, 250, 49, 36, 167 )
[LOG] Total clause computation time: 4.55064/5 sec (0.011905/0.011905 sec, 0.057497/0.057497 sec, 0.002028/0.002028 sec, 0.119898/0.119898 sec, 0.085512/0.085512 sec, 0.009232/0.009232 sec, 0.003754/0.003754 sec, 0.00383/0.00383 sec, 0.004441/0.004441 sec, 0.008107/0.008107 sec, 0.006749/0.006749 sec, 0.022055/0.022055 sec, 0.016537/0.016537 sec, 0.014264/0.014264 sec, 0.024161/0.024161 sec, 0.083748/0.083748 sec, 0.496012/0.496012 sec, 0.086227/0.086227 sec, 0.526711/0.526711 sec, 0.450731/0.450731 sec, 0.442319/0.442319 sec, 0.492258/0.492258 sec, 0.078825/0.078825 sec, 0.175183/0.175183 sec, 0.200305/0.200305 sec, 0.027433/0.027433 sec, 0.019244/0.019244 sec, 0.015997/0.015997 sec, 0.018578/0.018578 sec, 0.021526/0.021526 sec, 0.021736/0.021736 sec, 0.022499/0.022499 sec, 0.024876/0.024876 sec, 0.023469/0.023469 sec, 0.018632/0.018632 sec, 0.023309/0.023309 sec, 0.519733/0.519733 sec, 0.060783/0.060783 sec, 0.096932/0.096932 sec, 0.213601/0.213601 sec )
[LOG] Total clause minimization time: 20.9322/21 sec (0.065513/0.065513 sec, 0.437526/0.437526 sec, 0.0034/0.0034 sec, 0.173061/0.173061 sec, 0.140077/0.140077 sec, 0.101148/0.101148 sec, 0.059251/0.059251 sec, 0.090549/0.090549 sec, 0.073831/0.073831 sec, 0.15487/0.15487 sec, 0.070303/0.070303 sec, 0.09187/0.09187 sec, 0.066305/0.066305 sec, 0.082135/0.082135 sec, 0.13752/0.13752 sec, 0.788926/0.788926 sec, 2.8405/2.8405 sec, 0.319835/0.319835 sec, 3.51534/3.51534 sec, 2.58222/2.58222 sec, 1.01101/1.01101 sec, 0.113368/0.113368 sec, 0.396725/0.396725 sec, 0.431475/0.431475 sec, 0.301884/0.301884 sec, 0.657958/0.657958 sec, 0.4223/0.4223 sec, 0.356788/0.356788 sec, 0.422469/0.422469 sec, 0.379307/0.379307 sec, 0.24319/0.24319 sec, 0.292166/0.292166 sec, 0.273066/0.273066 sec, 0.346295/0.346295 sec, 0.227589/0.227589 sec, 0.256946/0.256946 sec, 1.05497/1.05497 sec, 0.656707/0.656707 sec, 0.28892/0.28892 sec, 1.00486/1.00486 sec )
[LOG] Total clause size reduction: 94928 --> 12213 (2185 --> 74, 940 --> 22, 372 --> 7, 920 --> 85, 910 --> 52, 720 --> 13, 623 --> 11, 616 --> 10, 696 --> 14, 602 --> 12, 850 --> 23, 1008 --> 32, 830 --> 19, 902 --> 24, 1539 --> 65, 8160 --> 1502, 37683 --> 4359, 4212 --> 210, 15631 --> 1929, 12692 --> 1012, 50 --> 50, 16 --> 16, 7 --> 7, 33 --> 33, 37 --> 37, 10 --> 10, 11 --> 11, 10 --> 10, 11 --> 11, 12 --> 12, 15 --> 15, 15 --> 15, 19 --> 19, 21 --> 21, 19 --> 19, 19 --> 19, 1212 --> 1142, 168 --> 154, 140 --> 125, 1012 --> 1012 )
[LOG] Average clause size reduction: 52.2731 --> 6.72522 (91.0417 --> 3.08333, 85.4545 --> 2, 74.4 --> 1.4, 83.6364 --> 7.72727, 82.7273 --> 4.72727, 80 --> 1.44444, 77.875 --> 1.375, 77 --> 1.25, 77.3333 --> 1.55556, 75.25 --> 1.5, 77.2727 --> 2.09091, 77.5385 --> 2.46154, 75.4545 --> 1.72727, 75.1667 --> 2, 76.95 --> 3.25, 79.2233 --> 14.5825, 78.8347 --> 9.11925, 76.5818 --> 3.81818, 76.6225 --> 9.45588, 75.5476 --> 6.02381, 2.77778 --> 2.77778, 2 --> 2, 1.75 --> 1.75, 4.71429 --> 4.71429, 4.11111 --> 4.11111, 1.42857 --> 1.42857, 1.57143 --> 1.57143, 1.42857 --> 1.42857, 1.57143 --> 1.57143, 1.71429 --> 1.71429, 1.875 --> 1.875, 1.875 --> 1.875, 1.9 --> 1.9, 2.1 --> 2.1, 2.11111 --> 2.11111, 2.11111 --> 2.11111, 4.848 --> 4.568, 3.42857 --> 3.14286, 3.88889 --> 3.47222, 6.05988 --> 6.05988 )
[LOG] Overall execution time: 26.1978 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 26.55 sec (Real time) / 26.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.61 sec (Real time) / 3.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 2015 16 59 1 1920
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 83.3781 sec CPU time.
[LOG] Relation determinization time: 84 sec real time.
[LOG] Final circuit size: 2249 new AND gates.
[LOG] Size before ABC: 4739 AND gates.
[LOG] Size after ABC: 2249 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 82.4481/83 sec (0.078671/0 sec, 0.030132/0 sec, 0.007106/0 sec, 0.195555/1 sec, 0.166869/0 sec, 0.138463/0 sec, 0.125128/0 sec, 0.147266/0 sec, 0.106242/0 sec, 0.145325/0 sec, 0.082935/0 sec, 0.086944/1 sec, 0.06614/0 sec, 0.141457/0 sec, 2.27334/2 sec, 0.526083/1 sec, 11.0172/11 sec, 16.7805/16 sec, 1.6889/2 sec, 13.5748/14 sec, 7.76212/7 sec, 2.37989/3 sec, 0.83604/1 sec, 0.838939/1 sec, 0.946962/0 sec, 0.600584/1 sec, 0.792083/1 sec, 0.744061/1 sec, 1.0061/1 sec, 0.635198/0 sec, 0.799313/1 sec, 0.720153/1 sec, 0.636573/0 sec, 0.9149/1 sec, 0.455/1 sec, 0.460526/0 sec, 0.894246/1 sec, 7.0684/7 sec, 1.78093/2 sec, 1.2441/1 sec, 1.29869/2 sec, 2.25423/2 sec )
[LOG] Nr of iterations: 4290 (25, 14, 6, 8, 9, 11, 8, 9, 8, 9, 9, 14, 10, 22, 244, 52, 1145, 997, 95, 329, 173, 14, 9, 5, 7, 8, 10, 7, 7, 7, 8, 7, 9, 9, 14, 9, 8, 566, 106, 70, 67, 146 )
[LOG] Total clause computation time: 10.9194/15 sec (0.012751/0.012751 sec, 0.00692/0.00692 sec, 0.002425/0.002425 sec, 0.088029/0.088029 sec, 0.084737/0.084737 sec, 0.013543/0.013543 sec, 0.004325/0.004325 sec, 0.004783/0.004783 sec, 0.004692/0.004692 sec, 0.015192/0.015192 sec, 0.008028/0.008028 sec, 0.012636/0.012636 sec, 0.012177/0.012177 sec, 0.020335/0.020335 sec, 0.15054/0.15054 sec, 0.053399/0.053399 sec, 1.084/1.084 sec, 1.15612/1.15612 sec, 0.305662/0.305662 sec, 1.44832/1.44832 sec, 1.28009/1.28009 sec, 1.03998/1.03998 sec, 0.370765/0.370765 sec, 0.111115/0.111115 sec, 0.360849/0.360849 sec, 0.192285/0.192285 sec, 0.036669/0.036669 sec, 0.035602/0.035602 sec, 0.029313/0.029313 sec, 0.03108/0.03108 sec, 0.035448/0.035448 sec, 0.042123/0.042123 sec, 0.037439/0.037439 sec, 0.037799/0.037799 sec, 0.044284/0.044284 sec, 0.029485/0.029485 sec, 0.029077/0.029077 sec, 1.61633/1.61633 sec, 0.202052/0.202052 sec, 0.14164/0.14164 sec, 0.288191/0.288191 sec, 0.439199/0.439199 sec )
[LOG] Total clause minimization time: 71.4397/68 sec (0.065713/0.065713 sec, 0.023116/0.023116 sec, 0.004652/0.004652 sec, 0.107456/0.107456 sec, 0.082058/0.082058 sec, 0.124865/0.124865 sec, 0.120745/0.120745 sec, 0.142416/0.142416 sec, 0.101492/0.101492 sec, 0.130074/0.130074 sec, 0.074846/0.074846 sec, 0.074204/0.074204 sec, 0.0539/0.0539 sec, 0.120947/0.120947 sec, 2.11781/2.11781 sec, 0.471646/0.471646 sec, 9.91274/9.91274 sec, 15.6037/15.6037 sec, 1.38161/1.38161 sec, 12.1195/12.1195 sec, 6.47904/6.47904 sec, 1.33965/1.33965 sec, 0.465109/0.465109 sec, 0.727735/0.727735 sec, 0.585968/0.585968 sec, 0.408155/0.408155 sec, 0.755289/0.755289 sec, 0.708354/0.708354 sec, 0.976682/0.976682 sec, 0.604019/0.604019 sec, 0.763749/0.763749 sec, 0.677919/0.677919 sec, 0.599014/0.599014 sec, 0.876987/0.876987 sec, 0.410543/0.410543 sec, 0.430765/0.430765 sec, 0.865038/0.865038 sec, 5.43418/5.43418 sec, 1.57518/1.57518 sec, 1.10152/1.10152 sec, 1.0087/1.0087 sec, 1.81265/1.81265 sec )
[LOG] Total clause size reduction: 271276 --> 43286 (2400 --> 98, 1287 --> 42, 490 --> 9, 679 --> 35, 768 --> 36, 950 --> 15, 658 --> 11, 744 --> 28, 644 --> 11, 728 --> 14, 720 --> 16, 1157 --> 35, 792 --> 17, 1827 --> 60, 20898 --> 3971, 4335 --> 623, 96096 --> 12878, 82668 --> 15560, 7708 --> 669, 26568 --> 3438, 13760 --> 981, 37 --> 37, 19 --> 19, 9 --> 9, 35 --> 35, 36 --> 36, 15 --> 15, 11 --> 11, 10 --> 10, 11 --> 11, 14 --> 14, 12 --> 12, 17 --> 17, 17 --> 17, 32 --> 32, 19 --> 19, 17 --> 17, 3334 --> 2773, 424 --> 379, 248 --> 247, 286 --> 233, 796 --> 796 )
[LOG] Average clause size reduction: 63.2345 --> 10.09 (96 --> 3.92, 91.9286 --> 3, 81.6667 --> 1.5, 84.875 --> 4.375, 85.3333 --> 4, 86.3636 --> 1.36364, 82.25 --> 1.375, 82.6667 --> 3.11111, 80.5 --> 1.375, 80.8889 --> 1.55556, 80 --> 1.77778, 82.6429 --> 2.5, 79.2 --> 1.7, 83.0455 --> 2.72727, 85.6475 --> 16.2746, 83.3654 --> 11.9808, 83.9266 --> 11.2472, 82.9168 --> 15.6068, 81.1368 --> 7.04211, 80.7538 --> 10.4498, 79.5376 --> 5.67052, 2.64286 --> 2.64286, 2.11111 --> 2.11111, 1.8 --> 1.8, 5 --> 5, 4.5 --> 4.5, 1.5 --> 1.5, 1.57143 --> 1.57143, 1.42857 --> 1.42857, 1.57143 --> 1.57143, 1.75 --> 1.75, 1.71429 --> 1.71429, 1.88889 --> 1.88889, 1.88889 --> 1.88889, 2.28571 --> 2.28571, 2.11111 --> 2.11111, 2.125 --> 2.125, 5.89046 --> 4.89929, 4 --> 3.57547, 3.54286 --> 3.52857, 4.26866 --> 3.47761, 5.45205 --> 5.45205 )
[LOG] Overall execution time: 83.3878 sec CPU time.
[LOG] Overall execution time: 84 sec real time.
Synthesis time: 83.99 sec (Real time) / 83.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.92 sec (Real time) / 0.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.40 sec (Real time) / 6.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2931 17 62 1 2831
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 76.003 sec CPU time.
[LOG] Relation determinization time: 76 sec real time.
[LOG] Final circuit size: 1547 new AND gates.
[LOG] Size before ABC: 3037 AND gates.
[LOG] Size after ABC: 1547 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 74.6874/75 sec (0.087549/0 sec, 0.03333/0 sec, 0.007504/0 sec, 0.414254/1 sec, 0.324984/0 sec, 0.107827/0 sec, 0.13834/0 sec, 0.11367/0 sec, 0.113818/0 sec, 0.179614/0 sec, 0.109537/1 sec, 0.150937/0 sec, 0.141162/0 sec, 0.138208/0 sec, 0.180608/0 sec, 0.135466/0 sec, 4.63891/5 sec, 13.6668/14 sec, 0.965105/1 sec, 3.3021/3 sec, 15.2435/15 sec, 8.7524/9 sec, 3.62927/4 sec, 1.60719/1 sec, 1.78382/2 sec, 1.39373/1 sec, 0.826497/1 sec, 0.879932/1 sec, 1.4236/2 sec, 0.872315/0 sec, 0.548673/1 sec, 0.567197/1 sec, 0.838526/0 sec, 0.595206/1 sec, 0.374846/0 sec, 0.52061/1 sec, 0.274524/0 sec, 1.05795/1 sec, 2.13373/2 sec, 0.971455/1 sec, 1.08992/1 sec, 0.488711/1 sec, 2.25826/2 sec, 1.60581/2 sec )
[LOG] Nr of iterations: 3544 (21, 18, 6, 11, 11, 11, 8, 8, 9, 11, 16, 12, 11, 15, 17, 13, 549, 941, 102, 155, 606, 132, 11, 12, 5, 9, 9, 9, 7, 7, 8, 10, 12, 9, 10, 14, 9, 12, 185, 32, 91, 14, 263, 123 )
[LOG] Total clause computation time: 10.2962/7 sec (0.012938/0.012938 sec, 0.009032/0.009032 sec, 0.002602/0.002602 sec, 0.271217/0.271217 sec, 0.199185/0.199185 sec, 0.007691/0.007691 sec, 0.004895/0.004895 sec, 0.004918/0.004918 sec, 0.005996/0.005996 sec, 0.00955/0.00955 sec, 0.019451/0.019451 sec, 0.01105/0.01105 sec, 0.011278/0.011278 sec, 0.014304/0.014304 sec, 0.035661/0.035661 sec, 0.02645/0.02645 sec, 0.635117/0.635117 sec, 0.908402/0.908402 sec, 0.184799/0.184799 sec, 0.290675/0.290675 sec, 1.83704/1.83704 sec, 1.26954/1.26954 sec, 1.03262/1.03262 sec, 0.425302/0.425302 sec, 0.247916/0.247916 sec, 0.433317/0.433317 sec, 0.22367/0.22367 sec, 0.047036/0.047036 sec, 0.029048/0.029048 sec, 0.026367/0.026367 sec, 0.031587/0.031587 sec, 0.041438/0.041438 sec, 0.035461/0.035461 sec, 0.030314/0.030314 sec, 0.027006/0.027006 sec, 0.039865/0.039865 sec, 0.031467/0.031467 sec, 0.035949/0.035949 sec, 0.715279/0.715279 sec, 0.066807/0.066807 sec, 0.147079/0.147079 sec, 0.029425/0.029425 sec, 0.508218/0.508218 sec, 0.319262/0.319262 sec )
[LOG] Total clause minimization time: 64.32/68 sec (0.074426/0.074426 sec, 0.02419/0.02419 sec, 0.004875/0.004875 sec, 0.142897/0.142897 sec, 0.12566/0.12566 sec, 0.100072/0.100072 sec, 0.133395/0.133395 sec, 0.108689/0.108689 sec, 0.107768/0.107768 sec, 0.169967/0.169967 sec, 0.089957/0.089957 sec, 0.139792/0.139792 sec, 0.129792/0.129792 sec, 0.123796/0.123796 sec, 0.144811/0.144811 sec, 0.108893/0.108893 sec, 3.99683/3.99683 sec, 12.7293/12.7293 sec, 0.77901/0.77901 sec, 3.0076/3.0076 sec, 13.3951/13.3951 sec, 7.48051/7.48051 sec, 2.59644/2.59644 sec, 1.18167/1.18167 sec, 1.53581/1.53581 sec, 0.960223/0.960223 sec, 0.602652/0.602652 sec, 0.832776/0.832776 sec, 1.39446/1.39446 sec, 0.84584/0.84584 sec, 0.516975/0.516975 sec, 0.525631/0.525631 sec, 0.802906/0.802906 sec, 0.564774/0.564774 sec, 0.347726/0.347726 sec, 0.48057/0.48057 sec, 0.24293/0.24293 sec, 1.02185/1.02185 sec, 1.41482/1.41482 sec, 0.90339/0.90339 sec, 0.941701/0.941701 sec, 0.459071/0.459071 sec, 1.74589/1.74589 sec, 1.28458/1.28458 sec )
[LOG] Total clause size reduction: 237206 --> 33867 (2100 --> 79, 1768 --> 42, 515 --> 9, 1020 --> 71, 1010 --> 60, 1000 --> 17, 693 --> 10, 686 --> 11, 776 --> 13, 960 --> 19, 1425 --> 37, 1034 --> 32, 930 --> 20, 1288 --> 30, 1456 --> 48, 1080 --> 31, 48772 --> 4652, 82720 --> 15840, 8787 --> 403, 13244 --> 2473, 51425 --> 6225, 11004 --> 708, 29 --> 29, 24 --> 24, 9 --> 9, 47 --> 44, 42 --> 42, 13 --> 12, 10 --> 10, 11 --> 10, 13 --> 13, 19 --> 18, 21 --> 21, 17 --> 16, 20 --> 20, 30 --> 29, 19 --> 19, 31 --> 30, 873 --> 581, 90 --> 88, 350 --> 349, 43 --> 42, 1158 --> 987, 644 --> 644 )
[LOG] Average clause size reduction: 66.9317 --> 9.55615 (100 --> 3.7619, 98.2222 --> 2.33333, 85.8333 --> 1.5, 92.7273 --> 6.45455, 91.8182 --> 5.45455, 90.9091 --> 1.54545, 86.625 --> 1.25, 85.75 --> 1.375, 86.2222 --> 1.44444, 87.2727 --> 1.72727, 89.0625 --> 2.3125, 86.1667 --> 2.66667, 84.5455 --> 1.81818, 85.8667 --> 2, 85.6471 --> 2.82353, 83.0769 --> 2.38462, 88.8379 --> 8.47359, 87.9065 --> 16.8332, 86.1471 --> 3.95098, 85.4452 --> 15.9548, 84.8597 --> 10.2723, 83.3636 --> 5.36364, 2.63636 --> 2.63636, 2 --> 2, 1.8 --> 1.8, 5.22222 --> 4.88889, 4.66667 --> 4.66667, 1.44444 --> 1.33333, 1.42857 --> 1.42857, 1.57143 --> 1.42857, 1.625 --> 1.625, 1.9 --> 1.8, 1.75 --> 1.75, 1.88889 --> 1.77778, 2 --> 2, 2.14286 --> 2.07143, 2.11111 --> 2.11111, 2.58333 --> 2.5, 4.71892 --> 3.14054, 2.8125 --> 2.75, 3.84615 --> 3.83516, 3.07143 --> 3, 4.40304 --> 3.75285, 5.23577 --> 5.23577 )
[LOG] Overall execution time: 76.0145 sec CPU time.
[LOG] Overall execution time: 76 sec real time.
Synthesis time: 76.49 sec (Real time) / 76.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.56 sec (Real time) / 6.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 2269 18 65 1 2164
=====================  genbuf15b4y.aag =====================
Synthesis time: 10000.55 sec (Real time) / 9975.84 sec (User CPU time)
Timeout: 1
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 1099.63 sec CPU time.
[LOG] Relation determinization time: 1103 sec real time.
[LOG] Final circuit size: 2073 new AND gates.
[LOG] Size before ABC: 4280 AND gates.
[LOG] Size after ABC: 2073 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1096.97/1100 sec (0.103867/0 sec, 0.035757/0 sec, 0.007201/0 sec, 0.572169/0 sec, 0.416776/1 sec, 0.193195/0 sec, 0.260707/0 sec, 0.264802/1 sec, 0.17903/0 sec, 0.418794/0 sec, 0.171175/0 sec, 0.191529/1 sec, 0.19378/0 sec, 0.18953/0 sec, 0.189711/0 sec, 0.169209/0 sec, 3.2842/4 sec, 0.245566/0 sec, 0.873867/1 sec, 618.28/619 sec, 4.71115/5 sec, 2.87304/3 sec, 185.825/186 sec, 54.5086/55 sec, 21.3296/22 sec, 12.8595/13 sec, 6.89919/7 sec, 6.93031/7 sec, 5.68763/5 sec, 6.68016/7 sec, 8.56947/9 sec, 6.71981/6 sec, 4.56557/5 sec, 4.9958/5 sec, 5.77247/6 sec, 5.31699/5 sec, 4.57466/5 sec, 4.37265/4 sec, 5.76807/6 sec, 5.50101/5 sec, 37.5334/38 sec, 7.04554/7 sec, 15.3049/15 sec, 1.58092/2 sec, 1.37749/1 sec, 1.37447/2 sec, 35.6802/36 sec, 6.37069/6 sec )
[LOG] Nr of iterations: 31638 (24, 15, 5, 8, 9, 9, 8, 8, 8, 11, 11, 10, 17, 20, 20, 13, 362, 19, 122, 28943, 20, 14, 710, 148, 14, 9, 4, 7, 8, 8, 7, 7, 7, 10, 10, 8, 10, 8, 7, 10, 243, 11, 121, 10, 11, 8, 474, 92 )
[LOG] Total clause computation time: 105.937/108 sec (0.017307/0.017307 sec, 0.008694/0.008694 sec, 0.002403/0.002403 sec, 0.287694/0.287694 sec, 0.298313/0.298313 sec, 0.007232/0.007232 sec, 0.005794/0.005794 sec, 0.006098/0.006098 sec, 0.008673/0.008673 sec, 0.012725/0.012725 sec, 0.027058/0.027058 sec, 0.009849/0.009849 sec, 0.015492/0.015492 sec, 0.024225/0.024225 sec, 0.020397/0.020397 sec, 0.023841/0.023841 sec, 0.394313/0.394313 sec, 0.043404/0.043404 sec, 0.142943/0.142943 sec, 31.7703/31.7703 sec, 0.738722/0.738722 sec, 0.67089/0.67089 sec, 23.7126/23.7126 sec, 10.2939/10.2939 sec, 5.31745/5.31745 sec, 1.68435/1.68435 sec, 1.1749/1.1749 sec, 2.42047/2.42047 sec, 1.5163/1.5163 sec, 0.442156/0.442156 sec, 0.465312/0.465312 sec, 0.382561/0.382561 sec, 0.306497/0.306497 sec, 0.498615/0.498615 sec, 0.272219/0.272219 sec, 0.281922/0.281922 sec, 0.361026/0.361026 sec, 0.220063/0.220063 sec, 0.331751/0.331751 sec, 0.310082/0.310082 sec, 8.94661/8.94661 sec, 0.328663/0.328663 sec, 2.50979/2.50979 sec, 0.211777/0.211777 sec, 0.206185/0.206185 sec, 0.133844/0.133844 sec, 7.50081/7.50081 sec, 1.57048/1.57048 sec )
[LOG] Total clause minimization time: 989.733/991 sec (0.086377/0.086377 sec, 0.026986/0.026986 sec, 0.004775/0.004775 sec, 0.284364/0.284364 sec, 0.118353/0.118353 sec, 0.185912/0.185912 sec, 0.254863/0.254863 sec, 0.258652/0.258652 sec, 0.170288/0.170288 sec, 0.405991/0.405991 sec, 0.144039/0.144039 sec, 0.181589/0.181589 sec, 0.178122/0.178122 sec, 0.165084/0.165084 sec, 0.169117/0.169117 sec, 0.145247/0.145247 sec, 2.88509/2.88509 sec, 0.201906/0.201906 sec, 0.729656/0.729656 sec, 585.335/585.335 sec, 3.97174/3.97174 sec, 2.2018/2.2018 sec, 162.094/162.094 sec, 44.2109/44.2109 sec, 16.0117/16.0117 sec, 11.1749/11.1749 sec, 5.72417/5.72417 sec, 4.50961/4.50961 sec, 4.1711/4.1711 sec, 6.23782/6.23782 sec, 8.104/8.104 sec, 6.3371/6.3371 sec, 4.2589/4.2589 sec, 4.49695/4.49695 sec, 5.50001/5.50001 sec, 5.03489/5.03489 sec, 4.2134/4.2134 sec, 4.15239/4.15239 sec, 5.43611/5.43611 sec, 5.19069/5.19069 sec, 28.5762/28.5762 sec, 6.71662/6.71662 sec, 12.7914/12.7914 sec, 1.33805/1.33805 sec, 1.17101/1.17101 sec, 1.24042/1.24042 sec, 28.1394/28.1394 sec, 4.79664/4.79664 sec )
[LOG] Total clause size reduction: 2934639 --> 647569 (2645 --> 81, 1596 --> 36, 452 --> 7, 784 --> 41, 888 --> 42, 880 --> 9, 763 --> 9, 756 --> 9, 749 --> 10, 1060 --> 18, 1050 --> 16, 936 --> 16, 1648 --> 46, 1938 --> 93, 1919 --> 75, 1200 --> 30, 35739 --> 3065, 1764 --> 103, 11737 --> 493, 2778432 --> 632718, 1805 --> 108, 1222 --> 38, 65937 --> 5425, 13524 --> 801, 25 --> 25, 9 --> 9, 7 --> 7, 41 --> 41, 42 --> 42, 9 --> 9, 9 --> 9, 9 --> 9, 10 --> 10, 18 --> 18, 16 --> 16, 13 --> 13, 19 --> 19, 14 --> 14, 12 --> 12, 22 --> 22, 1536 --> 1284, 24 --> 24, 493 --> 493, 24 --> 24, 26 --> 26, 18 --> 18, 2521 --> 1838, 298 --> 298 )
[LOG] Average clause size reduction: 92.7568 --> 20.4681 (110.208 --> 3.375, 106.4 --> 2.4, 90.4 --> 1.4, 98 --> 5.125, 98.6667 --> 4.66667, 97.7778 --> 1, 95.375 --> 1.125, 94.5 --> 1.125, 93.625 --> 1.25, 96.3636 --> 1.63636, 95.4545 --> 1.45455, 93.6 --> 1.6, 96.9412 --> 2.70588, 96.9 --> 4.65, 95.95 --> 3.75, 92.3077 --> 2.30769, 98.7265 --> 8.46685, 92.8421 --> 5.42105, 96.2049 --> 4.04098, 95.9967 --> 21.8608, 90.25 --> 5.4, 87.2857 --> 2.71429, 92.869 --> 7.64085, 91.3784 --> 5.41216, 1.78571 --> 1.78571, 1 --> 1, 1.75 --> 1.75, 5.85714 --> 5.85714, 5.25 --> 5.25, 1.125 --> 1.125, 1.28571 --> 1.28571, 1.28571 --> 1.28571, 1.42857 --> 1.42857, 1.8 --> 1.8, 1.6 --> 1.6, 1.625 --> 1.625, 1.9 --> 1.9, 1.75 --> 1.75, 1.71429 --> 1.71429, 2.2 --> 2.2, 6.32099 --> 5.28395, 2.18182 --> 2.18182, 4.07438 --> 4.07438, 2.4 --> 2.4, 2.36364 --> 2.36364, 2.25 --> 2.25, 5.31857 --> 3.87764, 3.23913 --> 3.23913 )
[LOG] Overall execution time: 1099.65 sec CPU time.
[LOG] Overall execution time: 1103 sec real time.
Synthesis time: 1102.79 sec (Real time) / 1099.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.80 sec (Real time) / 0.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.61 sec (Real time) / 9.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 2875 20 71 1 2760
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.081106 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 54 new AND gates.
[LOG] Size before ABC: 78 AND gates.
[LOG] Size after ABC: 53 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.068428/0 sec (0.006275/0 sec, 0.00714/0 sec, 0.003559/0 sec, 0.005809/0 sec, 0.009069/0 sec, 0.001548/0 sec, 0.009234/0 sec, 0.006017/0 sec, 0.005313/0 sec, 0.001788/0 sec, 0.007891/0 sec, 0.004785/0 sec )
[LOG] Nr of iterations: 90 (8, 15, 5, 2, 16, 6, 7, 8, 4, 1, 13, 5 )
[LOG] Total clause computation time: 0.01894/0 sec (0.002411/0.002411 sec, 0.00222/0.00222 sec, 0.001219/0.001219 sec, 0.000187/0.000187 sec, 0.002284/0.002284 sec, 0.000539/0.000539 sec, 0.002999/0.002999 sec, 0.002474/0.002474 sec, 0.00172/0.00172 sec, 1e-06/1e-06 sec, 0.001686/0.001686 sec, 0.0012/0.0012 sec )
[LOG] Total clause minimization time: 0.049033/0 sec (0.003821/0.003821 sec, 0.004833/0.004833 sec, 0.002315/0.002315 sec, 0.005614/0.005614 sec, 0.006681/0.006681 sec, 0.000985/0.000985 sec, 0.006197/0.006197 sec, 0.003514/0.003514 sec, 0.003575/0.003575 sec, 0.001778/0.001778 sec, 0.006154/0.006154 sec, 0.003566/0.003566 sec )
[LOG] Total clause size reduction: 1531 --> 183 (238 --> 16, 462 --> 33, 128 --> 8, 31 --> 0, 450 --> 40, 145 --> 9, 16 --> 16, 12 --> 12, 8 --> 8, 0 --> 0, 32 --> 32, 9 --> 9 )
[LOG] Average clause size reduction: 17.0111 --> 2.03333 (29.75 --> 2, 30.8 --> 2.2, 25.6 --> 1.6, 15.5 --> 0, 28.125 --> 2.5, 24.1667 --> 1.5, 2.28571 --> 2.28571, 1.5 --> 1.5, 2 --> 2, 0 --> 0, 2.46154 --> 2.46154, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.082807 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 225 5 23 1 192
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.27914 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 112 new AND gates.
[LOG] Size before ABC: 174 AND gates.
[LOG] Size after ABC: 112 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.252098/0 sec (0.017606/0 sec, 0.012642/0 sec, 0.00946/0 sec, 0.006628/0 sec, 0.009095/0 sec, 0.033898/0 sec, 0.002068/0 sec, 0.030617/0 sec, 0.025141/0 sec, 0.018537/0 sec, 0.023934/0 sec, 0.009989/0 sec, 0.039177/0 sec, 0.013306/0 sec )
[LOG] Nr of iterations: 162 (12, 16, 6, 8, 9, 31, 6, 10, 15, 5, 7, 3, 29, 5 )
[LOG] Total clause computation time: 0.076379/0 sec (0.006288/0.006288 sec, 0.004374/0.004374 sec, 0.00437/0.00437 sec, 0.001395/0.001395 sec, 0.002463/0.002463 sec, 0.010463/0.010463 sec, 0.000703/0.000703 sec, 0.011105/0.011105 sec, 0.008269/0.008269 sec, 0.005539/0.005539 sec, 0.004375/0.004375 sec, 0.00176/0.00176 sec, 0.012471/0.012471 sec, 0.002804/0.002804 sec )
[LOG] Total clause minimization time: 0.174884/0 sec (0.011249/0.011249 sec, 0.00818/0.00818 sec, 0.00506/0.00506 sec, 0.005191/0.005191 sec, 0.006568/0.006568 sec, 0.023241/0.023241 sec, 0.001337/0.001337 sec, 0.019466/0.019466 sec, 0.016813/0.016813 sec, 0.012978/0.012978 sec, 0.019531/0.019531 sec, 0.008216/0.008216 sec, 0.02658/0.02658 sec, 0.010474/0.010474 sec )
[LOG] Total clause size reduction: 3075 --> 383 (429 --> 27, 570 --> 33, 185 --> 8, 252 --> 13, 280 --> 29, 1020 --> 90, 165 --> 9, 20 --> 20, 33 --> 33, 8 --> 8, 13 --> 13, 5 --> 5, 86 --> 86, 9 --> 9 )
[LOG] Average clause size reduction: 18.9815 --> 2.3642 (35.75 --> 2.25, 35.625 --> 2.0625, 30.8333 --> 1.33333, 31.5 --> 1.625, 31.1111 --> 3.22222, 32.9032 --> 2.90323, 27.5 --> 1.5, 2 --> 2, 2.2 --> 2.2, 1.6 --> 1.6, 1.85714 --> 1.85714, 1.66667 --> 1.66667, 2.96552 --> 2.96552, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.281172 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.63 sec (Real time) / 0.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 319 6 26 1 280
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 0.931123 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 185 new AND gates.
[LOG] Size before ABC: 289 AND gates.
[LOG] Size after ABC: 184 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.870618/1 sec (0.042406/0 sec, 0.025023/0 sec, 0.011087/0 sec, 0.009673/0 sec, 0.007314/0 sec, 0.015176/0 sec, 0.079148/0 sec, 0.09218/0 sec, 0.002806/0 sec, 0.08649/0 sec, 0.047697/0 sec, 0.06323/0 sec, 0.052059/0 sec, 0.045387/0 sec, 0.065373/1 sec, 0.046181/0 sec, 0.130044/0 sec, 0.049344/0 sec )
[LOG] Nr of iterations: 225 (13, 12, 6, 5, 5, 9, 8, 58, 6, 10, 11, 5, 4, 4, 5, 4, 55, 5 )
[LOG] Total clause computation time: 0.254679/0 sec (0.018082/0.018082 sec, 0.012506/0.012506 sec, 0.001063/0.001063 sec, 0.000754/0.000754 sec, 0.00077/0.00077 sec, 0.005665/0.005665 sec, 0.029918/0.029918 sec, 0.027658/0.027658 sec, 0.000998/0.000998 sec, 0.023149/0.023149 sec, 0.020346/0.020346 sec, 0.011044/0.011044 sec, 0.009274/0.009274 sec, 0.00923/0.00923 sec, 0.017367/0.017367 sec, 0.01159/0.01159 sec, 0.048002/0.048002 sec, 0.007263/0.007263 sec )
[LOG] Total clause minimization time: 0.61468/1 sec (0.024231/0.024231 sec, 0.012447/0.012447 sec, 0.009999/0.009999 sec, 0.008895/0.008895 sec, 0.006525/0.006525 sec, 0.009447/0.009447 sec, 0.049172/0.049172 sec, 0.064125/0.064125 sec, 0.001783/0.001783 sec, 0.063291/0.063291 sec, 0.027305/0.027305 sec, 0.052169/0.052169 sec, 0.042761/0.042761 sec, 0.036139/0.036139 sec, 0.047985/0.047985 sec, 0.034573/0.034573 sec, 0.081771/0.081771 sec, 0.042062/0.042062 sec )
[LOG] Total clause size reduction: 4917 --> 633 (552 --> 33, 495 --> 27, 220 --> 7, 172 --> 7, 168 --> 6, 328 --> 25, 280 --> 28, 2223 --> 203, 190 --> 8, 23 --> 23, 27 --> 27, 7 --> 7, 7 --> 7, 6 --> 6, 11 --> 11, 10 --> 10, 190 --> 190, 8 --> 8 )
[LOG] Average clause size reduction: 21.8533 --> 2.81333 (42.4615 --> 2.53846, 41.25 --> 2.25, 36.6667 --> 1.16667, 34.4 --> 1.4, 33.6 --> 1.2, 36.4444 --> 2.77778, 35 --> 3.5, 38.3276 --> 3.5, 31.6667 --> 1.33333, 2.3 --> 2.3, 2.45455 --> 2.45455, 1.4 --> 1.4, 1.75 --> 1.75, 1.5 --> 1.5, 2.2 --> 2.2, 2.5 --> 2.5, 3.45455 --> 3.45455, 1.6 --> 1.6 )
[LOG] Overall execution time: 0.933848 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.09 sec (Real time) / 1.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.15 sec (Real time) / 1.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 430 7 30 1 385
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 7.72075 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 702 new AND gates.
[LOG] Size before ABC: 1339 AND gates.
[LOG] Size after ABC: 701 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.53834/8 sec (0.020912/0 sec, 0.009869/0 sec, 0.423872/1 sec, 0.114579/0 sec, 0.078896/0 sec, 0.068868/0 sec, 0.224089/0 sec, 0.356292/1 sec, 0.421629/0 sec, 0.37537/0 sec, 0.781608/1 sec, 0.518044/1 sec, 0.749027/1 sec, 0.545035/0 sec, 0.488125/1 sec, 0.402727/0 sec, 0.524762/0 sec, 0.541949/1 sec, 0.476405/1 sec, 0.41628/0 sec )
[LOG] Nr of iterations: 758 (6, 9, 101, 23, 17, 17, 19, 90, 69, 54, 5, 7, 100, 12, 9, 13, 18, 88, 51, 50 )
[LOG] Total clause computation time: 1.47017/0 sec (0.003561/0.003561 sec, 0.00221/0.00221 sec, 0.07813/0.07813 sec, 0.034286/0.034286 sec, 0.021557/0.021557 sec, 0.012058/0.012058 sec, 0.131169/0.131169 sec, 0.087441/0.087441 sec, 0.091651/0.091651 sec, 0.077886/0.077886 sec, 0.098849/0.098849 sec, 0.132739/0.132739 sec, 0.13267/0.13267 sec, 0.068939/0.068939 sec, 0.038108/0.038108 sec, 0.040761/0.040761 sec, 0.133894/0.133894 sec, 0.179178/0.179178 sec, 0.056035/0.056035 sec, 0.049052/0.049052 sec )
[LOG] Total clause minimization time: 6.06263/7 sec (0.017322/0.017322 sec, 0.007607/0.007607 sec, 0.344823/0.344823 sec, 0.080127/0.080127 sec, 0.057201/0.057201 sec, 0.056691/0.056691 sec, 0.092749/0.092749 sec, 0.268124/0.268124 sec, 0.329376/0.329376 sec, 0.297067/0.297067 sec, 0.682702/0.682702 sec, 0.385248/0.385248 sec, 0.615723/0.615723 sec, 0.476011/0.476011 sec, 0.449955/0.449955 sec, 0.361885/0.361885 sec, 0.390742/0.390742 sec, 0.362239/0.362239 sec, 0.420067/0.420067 sec, 0.36697/0.36697 sec )
[LOG] Total clause size reduction: 19367 --> 2972 (255 --> 8, 400 --> 23, 4900 --> 495, 1056 --> 74, 752 --> 56, 736 --> 50, 810 --> 76, 3916 --> 376, 2924 --> 309, 2226 --> 166, 8 --> 8, 19 --> 19, 495 --> 466, 30 --> 30, 21 --> 21, 34 --> 34, 76 --> 76, 366 --> 366, 191 --> 167, 152 --> 152 )
[LOG] Average clause size reduction: 25.5501 --> 3.92084 (42.5 --> 1.33333, 44.4444 --> 2.55556, 48.5149 --> 4.90099, 45.913 --> 3.21739, 44.2353 --> 3.29412, 43.2941 --> 2.94118, 42.6316 --> 4, 43.5111 --> 4.17778, 42.3768 --> 4.47826, 41.2222 --> 3.07407, 1.6 --> 1.6, 2.71429 --> 2.71429, 4.95 --> 4.66, 2.5 --> 2.5, 2.33333 --> 2.33333, 2.61538 --> 2.61538, 4.22222 --> 4.22222, 4.15909 --> 4.15909, 3.7451 --> 3.27451, 3.04 --> 3.04 )
[LOG] Overall execution time: 7.72448 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.67 sec (Real time) / 7.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.97 sec (Real time) / 7.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 987 8 33 1 937
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 38.2511 sec CPU time.
[LOG] Relation determinization time: 39 sec real time.
[LOG] Final circuit size: 1491 new AND gates.
[LOG] Size before ABC: 2971 AND gates.
[LOG] Size after ABC: 1491 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 37.7627/36 sec (0.036763/0 sec, 0.03934/0 sec, 1.66915/1 sec, 0.272169/1 sec, 0.272637/0 sec, 0.209632/0 sec, 0.187167/0 sec, 0.865234/1 sec, 1.24695/1 sec, 5.02314/5 sec, 3.4157/4 sec, 1.66363/1 sec, 2.93295/2 sec, 1.53086/2 sec, 2.65496/3 sec, 2.62677/2 sec, 1.54223/2 sec, 1.86623/2 sec, 2.20556/2 sec, 1.57153/1 sec, 1.25093/2 sec, 1.92482/2 sec, 1.79341/1 sec, 0.960976/1 sec )
[LOG] Nr of iterations: 1359 (6, 16, 218, 25, 20, 18, 23, 19, 35, 233, 99, 22, 5, 8, 192, 24, 18, 17, 22, 18, 28, 178, 98, 17 )
[LOG] Total clause computation time: 6.49257/7 sec (0.003732/0.003732 sec, 0.008936/0.008936 sec, 0.332268/0.332268 sec, 0.046344/0.046344 sec, 0.058664/0.058664 sec, 0.060567/0.060567 sec, 0.05734/0.05734 sec, 0.495854/0.495854 sec, 0.51544/0.51544 sec, 1.09006/1.09006 sec, 0.298912/0.298912 sec, 0.176385/0.176385 sec, 0.367713/0.367713 sec, 0.368426/0.368426 sec, 0.384834/0.384834 sec, 0.280548/0.280548 sec, 0.180192/0.180192 sec, 0.196293/0.196293 sec, 0.137198/0.137198 sec, 0.412411/0.412411 sec, 0.454852/0.454852 sec, 0.303831/0.303831 sec, 0.166715/0.166715 sec, 0.095056/0.095056 sec )
[LOG] Total clause minimization time: 31.2551/29 sec (0.032997/0.032997 sec, 0.030282/0.030282 sec, 1.33438/1.33438 sec, 0.225609/0.225609 sec, 0.213772/0.213772 sec, 0.148919/0.148919 sec, 0.129638/0.129638 sec, 0.369141/0.369141 sec, 0.731034/0.731034 sec, 3.92998/3.92998 sec, 3.11581/3.11581 sec, 1.487/1.487 sec, 2.56514/2.56514 sec, 1.16231/1.16231 sec, 2.26796/2.26796 sec, 2.34594/2.34594 sec, 1.36184/1.36184 sec, 1.66968/1.66968 sec, 2.0681/2.0681 sec, 1.15888/1.15888 sec, 0.795753/0.795753 sec, 1.61932/1.61932 sec, 1.6259/1.6259 sec, 0.865746/0.865746 sec )
[LOG] Total clause size reduction: 40760 --> 7397 (290 --> 8, 855 --> 58, 12152 --> 1458, 1320 --> 85, 1026 --> 59, 901 --> 55, 1144 --> 64, 918 --> 92, 1700 --> 200, 11368 --> 1899, 4704 --> 372, 987 --> 76, 8 --> 8, 23 --> 23, 1197 --> 1128, 85 --> 82, 53 --> 53, 55 --> 54, 64 --> 62, 92 --> 92, 139 --> 139, 1253 --> 904, 372 --> 372, 54 --> 54 )
[LOG] Average clause size reduction: 29.9926 --> 5.44297 (48.3333 --> 1.33333, 53.4375 --> 3.625, 55.7431 --> 6.68807, 52.8 --> 3.4, 51.3 --> 2.95, 50.0556 --> 3.05556, 49.7391 --> 2.78261, 48.3158 --> 4.84211, 48.5714 --> 5.71429, 48.7897 --> 8.15021, 47.5152 --> 3.75758, 44.8636 --> 3.45455, 1.6 --> 1.6, 2.875 --> 2.875, 6.23438 --> 5.875, 3.54167 --> 3.41667, 2.94444 --> 2.94444, 3.23529 --> 3.17647, 2.90909 --> 2.81818, 5.11111 --> 5.11111, 4.96429 --> 4.96429, 7.03933 --> 5.07865, 3.79592 --> 3.79592, 3.17647 --> 3.17647 )
[LOG] Overall execution time: 38.2574 sec CPU time.
[LOG] Overall execution time: 39 sec real time.
Synthesis time: 38.67 sec (Real time) / 38.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 31.00 sec (Real time) / 30.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1821 9 37 1 1763
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 177.297 sec CPU time.
[LOG] Relation determinization time: 179 sec real time.
[LOG] Final circuit size: 2661 new AND gates.
[LOG] Size before ABC: 5635 AND gates.
[LOG] Size after ABC: 2661 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 175.922/176 sec (0.060133/0 sec, 0.037871/0 sec, 6.72262/7 sec, 1.02438/1 sec, 1.28761/1 sec, 1.06783/1 sec, 0.808308/1 sec, 0.786029/1 sec, 4.38675/4 sec, 4.49996/4 sec, 12.2933/13 sec, 11.9916/12 sec, 8.99174/9 sec, 18.9254/19 sec, 10.1841/10 sec, 17.3907/17 sec, 10.1734/11 sec, 10.3079/10 sec, 6.64393/7 sec, 6.80061/6 sec, 5.93978/6 sec, 7.53308/8 sec, 5.07634/5 sec, 8.6492/9 sec, 9.42297/9 sec, 4.91612/5 sec )
[LOG] Nr of iterations: 2118 (7, 11, 329, 18, 32, 20, 26, 24, 21, 19, 146, 420, 26, 6, 8, 328, 17, 30, 19, 25, 23, 19, 18, 139, 363, 24 )
[LOG] Total clause computation time: 30.6525/33 sec (0.005767/0.005767 sec, 0.008264/0.008264 sec, 1.4494/1.4494 sec, 0.223566/0.223566 sec, 0.311587/0.311587 sec, 0.251969/0.251969 sec, 0.070458/0.070458 sec, 0.213212/0.213212 sec, 2.26618/2.26618 sec, 1.73475/1.73475 sec, 1.57182/1.57182 sec, 2.08813/2.08813 sec, 2.45428/2.45428 sec, 1.98558/1.98558 sec, 4.0174/4.0174 sec, 2.02836/2.02836 sec, 0.742555/0.742555 sec, 0.710607/0.710607 sec, 0.485233/0.485233 sec, 0.66046/0.66046 sec, 0.383344/0.383344 sec, 1.7164/1.7164 sec, 1.62846/1.62846 sec, 1.27478/1.27478 sec, 1.5072/1.5072 sec, 0.862725/0.862725 sec )
[LOG] Total clause minimization time: 145.233/143 sec (0.054317/0.054317 sec, 0.029526/0.029526 sec, 5.26863/5.26863 sec, 0.800551/0.800551 sec, 0.975588/0.975588 sec, 0.815646/0.815646 sec, 0.737561/0.737561 sec, 0.572546/0.572546 sec, 2.12018/2.12018 sec, 2.76485/2.76485 sec, 10.719/10.719 sec, 9.8965/9.8965 sec, 6.53696/6.53696 sec, 16.9397/16.9397 sec, 6.16657/6.16657 sec, 15.3554/15.3554 sec, 9.43047/9.43047 sec, 9.59674/9.59674 sec, 6.15833/6.15833 sec, 6.13972/6.13972 sec, 5.55606/5.55606 sec, 5.81623/5.81623 sec, 3.44748/3.44748 sec, 7.37161/7.37161 sec, 7.90955/7.90955 sec, 4.05295/4.05295 sec )
[LOG] Total clause size reduction: 67245 --> 13194 (378 --> 10, 620 --> 32, 20008 --> 2448, 1020 --> 57, 1829 --> 98, 1102 --> 62, 1425 --> 80, 1288 --> 66, 1100 --> 123, 972 --> 111, 7685 --> 824, 21788 --> 3561, 1275 --> 87, 10 --> 10, 21 --> 21, 2448 --> 2367, 57 --> 56, 91 --> 89, 62 --> 61, 80 --> 78, 66 --> 64, 109 --> 109, 111 --> 111, 758 --> 670, 2860 --> 1917, 82 --> 82 )
[LOG] Average clause size reduction: 31.7493 --> 6.22946 (54 --> 1.42857, 56.3636 --> 2.90909, 60.8146 --> 7.44073, 56.6667 --> 3.16667, 57.1562 --> 3.0625, 55.1 --> 3.1, 54.8077 --> 3.07692, 53.6667 --> 2.75, 52.381 --> 5.85714, 51.1579 --> 5.84211, 52.637 --> 5.64384, 51.8762 --> 8.47857, 49.0385 --> 3.34615, 1.66667 --> 1.66667, 2.625 --> 2.625, 7.46341 --> 7.21646, 3.35294 --> 3.29412, 3.03333 --> 2.96667, 3.26316 --> 3.21053, 3.2 --> 3.12, 2.86957 --> 2.78261, 5.73684 --> 5.73684, 6.16667 --> 6.16667, 5.45324 --> 4.82014, 7.87879 --> 5.28099, 3.41667 --> 3.41667 )
[LOG] Overall execution time: 177.307 sec CPU time.
[LOG] Overall execution time: 179 sec real time.
Synthesis time: 178.22 sec (Real time) / 177.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.42 sec (Real time) / 1.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 98.33 sec (Real time) / 97.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 3033 10 40 1 2970
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 951.395 sec CPU time.
[LOG] Relation determinization time: 956 sec real time.
[LOG] Final circuit size: 11427 new AND gates.
[LOG] Size before ABC: 26882 AND gates.
[LOG] Size after ABC: 11427 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 948.042/950 sec (0.160646/0 sec, 0.085645/0 sec, 40.4393/40 sec, 3.69087/4 sec, 4.66056/5 sec, 4.46445/4 sec, 3.82458/4 sec, 3.6093/4 sec, 16.1795/16 sec, 4.00851/4 sec, 58.2705/58 sec, 58.846/59 sec, 78.0072/79 sec, 42.0938/42 sec, 86.5166/87 sec, 46.7449/47 sec, 70.1175/70 sec, 55.7113/56 sec, 44.352/44 sec, 30.0951/30 sec, 24.2179/25 sec, 28.6685/28 sec, 35.4867/36 sec, 32.7688/33 sec, 66.0837/66 sec, 37.2039/37 sec, 50.1475/51 sec, 21.5869/21 sec )
[LOG] Nr of iterations: 7212 (8, 12, 817, 24, 20, 37, 29, 25, 33, 26, 1255, 545, 763, 34, 6, 7, 816, 23, 19, 36, 28, 23, 32, 24, 1254, 527, 762, 27 )
[LOG] Total clause computation time: 159.27/148 sec (0.012642/0.012642 sec, 0.018367/0.018367 sec, 4.29513/4.29513 sec, 0.460722/0.460722 sec, 1.22787/1.22787 sec, 0.40097/0.40097 sec, 0.664435/0.664435 sec, 0.476827/0.476827 sec, 6.75493/6.75493 sec, 0.485963/0.485963 sec, 8.75255/8.75255 sec, 10.2088/10.2088 sec, 11.2769/11.2769 sec, 16.3126/16.3126 sec, 14.7374/14.7374 sec, 14.4868/14.4868 sec, 6.88196/6.88196 sec, 3.45396/3.45396 sec, 2.41053/2.41053 sec, 1.6865/1.6865 sec, 2.74119/2.74119 sec, 2.80245/2.80245 sec, 7.4475/7.4475 sec, 1.8708/1.8708 sec, 12.1832/12.1832 sec, 9.14946/9.14946 sec, 9.59771/9.59771 sec, 8.4715/8.4715 sec )
[LOG] Total clause minimization time: 788.481/802 sec (0.147916/0.147916 sec, 0.067174/0.067174 sec, 36.1268/36.1268 sec, 3.22971/3.22971 sec, 3.43231/3.43231 sec, 4.06286/4.06286 sec, 3.15938/3.15938 sec, 3.13209/3.13209 sec, 9.42383/9.42383 sec, 3.52215/3.52215 sec, 49.4934/49.4934 sec, 48.6246/48.6246 sec, 66.7119/66.7119 sec, 25.7804/25.7804 sec, 71.779/71.779 sec, 32.258/32.258 sec, 63.1975/63.1975 sec, 52.2568/52.2568 sec, 41.941/41.941 sec, 28.4078/28.4078 sec, 21.476/21.476 sec, 25.8655/25.8655 sec, 28.0383/28.0383 sec, 30.8975/30.8975 sec, 53.8045/53.8045 sec, 28.0277/28.0277 sec, 40.5023/40.5023 sec, 13.1147/13.1147 sec )
[LOG] Total clause size reduction: 245549 --> 57930 (476 --> 14, 737 --> 45, 53856 --> 7418, 1495 --> 82, 1216 --> 64, 2268 --> 137, 1736 --> 96, 1464 --> 79, 1920 --> 243, 1475 --> 66, 72732 --> 10139, 31008 --> 5067, 42672 --> 7466, 1815 --> 132, 10 --> 10, 21 --> 21, 7418 --> 5810, 82 --> 81, 64 --> 64, 137 --> 132, 96 --> 96, 68 --> 68, 243 --> 233, 61 --> 59, 10139 --> 10139, 4772 --> 3962, 7466 --> 6105, 102 --> 102 )
[LOG] Average clause size reduction: 34.0473 --> 8.03245 (59.5 --> 1.75, 61.4167 --> 3.75, 65.9192 --> 9.07956, 62.2917 --> 3.41667, 60.8 --> 3.2, 61.2973 --> 3.7027, 59.8621 --> 3.31034, 58.56 --> 3.16, 58.1818 --> 7.36364, 56.7308 --> 2.53846, 57.9538 --> 8.07888, 56.8954 --> 9.29725, 55.9266 --> 9.78506, 53.3824 --> 3.88235, 1.66667 --> 1.66667, 3 --> 3, 9.09069 --> 7.1201, 3.56522 --> 3.52174, 3.36842 --> 3.36842, 3.80556 --> 3.66667, 3.42857 --> 3.42857, 2.95652 --> 2.95652, 7.59375 --> 7.28125, 2.54167 --> 2.45833, 8.08533 --> 8.08533, 9.05503 --> 7.51803, 9.7979 --> 8.01181, 3.77778 --> 3.77778 )
[LOG] Overall execution time: 951.415 sec CPU time.
[LOG] Overall execution time: 956 sec real time.
Synthesis time: 955.75 sec (Real time) / 949.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.90 sec (Real time) / 7.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1302.27 sec (Real time) / 1299.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 11839 11 43 1 11771
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 2697.87 sec CPU time.
[LOG] Relation determinization time: 2704 sec real time.
[LOG] Final circuit size: 2497 new AND gates.
[LOG] Size before ABC: 5063 AND gates.
[LOG] Size after ABC: 2497 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2690.18/2696 sec (0.260419/0 sec, 0.133293/0 sec, 157.697/158 sec, 22.577/23 sec, 25.1817/25 sec, 14.3471/15 sec, 13.4998/13 sec, 16.6671/17 sec, 57.3827/57 sec, 20.2254/21 sec, 62.0213/62 sec, 12.6483/12 sec, 97.5338/98 sec, 92.11/92 sec, 44.872/45 sec, 211.568/212 sec, 295.249/296 sec, 224.047/225 sec, 109.639/110 sec, 112.264/112 sec, 116.927/118 sec, 124.163/124 sec, 132.262/133 sec, 109.389/109 sec, 154.736/155 sec, 75.8459/76 sec, 152.362/153 sec, 76.4275/76 sec, 88.6302/89 sec, 69.5127/70 sec )
[LOG] Nr of iterations: 3360 (8, 10, 1479, 24, 25, 34, 23, 32, 36, 31, 75, 35, 172, 190, 121, 7, 6, 351, 19, 21, 33, 20, 31, 31, 30, 74, 33, 134, 164, 111 )
[LOG] Total clause computation time: 367.952/375 sec (0.022141/0.022141 sec, 0.024197/0.024197 sec, 27.1112/27.1112 sec, 8.2862/8.2862 sec, 8.17662/8.17662 sec, 2.30333/2.30333 sec, 4.17903/4.17903 sec, 2.61704/2.61704 sec, 27.713/27.713 sec, 3.41936/3.41936 sec, 17.6183/17.6183 sec, 2.07141/2.07141 sec, 18.7075/18.7075 sec, 9.50827/9.50827 sec, 6.58284/6.58284 sec, 46.9843/46.9843 sec, 45.1091/45.1091 sec, 19.2834/19.2834 sec, 13.6407/13.6407 sec, 8.50841/8.50841 sec, 9.06902/9.06902 sec, 7.18453/7.18453 sec, 6.47898/6.47898 sec, 23.3005/23.3005 sec, 5.40657/5.40657 sec, 20.8262/20.8262 sec, 4.03327/4.03327 sec, 8.66892/8.66892 sec, 3.71519/3.71519 sec, 7.40236/7.40236 sec )
[LOG] Total clause minimization time: 2322.11/2321 sec (0.238193/0.238193 sec, 0.108978/0.108978 sec, 130.55/130.55 sec, 14.2902/14.2902 sec, 17.0045/17.0045 sec, 12.0432/12.0432 sec, 9.32036/9.32036 sec, 14.0495/14.0495 sec, 29.6688/29.6688 sec, 16.8054/16.8054 sec, 44.4014/44.4014 sec, 10.5763/10.5763 sec, 78.8224/78.8224 sec, 82.5977/82.5977 sec, 38.2869/38.2869 sec, 164.583/164.583 sec, 250.139/250.139 sec, 204.723/204.723 sec, 95.9978/95.9978 sec, 103.755/103.755 sec, 107.857/107.857 sec, 116.978/116.978 sec, 125.782/125.782 sec, 86.088/86.088 sec, 149.329/149.329 sec, 55.0171/55.0171 sec, 148.328/148.328 sec, 67.7538/67.7538 sec, 84.9093/84.9093 sec, 62.1071/62.1071 sec )
[LOG] Total clause size reduction: 162828 --> 24512 (518 --> 11, 657 --> 36, 106416 --> 15084, 1633 --> 109, 1680 --> 106, 2277 --> 120, 1496 --> 92, 2077 --> 135, 2310 --> 260, 1950 --> 125, 4736 --> 466, 2142 --> 101, 10602 --> 1180, 11529 --> 1072, 7200 --> 552, 11 --> 11, 18 --> 18, 2146 --> 1968, 65 --> 65, 74 --> 72, 120 --> 117, 65 --> 63, 135 --> 129, 203 --> 199, 125 --> 123, 466 --> 461, 90 --> 90, 766 --> 615, 837 --> 648, 484 --> 484 )
[LOG] Average clause size reduction: 48.4607 --> 7.29524 (64.75 --> 1.375, 65.7 --> 3.6, 71.9513 --> 10.1988, 68.0417 --> 4.54167, 67.2 --> 4.24, 66.9706 --> 3.52941, 65.0435 --> 4, 64.9062 --> 4.21875, 64.1667 --> 7.22222, 62.9032 --> 4.03226, 63.1467 --> 6.21333, 61.2 --> 2.88571, 61.6395 --> 6.86047, 60.6789 --> 5.64211, 59.5041 --> 4.56198, 1.57143 --> 1.57143, 3 --> 3, 6.11396 --> 5.60684, 3.42105 --> 3.42105, 3.52381 --> 3.42857, 3.63636 --> 3.54545, 3.25 --> 3.15, 4.35484 --> 4.16129, 6.54839 --> 6.41935, 4.16667 --> 4.1, 6.2973 --> 6.22973, 2.72727 --> 2.72727, 5.71642 --> 4.58955, 5.10366 --> 3.95122, 4.36036 --> 4.36036 )
[LOG] Overall execution time: 2697.91 sec CPU time.
[LOG] Overall execution time: 2704 sec real time.
Synthesis time: 2703.89 sec (Real time) / 2686.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.97 sec (Real time) / 0.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 264.18 sec (Real time) / 263.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 2955 12 47 1 2881
=====================  genbuf9f9y.aag =====================
Synthesis time: 10000.19 sec (Real time) / 9954.85 sec (User CPU time)
Timeout: 1
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.14 sec (Real time) / 9965.80 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 5.01626 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1653 new AND gates.
[LOG] Size before ABC: 3017 AND gates.
[LOG] Size after ABC: 1651 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.97788/5 sec (0.003481/0 sec, 0.034555/0 sec, 0.046766/0 sec, 0.001394/0 sec, 0.020114/0 sec, 0.004745/0 sec, 1.11262/1 sec, 0.533412/1 sec, 0.371655/0 sec, 0.282471/0 sec, 0.328504/1 sec, 0.169576/0 sec, 0.241326/0 sec, 0.211715/0 sec, 1.02355/1 sec, 0.591993/1 sec )
[LOG] Nr of iterations: 1001 (7, 12, 15, 4, 10, 8, 360, 108, 4, 4, 12, 3, 7, 7, 336, 104 )
[LOG] Total clause computation time: 1.5936/0 sec (0.001189/0.001189 sec, 0.010039/0.010039 sec, 0.010475/0.010475 sec, 0.000469/0.000469 sec, 0.008645/0.008645 sec, 0.001119/0.001119 sec, 0.196672/0.196672 sec, 0.102241/0.102241 sec, 0.221215/0.221215 sec, 0.23861/0.23861 sec, 0.142799/0.142799 sec, 0.108704/0.108704 sec, 0.089677/0.089677 sec, 0.147519/0.147519 sec, 0.164352/0.164352 sec, 0.149876/0.149876 sec )
[LOG] Total clause minimization time: 3.374/5 sec (0.002252/0.002252 sec, 0.024393/0.024393 sec, 0.036194/0.036194 sec, 0.000907/0.000907 sec, 0.011403/0.011403 sec, 0.003576/0.003576 sec, 0.911574/0.911574 sec, 0.429424/0.429424 sec, 0.150397/0.150397 sec, 0.043824/0.043824 sec, 0.185637/0.185637 sec, 0.060853/0.060853 sec, 0.151612/0.151612 sec, 0.06416/0.06416 sec, 0.856421/0.856421 sec, 0.441375/0.441375 sec )
[LOG] Total clause size reduction: 22258 --> 6471 (258 --> 14, 462 --> 68, 574 --> 43, 120 --> 5, 351 --> 27, 266 --> 22, 13283 --> 2634, 3852 --> 641, 7 --> 7, 16 --> 16, 32 --> 32, 5 --> 5, 15 --> 13, 22 --> 22, 2385 --> 2312, 610 --> 610 )
[LOG] Average clause size reduction: 22.2358 --> 6.46454 (36.8571 --> 2, 38.5 --> 5.66667, 38.2667 --> 2.86667, 30 --> 1.25, 35.1 --> 2.7, 33.25 --> 2.75, 36.8972 --> 7.31667, 35.6667 --> 5.93519, 1.75 --> 1.75, 4 --> 4, 2.66667 --> 2.66667, 1.66667 --> 1.66667, 2.14286 --> 1.85714, 3.14286 --> 3.14286, 7.09821 --> 6.88095, 5.86538 --> 5.86538 )
[LOG] Overall execution time: 5.01852 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.36 sec (Real time) / 5.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.77 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.80 sec (Real time) / 5.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1871 7 28 1 1830
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 35.3674 sec CPU time.
[LOG] Relation determinization time: 36 sec real time.
[LOG] Final circuit size: 3882 new AND gates.
[LOG] Size before ABC: 8135 AND gates.
[LOG] Size after ABC: 3881 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 35.2385/35 sec (0.003959/0 sec, 0.150072/0 sec, 0.004426/0 sec, 1.98267/2 sec, 0.009387/0 sec, 1.54187/2 sec, 2.61527/2 sec, 1.59927/2 sec, 6.33368/6 sec, 1.24175/2 sec, 1.58233/1 sec, 1.38452/2 sec, 1.15522/1 sec, 4.19983/4 sec, 1.05236/1 sec, 1.75658/2 sec, 1.85635/2 sec, 1.7767/1 sec, 3.45488/4 sec, 1.53735/1 sec )
[LOG] Nr of iterations: 2906 (6, 17, 5, 519, 9, 181, 258, 142, 334, 87, 5, 10, 4, 506, 7, 173, 88, 139, 332, 84 )
[LOG] Total clause computation time: 8.92917/10 sec (0.001299/0.001299 sec, 0.04121/0.04121 sec, 0.002237/0.002237 sec, 0.247149/0.247149 sec, 0.003087/0.003087 sec, 0.223708/0.223708 sec, 0.369429/0.369429 sec, 0.16682/0.16682 sec, 1.15779/1.15779 sec, 0.261558/0.261558 sec, 0.881588/0.881588 sec, 0.904155/0.904155 sec, 0.693154/0.693154 sec, 0.90178/0.90178 sec, 0.605288/0.605288 sec, 0.295618/0.295618 sec, 0.646584/0.646584 sec, 0.232578/0.232578 sec, 0.63446/0.63446 sec, 0.659673/0.659673 sec )
[LOG] Total clause minimization time: 26.2747/25 sec (0.002625/0.002625 sec, 0.108697/0.108697 sec, 0.002166/0.002166 sec, 1.7281/1.7281 sec, 0.006252/0.006252 sec, 1.31627/1.31627 sec, 2.24253/2.24253 sec, 1.43097/1.43097 sec, 5.17199/5.17199 sec, 0.978961/0.978961 sec, 0.700575/0.700575 sec, 0.480209/0.480209 sec, 0.461996/0.461996 sec, 3.29284/3.29284 sec, 0.446969/0.446969 sec, 1.45922/1.45922 sec, 1.20831/1.20831 sec, 1.54283/1.54283 sec, 2.81681/2.81681 sec, 0.876414/0.876414 sec )
[LOG] Total clause size reduction: 82895 --> 19477 (265 --> 9, 832 --> 91, 204 --> 7, 25900 --> 4644, 392 --> 16, 8640 --> 971, 12079 --> 2181, 6486 --> 719, 14985 --> 2121, 3784 --> 583, 9 --> 9, 43 --> 43, 7 --> 7, 4476 --> 3433, 13 --> 13, 900 --> 837, 507 --> 492, 700 --> 634, 2110 --> 2104, 563 --> 563 )
[LOG] Average clause size reduction: 28.5255 --> 6.70234 (44.1667 --> 1.5, 48.9412 --> 5.35294, 40.8 --> 1.4, 49.9037 --> 8.94798, 43.5556 --> 1.77778, 47.7348 --> 5.36464, 46.8178 --> 8.45349, 45.6761 --> 5.06338, 44.8653 --> 6.3503, 43.4943 --> 6.70115, 1.8 --> 1.8, 4.3 --> 4.3, 1.75 --> 1.75, 8.84585 --> 6.78458, 1.85714 --> 1.85714, 5.20231 --> 4.83815, 5.76136 --> 5.59091, 5.03597 --> 4.56115, 6.35542 --> 6.33735, 6.70238 --> 6.70238 )
[LOG] Overall execution time: 35.3706 sec CPU time.
[LOG] Overall execution time: 36 sec real time.
Synthesis time: 36.13 sec (Real time) / 35.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.52 sec (Real time) / 2.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 35.86 sec (Real time) / 35.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 4171 9 34 1 4119
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 2282.03 sec CPU time.
[LOG] Relation determinization time: 2294 sec real time.
[LOG] Final circuit size: 33391 new AND gates.
[LOG] Size before ABC: 74518 AND gates.
[LOG] Size after ABC: 33390 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 2281.61/2288 sec (0.007358/0 sec, 0.311141/0 sec, 0.006895/0 sec, 0.426305/1 sec, 0.008633/0 sec, 1.3209/1 sec, 0.034466/0 sec, 16.8248/17 sec, 80.0937/80 sec, 356.407/357 sec, 123.514/124 sec, 144.153/145 sec, 105.287/105 sec, 115.847/116 sec, 135.294/136 sec, 104.91/105 sec, 96.8735/97 sec, 96.4108/97 sec, 164.106/165 sec, 251.948/252 sec, 323.204/324 sec, 164.624/166 sec )
[LOG] Nr of iterations: 18180 (5, 10, 6, 21, 7, 155, 15, 1703, 3029, 3734, 639, 4, 9, 5, 16, 5, 22, 14, 1675, 2831, 3640, 635 )
[LOG] Total clause computation time: 703.89/706 sec (0.001773/0.001773 sec, 0.294403/0.294403 sec, 0.002247/0.002247 sec, 0.104644/0.104644 sec, 0.002397/0.002397 sec, 0.238275/0.238275 sec, 0.006862/0.006862 sec, 2.47753/2.47753 sec, 7.16124/7.16124 sec, 41.91/41.91 sec, 34.0688/34.0688 sec, 112.235/112.235 sec, 85.981/85.981 sec, 69.0483/69.0483 sec, 47.1531/47.1531 sec, 68.2701/68.2701 sec, 39.0869/39.0869 sec, 57.8678/57.8678 sec, 19.6533/19.6533 sec, 21.3313/21.3313 sec, 38.9255/38.9255 sec, 58.07/58.07 sec )
[LOG] Total clause minimization time: 1575.88/1577 sec (0.005558/0.005558 sec, 0.016648/0.016648 sec, 0.004619/0.004619 sec, 0.321448/0.321448 sec, 0.006198/0.006198 sec, 1.08087/1.08087 sec, 0.027487/0.027487 sec, 14.3235/14.3235 sec, 72.8821/72.8821 sec, 314.41/314.41 sec, 89.4299/89.4299 sec, 31.9182/31.9182 sec, 19.3058/19.3058 sec, 46.7989/46.7989 sec, 88.1401/88.1401 sec, 36.6395/36.6395 sec, 57.7857/57.7857 sec, 38.5426/38.5426 sec, 144.303/144.303 sec, 230.076/230.076 sec, 283.361/283.361 sec, 106.497/106.497 sec )
[LOG] Total clause size reduction: 561845 --> 159745 (240 --> 7, 531 --> 39, 290 --> 11, 1140 --> 101, 336 --> 14, 8470 --> 940, 756 --> 63, 90206 --> 14524, 157456 --> 25699, 190383 --> 38214, 31900 --> 5615, 7 --> 7, 39 --> 39, 11 --> 11, 65 --> 65, 9 --> 9, 46 --> 37, 63 --> 63, 14171 --> 12681, 23305 --> 20640, 36845 --> 35390, 5576 --> 5576 )
[LOG] Average clause size reduction: 30.9046 --> 8.78685 (48 --> 1.4, 53.1 --> 3.9, 48.3333 --> 1.83333, 54.2857 --> 4.80952, 48 --> 2, 54.6452 --> 6.06452, 50.4 --> 4.2, 52.9689 --> 8.52848, 51.9828 --> 8.48432, 50.9863 --> 10.2341, 49.9218 --> 8.78717, 1.75 --> 1.75, 4.33333 --> 4.33333, 2.2 --> 2.2, 4.0625 --> 4.0625, 1.8 --> 1.8, 2.09091 --> 1.68182, 4.5 --> 4.5, 8.4603 --> 7.57075, 8.23207 --> 7.29071, 10.1223 --> 9.72253, 8.7811 --> 8.7811 )
[LOG] Overall execution time: 2282.03 sec CPU time.
[LOG] Overall execution time: 2294 sec real time.
Synthesis time: 2294.14 sec (Real time) / 2279.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.16 sec (Real time) / 11.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2565.48 sec (Real time) / 2556.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 33729 11 38 1 33670
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 214.517 sec CPU time.
[LOG] Relation determinization time: 216 sec real time.
[LOG] Final circuit size: 8977 new AND gates.
[LOG] Size before ABC: 20466 AND gates.
[LOG] Size after ABC: 8977 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 214.105/214 sec (6.73191/7 sec, 11.743/11 sec, 16.4194/17 sec, 1.07167/1 sec, 8.14574/8 sec, 7.08275/7 sec, 9.17596/9 sec, 14.1461/15 sec, 34.7861/34 sec, 0.0499/0 sec, 1.99608/2 sec, 1.81034/2 sec, 0.024142/0 sec, 17.5482/18 sec, 11.7038/12 sec, 17.5287/17 sec, 3.64096/4 sec, 11.5031/11 sec, 8.7857/9 sec, 7.39187/8 sec, 6.21267/6 sec, 9.72181/10 sec, 2.47636/2 sec, 1.56224/2 sec, 1.4468/1 sec, 1.39971/1 sec )
[LOG] Nr of iterations: 6793 (690, 614, 880, 18, 285, 272, 316, 306, 232, 8, 8, 9, 4, 571, 507, 861, 17, 267, 265, 308, 101, 230, 7, 6, 8, 3 )
[LOG] Total clause computation time: 44.591/51 sec (0.871418/0.871418 sec, 2.42828/2.42828 sec, 2.15825/2.15825 sec, 0.953494/0.953494 sec, 0.706839/0.706839 sec, 0.638265/0.638265 sec, 0.849915/0.849915 sec, 1.78317/1.78317 sec, 7.89805/7.89805 sec, 0.01747/0.01747 sec, 1.94886/1.94886 sec, 0.484235/0.484235 sec, 0.00799/0.00799 sec, 5.71525/5.71525 sec, 1.21766/1.21766 sec, 3.74607/3.74607 sec, 2.55528/2.55528 sec, 1.00745/1.00745 sec, 0.804563/0.804563 sec, 0.961359/0.961359 sec, 1.77568/1.77568 sec, 2.44649/2.44649 sec, 1.23722/1.23722 sec, 0.893368/0.893368 sec, 0.583706/0.583706 sec, 0.900655/0.900655 sec )
[LOG] Total clause minimization time: 169.362/163 sec (5.84895/5.84895 sec, 9.30646/9.30646 sec, 14.2459/14.2459 sec, 0.117862/0.117862 sec, 7.43428/7.43428 sec, 6.44063/6.44063 sec, 8.32142/8.32142 sec, 12.3568/12.3568 sec, 26.8832/26.8832 sec, 0.032335/0.032335 sec, 0.047093/0.047093 sec, 1.32596/1.32596 sec, 0.016099/0.016099 sec, 11.8156/11.8156 sec, 10.4731/10.4731 sec, 13.7525/13.7525 sec, 1.08532/1.08532 sec, 10.4891/10.4891 sec, 7.97518/7.97518 sec, 6.42399/6.42399 sec, 4.43267/4.43267 sec, 7.26785/7.26785 sec, 1.23899/1.23899 sec, 0.668746/0.668746 sec, 0.862965/0.862965 sec, 0.498994/0.498994 sec )
[LOG] Total clause size reduction: 265998 --> 53403 (47541 --> 8794, 41684 --> 4563, 58893 --> 9744, 1122 --> 78, 18460 --> 1701, 17344 --> 1523, 19845 --> 1697, 18910 --> 3108, 14091 --> 1679, 420 --> 13, 413 --> 17, 464 --> 15, 171 --> 5, 6848 --> 5401, 3252 --> 2326, 9450 --> 6195, 78 --> 78, 1512 --> 1357, 1456 --> 1239, 1628 --> 1461, 704 --> 697, 1666 --> 1666, 13 --> 13, 13 --> 13, 15 --> 15, 5 --> 5 )
[LOG] Average clause size reduction: 39.1577 --> 7.86148 (68.9 --> 12.7449, 67.8893 --> 7.4316, 66.9239 --> 11.0727, 62.3333 --> 4.33333, 64.7719 --> 5.96842, 63.7647 --> 5.59926, 62.8006 --> 5.37025, 61.7974 --> 10.1569, 60.7371 --> 7.23707, 52.5 --> 1.625, 51.625 --> 2.125, 51.5556 --> 1.66667, 42.75 --> 1.25, 11.993 --> 9.45884, 6.4142 --> 4.58777, 10.9756 --> 7.19512, 4.58824 --> 4.58824, 5.66292 --> 5.0824, 5.49434 --> 4.67547, 5.28571 --> 4.74351, 6.9703 --> 6.90099, 7.24348 --> 7.24348, 1.85714 --> 1.85714, 2.16667 --> 2.16667, 1.875 --> 1.875, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 214.522 sec CPU time.
[LOG] Overall execution time: 217 sec real time.
Synthesis time: 216.74 sec (Real time) / 215.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.57 sec (Real time) / 6.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 516.00 sec (Real time) / 514.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 9391 13 43 1 9322
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 271.753 sec CPU time.
[LOG] Relation determinization time: 274 sec real time.
[LOG] Final circuit size: 11283 new AND gates.
[LOG] Size before ABC: 25955 AND gates.
[LOG] Size after ABC: 11283 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 271.245/272 sec (7.75183/8 sec, 14.7161/15 sec, 30.5365/30 sec, 3.34041/4 sec, 12.8609/13 sec, 10.8215/11 sec, 11.1149/11 sec, 10.6601/10 sec, 8.83462/9 sec, 32.1942/33 sec, 0.055219/0 sec, 0.043177/0 sec, 3.40767/3 sec, 0.048661/0 sec, 19.9319/20 sec, 18.0158/18 sec, 29.7651/30 sec, 3.85293/4 sec, 7.05659/7 sec, 6.54319/6 sec, 6.34/7 sec, 6.43657/6 sec, 5.58494/6 sec, 13.6781/14 sec, 2.51054/2 sec, 1.78167/2 sec, 1.67758/2 sec, 1.68481/1 sec )
[LOG] Nr of iterations: 8533 (820, 787, 1234, 25, 291, 294, 319, 272, 135, 368, 8, 7, 12, 6, 565, 571, 1190, 21, 285, 286, 297, 265, 85, 365, 7, 6, 8, 4 )
[LOG] Total clause computation time: 50.6844/55 sec (0.888231/0.888231 sec, 2.35154/2.35154 sec, 3.56533/3.56533 sec, 0.45195/0.45195 sec, 1.02535/1.02535 sec, 0.954129/0.954129 sec, 1.0523/1.0523 sec, 1.15833/1.15833 sec, 1.66013/1.66013 sec, 7.28363/7.28363 sec, 0.020216/0.020216 sec, 0.014218/0.014218 sec, 1.2178/1.2178 sec, 0.01535/0.01535 sec, 6.23918/6.23918 sec, 1.73837/1.73837 sec, 5.87747/5.87747 sec, 2.33952/2.33952 sec, 0.960873/0.960873 sec, 0.944493/0.944493 sec, 0.918773/0.918773 sec, 0.971852/0.971852 sec, 1.85873/1.85873 sec, 2.98655/2.98655 sec, 1.46317/1.46317 sec, 0.841444/0.841444 sec, 0.793613/0.793613 sec, 1.09182/1.09182 sec )
[LOG] Total clause minimization time: 220.312/217 sec (6.84905/6.84905 sec, 12.351/12.351 sec, 26.9462/26.9462 sec, 2.88793/2.88793 sec, 11.8304/11.8304 sec, 9.86252/9.86252 sec, 10.0575/10.0575 sec, 9.49699/9.49699 sec, 7.1717/7.1717 sec, 24.9033/24.9033 sec, 0.03492/0.03492 sec, 0.028891/0.028891 sec, 2.18967/2.18967 sec, 0.033222/0.033222 sec, 13.6669/13.6669 sec, 16.2558/16.2558 sec, 23.8188/23.8188 sec, 1.513/1.513 sec, 6.08787/6.08787 sec, 5.59114/5.59114 sec, 5.41398/5.41398 sec, 5.45768/5.45768 sec, 3.72346/3.72346 sec, 10.6761/10.6761 sec, 1.04724/1.04724 sec, 0.940102/0.940102 sec, 0.8838/0.8838 sec, 0.5929/0.5929 sec )
[LOG] Total clause size reduction: 366387 --> 68512 (62244 --> 10887, 58950 --> 6216, 91242 --> 14670, 1752 --> 120, 20880 --> 1622, 20803 --> 1619, 22260 --> 1912, 18699 --> 1501, 9112 --> 1197, 24589 --> 2755, 462 --> 13, 390 --> 11, 704 --> 24, 315 --> 10, 6849 --> 5520, 3546 --> 2539, 13931 --> 9148, 99 --> 99, 1565 --> 1331, 1536 --> 1332, 1690 --> 1414, 1432 --> 1236, 564 --> 563, 2727 --> 2727, 13 --> 13, 11 --> 11, 15 --> 15, 7 --> 7 )
[LOG] Average clause size reduction: 42.9377 --> 8.02906 (75.9073 --> 13.2768, 74.9047 --> 7.89835, 73.94 --> 11.8882, 70.08 --> 4.8, 71.7526 --> 5.57388, 70.7585 --> 5.5068, 69.7806 --> 5.99373, 68.7463 --> 5.51838, 67.4963 --> 8.86667, 66.8179 --> 7.48641, 57.75 --> 1.625, 55.7143 --> 1.57143, 58.6667 --> 2, 52.5 --> 1.66667, 12.1221 --> 9.76991, 6.21016 --> 4.44658, 11.7067 --> 7.68739, 4.71429 --> 4.71429, 5.49123 --> 4.67018, 5.37063 --> 4.65734, 5.69024 --> 4.76094, 5.40377 --> 4.66415, 6.63529 --> 6.62353, 7.47123 --> 7.47123, 1.85714 --> 1.85714, 1.83333 --> 1.83333, 1.875 --> 1.875, 1.75 --> 1.75 )
[LOG] Overall execution time: 271.759 sec CPU time.
[LOG] Overall execution time: 274 sec real time.
Synthesis time: 274.55 sec (Real time) / 272.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.96 sec (Real time) / 6.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 605.90 sec (Real time) / 604.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 11754 15 47 1 11678
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 471.833 sec CPU time.
[LOG] Relation determinization time: 476 sec real time.
[LOG] Final circuit size: 13892 new AND gates.
[LOG] Size before ABC: 31256 AND gates.
[LOG] Size after ABC: 13892 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 471.051/472 sec (11.4669/12 sec, 20.4353/20 sec, 35.6368/36 sec, 5.94622/6 sec, 16.7833/17 sec, 15.1602/15 sec, 13.5421/13 sec, 13.683/14 sec, 14.3359/14 sec, 23.1049/24 sec, 70.2482/70 sec, 0.148487/0 sec, 0.064468/0 sec, 0.075146/0 sec, 0.084274/0 sec, 32.8146/33 sec, 27.0324/27 sec, 41.3482/42 sec, 8.4029/8 sec, 15.888/16 sec, 11.0618/11 sec, 14.9583/15 sec, 10.2868/10 sec, 12.7328/13 sec, 13.8076/14 sec, 23.5395/24 sec, 5.87068/6 sec, 4.02269/4 sec, 4.67033/4 sec, 3.89909/4 sec )
[LOG] Nr of iterations: 10002 (803, 730, 1268, 30, 326, 345, 347, 308, 354, 363, 401, 9, 7, 8, 7, 625, 583, 1187, 25, 315, 336, 336, 289, 351, 233, 393, 6, 6, 7, 4 )
[LOG] Total clause computation time: 93.7236/102 sec (1.58565/1.58565 sec, 3.52485/3.52485 sec, 4.09695/4.09695 sec, 0.609088/0.609088 sec, 1.42792/1.42792 sec, 1.6753/1.6753 sec, 1.35887/1.35887 sec, 1.33616/1.33616 sec, 1.56019/1.56019 sec, 2.81736/2.81736 sec, 13.6109/13.6109 sec, 0.036898/0.036898 sec, 0.021697/0.021697 sec, 0.024676/0.024676 sec, 0.021909/0.021909 sec, 14.8737/14.8737 sec, 2.33664/2.33664 sec, 10.6771/10.6771 sec, 5.3074/5.3074 sec, 1.39324/1.39324 sec, 1.32807/1.32807 sec, 1.47887/1.47887 sec, 1.22619/1.22619 sec, 1.35657/1.35657 sec, 3.43213/3.43213 sec, 5.24852/5.24852 sec, 3.88142/3.88142 sec, 2.258/2.258 sec, 2.70038/2.70038 sec, 2.51685/2.51685 sec )
[LOG] Total clause minimization time: 377.007/370 sec (9.86743/9.86743 sec, 16.9/16.9 sec, 31.5154/31.5154 sec, 5.3365/5.3365 sec, 15.3502/15.3502 sec, 13.4796/13.4796 sec, 12.1781/12.1781 sec, 12.3419/12.3419 sec, 12.7705/12.7705 sec, 20.28/20.28 sec, 56.6289/56.6289 sec, 0.11145/0.11145 sec, 0.042696/0.042696 sec, 0.050382/0.050382 sec, 0.062274/0.062274 sec, 17.9117/17.9117 sec, 24.666/24.666 sec, 30.5799/30.5799 sec, 3.09495/3.09495 sec, 14.4843/14.4843 sec, 9.72447/9.72447 sec, 13.4691/13.4691 sec, 9.05192/9.05192 sec, 11.3676/11.3676 sec, 10.3639/10.3639 sec, 18.2726/18.2726 sec, 1.98914/1.98914 sec, 1.76456/1.76456 sec, 1.96982/1.96982 sec, 1.38216/1.38216 sec )
[LOG] Total clause size reduction: 463278 --> 79819 (67368 --> 10531, 60507 --> 5498, 103894 --> 15423, 2349 --> 147, 26000 --> 1813, 27176 --> 1932, 26988 --> 1910, 23639 --> 1755, 26828 --> 1913, 27150 --> 3952, 29600 --> 3624, 584 --> 26, 432 --> 11, 497 --> 13, 420 --> 15, 7579 --> 5747, 3679 --> 2709, 14053 --> 9302, 116 --> 116, 1704 --> 1493, 1841 --> 1613, 1801 --> 1642, 1559 --> 1406, 1890 --> 1621, 2069 --> 2052, 3513 --> 3513, 11 --> 11, 11 --> 11, 13 --> 13, 7 --> 7 )
[LOG] Average clause size reduction: 46.3185 --> 7.9803 (83.8954 --> 13.1146, 82.8863 --> 7.53151, 81.9353 --> 12.1632, 78.3 --> 4.9, 79.7546 --> 5.56135, 78.771 --> 5.6, 77.7752 --> 5.50432, 76.75 --> 5.69805, 75.7853 --> 5.40395, 74.7934 --> 10.8871, 73.8155 --> 9.03741, 64.8889 --> 2.88889, 61.7143 --> 1.57143, 62.125 --> 1.625, 60 --> 2.14286, 12.1264 --> 9.1952, 6.31046 --> 4.64666, 11.8391 --> 7.83656, 4.64 --> 4.64, 5.40952 --> 4.73968, 5.47917 --> 4.8006, 5.36012 --> 4.8869, 5.39446 --> 4.86505, 5.38462 --> 4.61823, 8.87983 --> 8.80687, 8.93893 --> 8.93893, 1.83333 --> 1.83333, 1.83333 --> 1.83333, 1.85714 --> 1.85714, 1.75 --> 1.75 )
[LOG] Overall execution time: 471.841 sec CPU time.
[LOG] Overall execution time: 476 sec real time.
Synthesis time: 475.41 sec (Real time) / 472.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.42 sec (Real time) / 7.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 601.58 sec (Real time) / 599.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 14425 17 52 1 14341
=====================  amba8c7y.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9954.47 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 1488.75 sec CPU time.
[LOG] Relation determinization time: 1498 sec real time.
[LOG] Final circuit size: 23774 new AND gates.
[LOG] Size before ABC: 56160 AND gates.
[LOG] Size after ABC: 23774 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 1487.12/1490 sec (27.3065/27 sec, 44.7728/45 sec, 90.7773/91 sec, 14.5637/14 sec, 47.4422/48 sec, 37.6433/38 sec, 38.313/38 sec, 36.3199/36 sec, 39.2478/40 sec, 38.9068/39 sec, 39.927/40 sec, 57.1908/57 sec, 239.315/240 sec, 0.268913/0 sec, 8.67089/9 sec, 26.0455/26 sec, 4.09534/4 sec, 0.056463/0 sec, 93.8085/94 sec, 80.7069/81 sec, 118.5/119 sec, 18.7473/19 sec, 26.9143/27 sec, 30.2832/30 sec, 27.5626/28 sec, 27.0113/27 sec, 29.8843/30 sec, 28.5296/28 sec, 35.9961/36 sec, 34.2009/35 sec, 98.7696/98 sec, 10.6414/11 sec, 9.857/10 sec, 11.3389/11 sec, 7.35269/8 sec, 6.15308/6 sec )
[LOG] Nr of iterations: 16411 (1274, 888, 2106, 36, 348, 354, 397, 369, 401, 410, 400, 337, 1169, 15, 15, 18, 11, 4, 1010, 797, 2013, 35, 342, 349, 385, 356, 382, 378, 389, 216, 1152, 13, 13, 16, 10, 3 )
[LOG] Total clause computation time: 245.525/249 sec (3.4071/3.4071 sec, 8.21676/8.21676 sec, 10.1149/10.1149 sec, 6.08905/6.08905 sec, 2.29452/2.29452 sec, 2.30896/2.30896 sec, 2.51718/2.51718 sec, 2.26624/2.26624 sec, 2.94374/2.94374 sec, 2.83365/2.83365 sec, 3.22314/3.22314 sec, 6.29256/6.29256 sec, 37.3605/37.3605 sec, 0.081145/0.081145 sec, 8.4101/8.4101 sec, 1.2194/1.2194 sec, 1.15889/1.15889 sec, 0.018896/0.018896 sec, 34.2725/34.2725 sec, 6.90101/6.90101 sec, 25.9194/25.9194 sec, 11.2485/11.2485 sec, 2.83524/2.83524 sec, 3.10563/3.10563 sec, 3.04472/3.04472 sec, 2.65842/2.65842 sec, 3.28476/3.28476 sec, 2.75008/2.75008 sec, 3.28558/3.28558 sec, 7.85957/7.85957 sec, 17.7266/17.7266 sec, 4.63645/4.63645 sec, 5.05709/5.05709 sec, 3.3275/3.3275 sec, 3.03219/3.03219 sec, 3.82346/3.82346 sec )
[LOG] Total clause minimization time: 1240.76/1241 sec (23.8719/23.8719 sec, 36.539/36.539 sec, 80.6095/80.6095 sec, 8.47379/8.47379 sec, 45.1411/45.1411 sec, 35.328/35.328 sec, 35.7887/35.7887 sec, 34.0473/34.0473 sec, 36.2967/36.2967 sec, 36.0658/36.0658 sec, 36.6967/36.6967 sec, 50.8899/50.8899 sec, 201.93/201.93 sec, 0.187559/0.187559 sec, 0.260468/0.260468 sec, 24.8257/24.8257 sec, 2.93624/2.93624 sec, 0.037501/0.037501 sec, 59.4461/59.4461 sec, 73.7411/73.7411 sec, 92.3036/92.3036 sec, 7.49787/7.49787 sec, 24.0628/24.0628 sec, 27.1625/27.1625 sec, 24.5016/24.5016 sec, 24.3391/24.3391 sec, 26.5839/26.5839 sec, 25.764/25.764 sec, 32.6953/32.6953 sec, 26.3296/26.3296 sec, 80.9433/80.9433 sec, 6.00471/6.00471 sec, 4.79964/4.79964 sec, 8.01108/8.01108 sec, 4.3203/4.3203 sec, 2.32955/2.32955 sec )
[LOG] Total clause size reduction: 882985 --> 140328 (127300 --> 19027, 87813 --> 7414, 206290 --> 28477, 3395 --> 178, 33312 --> 1995, 33535 --> 1965, 37224 --> 2342, 34224 --> 2112, 36800 --> 2192, 37219 --> 2326, 35910 --> 2066, 29904 --> 3618, 102784 --> 10296, 1218 --> 32, 1204 --> 39, 1445 --> 65, 840 --> 19, 249 --> 5, 13914 --> 11211, 5743 --> 3995, 26593 --> 16828, 178 --> 178, 1938 --> 1591, 1917 --> 1598, 2215 --> 1841, 1971 --> 1644, 1990 --> 1812, 1989 --> 1779, 1957 --> 1776, 1779 --> 1772, 9994 --> 9994, 25 --> 25, 34 --> 34, 58 --> 58, 19 --> 19, 5 --> 5 )
[LOG] Average clause size reduction: 53.8045 --> 8.55085 (99.9215 --> 14.9349, 98.8885 --> 8.3491, 97.9535 --> 13.5218, 94.3056 --> 4.94444, 95.7241 --> 5.73276, 94.7316 --> 5.55085, 93.7632 --> 5.89924, 92.748 --> 5.72358, 91.7706 --> 5.46633, 90.778 --> 5.67317, 89.775 --> 5.165, 88.7359 --> 10.7359, 87.9247 --> 8.80753, 81.2 --> 2.13333, 80.2667 --> 2.6, 80.2778 --> 3.61111, 76.3636 --> 1.72727, 62.25 --> 1.25, 13.7762 --> 11.1, 7.20577 --> 5.01255, 13.2106 --> 8.35966, 5.08571 --> 5.08571, 5.66667 --> 4.65205, 5.49284 --> 4.5788, 5.75325 --> 4.78182, 5.53652 --> 4.61798, 5.20942 --> 4.74346, 5.2619 --> 4.70635, 5.03085 --> 4.56555, 8.23611 --> 8.2037, 8.67535 --> 8.67535, 1.92308 --> 1.92308, 2.61538 --> 2.61538, 3.625 --> 3.625, 1.9 --> 1.9, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 1488.76 sec CPU time.
[LOG] Overall execution time: 1498 sec real time.
Synthesis time: 1497.73 sec (Real time) / 1488.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.02 sec (Real time) / 8.96 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2140.97 sec (Real time) / 2135.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 24457 21 61 1 24357
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 1663.99 sec CPU time.
[LOG] Relation determinization time: 1672 sec real time.
[LOG] Final circuit size: 19624 new AND gates.
[LOG] Size before ABC: 46079 AND gates.
[LOG] Size after ABC: 19624 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 1661.88/1666 sec (25.5417/26 sec, 37.4593/37 sec, 119.552/120 sec, 28.6478/29 sec, 59.9559/60 sec, 63.4892/63 sec, 40.4251/41 sec, 31.1758/31 sec, 30.8395/31 sec, 32.7015/33 sec, 23.5795/23 sec, 32.5743/33 sec, 98.547/99 sec, 277.942/278 sec, 0.293515/1 sec, 8.31949/8 sec, 17.1005/17 sec, 14.0839/14 sec, 0.219483/0 sec, 96.1981/97 sec, 78.4004/78 sec, 132.834/134 sec, 21.3053/21 sec, 35.6626/36 sec, 42.6693/43 sec, 38.8563/38 sec, 26.3824/27 sec, 24.1672/24 sec, 24.7927/25 sec, 14.688/15 sec, 17.9258/18 sec, 56.0017/56 sec, 49.9647/50 sec, 11.5137/11 sec, 14.9591/15 sec, 13.0906/14 sec, 11.6172/11 sec, 8.40659/9 sec )
[LOG] Nr of iterations: 14997 (926, 585, 2759, 45, 238, 294, 289, 272, 266, 304, 247, 301, 556, 1360, 12, 12, 16, 10, 6, 876, 491, 2232, 44, 237, 269, 266, 255, 246, 284, 215, 246, 477, 312, 11, 9, 15, 9, 5 )
[LOG] Total clause computation time: 277.221/262 sec (3.9485/3.9485 sec, 8.99446/8.99446 sec, 14.0975/14.0975 sec, 3.82287/3.82287 sec, 3.69242/3.69242 sec, 3.70799/3.70799 sec, 3.19326/3.19326 sec, 2.3669/2.3669 sec, 2.39107/2.39107 sec, 2.76862/2.76862 sec, 1.79978/1.79978 sec, 3.11795/3.11795 sec, 11.7097/11.7097 sec, 40.7982/40.7982 sec, 0.142153/0.142153 sec, 8.05336/8.05336 sec, 4.38823/4.38823 sec, 2.81449/2.81449 sec, 0.056179/0.056179 sec, 36.8937/36.8937 sec, 5.0747/5.0747 sec, 29.8765/29.8765 sec, 13.38/13.38 sec, 2.37276/2.37276 sec, 2.79162/2.79162 sec, 2.64545/2.64545 sec, 2.4269/2.4269 sec, 2.39135/2.39135 sec, 2.52703/2.52703 sec, 2.12416/2.12416 sec, 2.34506/2.34506 sec, 9.07368/9.07368 sec, 13.3214/13.3214 sec, 5.19865/5.19865 sec, 6.19692/6.19692 sec, 5.76493/5.76493 sec, 5.88593/5.88593 sec, 5.0669/5.0669 sec )
[LOG] Total clause minimization time: 1383.75/1401 sec (21.571/21.571 sec, 28.4551/28.4551 sec, 105.386/105.386 sec, 24.8239/24.8239 sec, 56.2587/56.2587 sec, 59.7755/59.7755 sec, 37.2266/37.2266 sec, 28.8042/28.8042 sec, 28.4429/28.4429 sec, 29.9272/29.9272 sec, 21.7752/21.7752 sec, 29.4509/29.4509 sec, 86.8247/86.8247 sec, 237.105/237.105 sec, 0.151157/0.151157 sec, 0.265796/0.265796 sec, 12.712/12.712 sec, 11.2692/11.2692 sec, 0.163207/0.163207 sec, 59.2435/59.2435 sec, 73.2937/73.2937 sec, 102.498/102.498 sec, 7.92418/7.92418 sec, 33.2812/33.2812 sec, 39.8656/39.8656 sec, 36.1997/36.1997 sec, 23.946/23.946 sec, 21.7668/21.7668 sec, 22.2546/22.2546 sec, 12.5565/12.5565 sec, 15.5721/15.5721 sec, 46.896/46.896 sec, 36.5943/36.5943 sec, 6.31483/6.31483 sec, 8.76201/8.76201 sec, 7.32529/7.32529 sec, 5.73102/5.73102 sec, 3.33957/3.33957 sec )
[LOG] Total clause size reduction: 922757 --> 143241 (98975 --> 13518, 61904 --> 3842, 289590 --> 40631, 4576 --> 222, 24411 --> 1238, 29886 --> 1555, 29088 --> 1567, 27100 --> 1401, 26235 --> 1398, 29694 --> 1646, 23862 --> 1317, 28800 --> 1692, 52725 --> 5851, 127746 --> 21183, 1023 --> 21, 1012 --> 25, 1365 --> 29, 810 --> 17, 445 --> 9, 12355 --> 9387, 2862 --> 2249, 30556 --> 17456, 222 --> 222, 1238 --> 1134, 1312 --> 1235, 1336 --> 1260, 1235 --> 1185, 1203 --> 1084, 1449 --> 1346, 1014 --> 910, 1169 --> 1096, 4491 --> 4449, 2973 --> 2973, 21 --> 21, 19 --> 17, 29 --> 29, 17 --> 17, 9 --> 9 )
[LOG] Average clause size reduction: 61.5294 --> 9.55131 (106.884 --> 14.5983, 105.819 --> 6.56752, 104.962 --> 14.7267, 101.689 --> 4.93333, 102.567 --> 5.20168, 101.653 --> 5.28912, 100.651 --> 5.42215, 99.6324 --> 5.15074, 98.6278 --> 5.25564, 97.6776 --> 5.41447, 96.6073 --> 5.33198, 95.6811 --> 5.62126, 94.8291 --> 10.5234, 93.9309 --> 15.5757, 85.25 --> 1.75, 84.3333 --> 2.08333, 85.3125 --> 1.8125, 81 --> 1.7, 74.1667 --> 1.5, 14.1039 --> 10.7158, 5.82892 --> 4.58045, 13.69 --> 7.82079, 5.04545 --> 5.04545, 5.22363 --> 4.78481, 4.87732 --> 4.59108, 5.02256 --> 4.73684, 4.84314 --> 4.64706, 4.89024 --> 4.4065, 5.10211 --> 4.73944, 4.71628 --> 4.23256, 4.75203 --> 4.45528, 9.41509 --> 9.32704, 9.52885 --> 9.52885, 1.90909 --> 1.90909, 2.11111 --> 1.88889, 1.93333 --> 1.93333, 1.88889 --> 1.88889, 1.8 --> 1.8 )
[LOG] Overall execution time: 1664.01 sec CPU time.
[LOG] Overall execution time: 1672 sec real time.
Synthesis time: 1672.37 sec (Real time) / 1662.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.46 sec (Real time) / 8.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1708.87 sec (Real time) / 1703.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 20361 23 65 1 20254
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 6.8173 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 1830 new AND gates.
[LOG] Size before ABC: 3342 AND gates.
[LOG] Size after ABC: 1829 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.76606/7 sec (0.003609/0 sec, 0.037819/0 sec, 0.080532/0 sec, 0.002292/0 sec, 0.125412/0 sec, 0.008301/0 sec, 1.30463/1 sec, 0.570603/1 sec, 0.606406/1 sec, 0.236926/0 sec, 0.331699/0 sec, 0.349893/1 sec, 0.497864/0 sec, 0.425743/0 sec, 1.44865/2 sec, 0.735677/1 sec )
[LOG] Nr of iterations: 1021 (6, 10, 6, 5, 21, 11, 364, 100, 5, 5, 5, 3, 12, 10, 360, 98 )
[LOG] Total clause computation time: 2.30467/2 sec (0.001158/0.001158 sec, 0.011411/0.011411 sec, 0.016554/0.016554 sec, 0.000752/0.000752 sec, 0.058525/0.058525 sec, 0.002207/0.002207 sec, 0.207835/0.207835 sec, 0.108183/0.108183 sec, 0.383456/0.383456 sec, 0.193917/0.193917 sec, 0.184956/0.184956 sec, 0.225069/0.225069 sec, 0.156648/0.156648 sec, 0.301956/0.301956 sec, 0.251148/0.251148 sec, 0.200898/0.200898 sec )
[LOG] Total clause minimization time: 4.4515/5 sec (0.002425/0.002425 sec, 0.026317/0.026317 sec, 0.063944/0.063944 sec, 0.001518/0.001518 sec, 0.066739/0.066739 sec, 0.006031/0.006031 sec, 1.09227/1.09227 sec, 0.461471/0.461471 sec, 0.222882/0.222882 sec, 0.042967/0.042967 sec, 0.146701/0.146701 sec, 0.1248/0.1248 sec, 0.341149/0.341149 sec, 0.123725/0.123725 sec, 1.19444/1.19444 sec, 0.534118/0.534118 sec )
[LOG] Total clause size reduction: 24069 --> 6874 (230 --> 9, 405 --> 49, 220 --> 12, 172 --> 8, 840 --> 67, 410 --> 33, 14520 --> 2797, 3861 --> 557, 9 --> 9, 20 --> 20, 12 --> 12, 5 --> 5, 27 --> 27, 33 --> 33, 2758 --> 2689, 547 --> 547 )
[LOG] Average clause size reduction: 23.5739 --> 6.73262 (38.3333 --> 1.5, 40.5 --> 4.9, 36.6667 --> 2, 34.4 --> 1.6, 40 --> 3.19048, 37.2727 --> 3, 39.8901 --> 7.68407, 38.61 --> 5.57, 1.8 --> 1.8, 4 --> 4, 2.4 --> 2.4, 1.66667 --> 1.66667, 2.25 --> 2.25, 3.3 --> 3.3, 7.66111 --> 7.46944, 5.58163 --> 5.58163 )
[LOG] Overall execution time: 6.81975 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.18 sec (Real time) / 7.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.92 sec (Real time) / 0.91 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.31 sec (Real time) / 6.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 2064 7 31 1 2019
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 26.0798 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 3455 new AND gates.
[LOG] Size before ABC: 6651 AND gates.
[LOG] Size after ABC: 3455 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 25.9743/26 sec (0.003914/0 sec, 0.113998/1 sec, 0.004847/0 sec, 0.988064/1 sec, 0.004884/0 sec, 0.857942/0 sec, 1.78274/2 sec, 1.89547/2 sec, 4.64375/5 sec, 0.822868/1 sec, 1.24436/1 sec, 0.854965/1 sec, 0.898089/1 sec, 1.87193/1 sec, 0.635197/1 sec, 1.53632/2 sec, 2.1316/2 sec, 1.83602/2 sec, 2.91285/2 sec, 0.934525/1 sec )
[LOG] Nr of iterations: 2514 (5, 15, 7, 271, 6, 176, 257, 231, 351, 61, 4, 11, 6, 123, 5, 168, 197, 227, 334, 59 )
[LOG] Total clause computation time: 6.31509/9 sec (0.001229/0.001229 sec, 0.032159/0.032159 sec, 0.001655/0.001655 sec, 0.109396/0.109396 sec, 0.001536/0.001536 sec, 0.111567/0.111567 sec, 0.2474/0.2474 sec, 0.205592/0.205592 sec, 0.71632/0.71632 sec, 0.178126/0.178126 sec, 0.62605/0.62605 sec, 0.591965/0.591965 sec, 0.516458/0.516458 sec, 0.640311/0.640311 sec, 0.337582/0.337582 sec, 0.266886/0.266886 sec, 0.462588/0.462588 sec, 0.292606/0.292606 sec, 0.526085/0.526085 sec, 0.449582/0.449582 sec )
[LOG] Total clause minimization time: 19.633/17 sec (0.002658/0.002658 sec, 0.081707/0.081707 sec, 0.003163/0.003163 sec, 0.875154/0.875154 sec, 0.003322/0.003322 sec, 0.744701/0.744701 sec, 1.5323/1.5323 sec, 1.68773/1.68773 sec, 3.92344/3.92344 sec, 0.643862/0.643862 sec, 0.618236/0.618236 sec, 0.262876/0.262876 sec, 0.381539/0.381539 sec, 1.23036/1.23036 sec, 0.29755/0.29755 sec, 1.26811/1.26811 sec, 1.66694/1.66694 sec, 1.54152/1.54152 sec, 2.38352/2.38352 sec, 0.484317/0.484317 sec )
[LOG] Total clause size reduction: 74211 --> 16425 (220 --> 7, 756 --> 70, 318 --> 11, 14040 --> 2495, 255 --> 9, 8750 --> 979, 12544 --> 2098, 11040 --> 1263, 16450 --> 2437, 2760 --> 405, 7 --> 7, 48 --> 48, 11 --> 11, 781 --> 701, 9 --> 9, 907 --> 827, 1442 --> 1343, 1231 --> 1071, 2250 --> 2242, 392 --> 392 )
[LOG] Average clause size reduction: 29.5191 --> 6.53341 (44 --> 1.4, 50.4 --> 4.66667, 45.4286 --> 1.57143, 51.8081 --> 9.20664, 42.5 --> 1.5, 49.7159 --> 5.5625, 48.8093 --> 8.16342, 47.7922 --> 5.46753, 46.8661 --> 6.94302, 45.2459 --> 6.63934, 1.75 --> 1.75, 4.36364 --> 4.36364, 1.83333 --> 1.83333, 6.34959 --> 5.69919, 1.8 --> 1.8, 5.39881 --> 4.92262, 7.3198 --> 6.81726, 5.42291 --> 4.71806, 6.73653 --> 6.71257, 6.64407 --> 6.64407 )
[LOG] Overall execution time: 26.0829 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 26.72 sec (Real time) / 26.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.94 sec (Real time) / 1.93 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.31 sec (Real time) / 22.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 3741 9 36 1 3686
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 6692.74 sec CPU time.
[LOG] Relation determinization time: 6715 sec real time.
[LOG] Final circuit size: 51550 new AND gates.
[LOG] Size before ABC: 116745 AND gates.
[LOG] Size after ABC: 51548 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 6691.92/6703 sec (0.012488/0 sec, 0.628776/1 sec, 0.01541/0 sec, 2.56587/2 sec, 0.011391/0 sec, 2.45226/3 sec, 0.05712/0 sec, 35.3593/35 sec, 177.382/178 sec, 875.492/877 sec, 372.125/373 sec, 569.351/570 sec, 359.454/360 sec, 378.715/379 sec, 400.237/401 sec, 267.393/268 sec, 366.569/367 sec, 277.34/277 sec, 557.022/558 sec, 638.781/641 sec, 871.655/873 sec, 539.297/540 sec )
[LOG] Nr of iterations: 25685 (6, 13, 8, 17, 5, 48, 19, 2719, 3601, 5668, 881, 5, 9, 4, 13, 4, 20, 16, 2647, 3481, 5628, 873 )
[LOG] Total clause computation time: 2244.03/2234 sec (0.002819/0.002819 sec, 0.592736/0.592736 sec, 0.004223/0.004223 sec, 0.264416/0.264416 sec, 0.007196/0.007196 sec, 0.367576/0.367576 sec, 0.010493/0.010493 sec, 4.42017/4.42017 sec, 14.9505/14.9505 sec, 93.5988/93.5988 sec, 100.196/100.196 sec, 469.072/469.072 sec, 311.599/311.599 sec, 204.102/204.102 sec, 125.106/125.106 sec, 142.508/142.508 sec, 141.231/141.231 sec, 177.529/177.529 sec, 60.0645/60.0645 sec, 56.6174/56.6174 sec, 109.084/109.084 sec, 232.705/232.705 sec )
[LOG] Total clause minimization time: 4444.12/4464 sec (0.009633/0.009633 sec, 0.035893/0.035893 sec, 0.011135/0.011135 sec, 2.3012/2.3012 sec, 0.004154/0.004154 sec, 2.08416/2.08416 sec, 0.046435/0.046435 sec, 30.9013/30.9013 sec, 162.359/162.359 sec, 781.742/781.742 sec, 271.906/271.906 sec, 100.279/100.279 sec, 47.8546/47.8546 sec, 174.613/174.613 sec, 275.131/275.131 sec, 124.885/124.885 sec, 225.337/225.337 sec, 99.8108/99.8108 sec, 496.563/496.563 sec, 581.295/581.295 sec, 760.461/760.461 sec, 306.495/306.495 sec )
[LOG] Total clause size reduction: 847137 --> 245383 (320 --> 9, 756 --> 56, 434 --> 21, 976 --> 75, 240 --> 7, 2773 --> 220, 1044 --> 86, 154926 --> 25892, 201600 --> 32370, 311685 --> 61229, 47520 --> 8673, 9 --> 9, 39 --> 39, 8 --> 8, 47 --> 47, 7 --> 7, 41 --> 35, 73 --> 73, 24857 --> 22199, 30655 --> 27238, 60566 --> 58529, 8561 --> 8561 )
[LOG] Average clause size reduction: 32.9818 --> 9.55355 (53.3333 --> 1.5, 58.1538 --> 4.30769, 54.25 --> 2.625, 57.4118 --> 4.41176, 48 --> 1.4, 57.7708 --> 4.58333, 54.9474 --> 4.52632, 56.979 --> 9.52262, 55.9844 --> 8.98917, 54.9903 --> 10.8026, 53.9387 --> 9.84449, 1.8 --> 1.8, 4.33333 --> 4.33333, 2 --> 2, 3.61538 --> 3.61538, 1.75 --> 1.75, 2.05 --> 1.75, 4.5625 --> 4.5625, 9.39063 --> 8.38648, 8.80638 --> 7.82476, 10.7615 --> 10.3996, 9.80641 --> 9.80641 )
[LOG] Overall execution time: 6692.75 sec CPU time.
[LOG] Overall execution time: 6715 sec real time.
Synthesis time: 6714.89 sec (Real time) / 6681.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.00 sec (Real time) / 11.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4372.99 sec (Real time) / 4362.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 51898 11 42 1 51836
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 2215.34 sec CPU time.
[LOG] Relation determinization time: 2230 sec real time.
[LOG] Final circuit size: 35591 new AND gates.
[LOG] Size before ABC: 87790 AND gates.
[LOG] Size after ABC: 35591 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 2214.81/2220 sec (39.3654/39 sec, 66.2981/67 sec, 369.063/370 sec, 32.4586/32 sec, 99.9203/100 sec, 115.546/116 sec, 207.994/208 sec, 72.7324/73 sec, 133.295/134 sec, 0.236967/0 sec, 14.1442/14 sec, 25.748/26 sec, 0.147114/0 sec, 260.126/261 sec, 134.421/135 sec, 296.179/297 sec, 40.0809/40 sec, 60.2358/60 sec, 70.6136/71 sec, 51.4895/52 sec, 38.418/38 sec, 49.2569/50 sec, 12.2738/12 sec, 10.0085/10 sec, 6.92431/7 sec, 7.83559/8 sec )
[LOG] Nr of iterations: 20607 (4031, 666, 3931, 33, 389, 462, 579, 257, 245, 9, 12, 24, 4, 4027, 615, 3458, 24, 372, 436, 560, 196, 244, 8, 8, 14, 3 )
[LOG] Total clause computation time: 316.657/317 sec (2.81467/2.81467 sec, 7.51153/7.51153 sec, 49.3631/49.3631 sec, 2.19501/2.19501 sec, 6.24052/6.24052 sec, 6.95869/6.95869 sec, 8.65207/8.65207 sec, 10.013/10.013 sec, 35.6875/35.6875 sec, 0.084953/0.084953 sec, 13.8087/13.8087 sec, 2.1503/2.1503 sec, 0.028985/0.028985 sec, 28.7326/28.7326 sec, 11.3091/11.3091 sec, 41.7655/41.7655 sec, 27.436/27.436 sec, 5.69195/5.69195 sec, 7.00819/7.00819 sec, 6.33619/6.33619 sec, 8.98185/8.98185 sec, 15.03/15.03 sec, 5.93773/5.93773 sec, 6.51791/6.51791 sec, 1.9459/1.9459 sec, 4.45542/4.45542 sec )
[LOG] Total clause minimization time: 1895.7/1902 sec (36.434/36.434 sec, 58.7721/58.7721 sec, 319.571/319.571 sec, 30.2627/30.2627 sec, 93.6711/93.6711 sec, 108.578/108.578 sec, 199.33/199.33 sec, 62.7132/62.7132 sec, 97.6018/97.6018 sec, 0.151855/0.151855 sec, 0.335251/0.335251 sec, 23.5972/23.5972 sec, 0.118063/0.118063 sec, 230.44/230.44 sec, 123.064/123.064 sec, 253.38/253.38 sec, 12.6443/12.6443 sec, 54.5221/54.5221 sec, 63.5677/63.5677 sec, 45.118/45.118 sec, 29.4253/29.4253 sec, 34.2152/34.2152 sec, 6.33594/6.33594 sec, 3.49035/3.49035 sec, 4.9781/4.9781 sec, 3.38009/3.38009 sec )
[LOG] Total clause size reduction: 884773 --> 228741 (294190 --> 66430, 47880 --> 4863, 279030 --> 56759, 2240 --> 183, 26772 --> 2350, 31348 --> 2783, 38726 --> 3313, 16896 --> 2210, 15860 --> 1937, 512 --> 15, 693 --> 38, 1426 --> 65, 183 --> 5, 66358 --> 43493, 4133 --> 3106, 47104 --> 30988, 115 --> 115, 2165 --> 1885, 2520 --> 2163, 3125 --> 2598, 1494 --> 1439, 1937 --> 1937, 15 --> 15, 19 --> 19, 27 --> 27, 5 --> 5 )
[LOG] Average clause size reduction: 42.9356 --> 11.1002 (72.9819 --> 16.4798, 71.8919 --> 7.3018, 70.9819 --> 14.4388, 67.8788 --> 5.54545, 68.8226 --> 6.04113, 67.8528 --> 6.02381, 66.8843 --> 5.72193, 65.7432 --> 8.59922, 64.7347 --> 7.90612, 56.8889 --> 1.66667, 57.75 --> 3.16667, 59.4167 --> 2.70833, 45.75 --> 1.25, 16.4783 --> 10.8003, 6.72033 --> 5.05041, 13.6217 --> 8.96125, 4.79167 --> 4.79167, 5.81989 --> 5.0672, 5.77982 --> 4.96101, 5.58036 --> 4.63929, 7.62245 --> 7.34184, 7.93852 --> 7.93852, 1.875 --> 1.875, 2.375 --> 2.375, 1.92857 --> 1.92857, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 2215.35 sec CPU time.
[LOG] Overall execution time: 2231 sec real time.
Synthesis time: 2230.86 sec (Real time) / 2218.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.52 sec (Real time) / 10.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2255.41 sec (Real time) / 2248.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 36008 13 47 1 35935
=====================  amba6b5y.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9966.59 sec (User CPU time)
Timeout: 1
=====================  amba7b5y.aag =====================
Synthesis time: 10000.23 sec (Real time) / 9966.66 sec (User CPU time)
Timeout: 1
=====================  amba9b5y.aag =====================
Synthesis time: 6105.49 sec (Real time) / 6087.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10b5y.aag =====================
Synthesis time: 9526.00 sec (Real time) / 9496.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 5.72169 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1699 new AND gates.
[LOG] Size before ABC: 3179 AND gates.
[LOG] Size after ABC: 1697 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.67542/6 sec (0.005324/0 sec, 0.032896/0 sec, 0.064163/1 sec, 0.00374/0 sec, 0.07459/0 sec, 0.009628/0 sec, 1.24201/1 sec, 0.498012/0 sec, 0.467247/1 sec, 0.282084/0 sec, 0.396913/1 sec, 0.259054/0 sec, 0.394149/0 sec, 0.207155/0 sec, 1.2198/2 sec, 0.518655/0 sec )
[LOG] Nr of iterations: 1100 (6, 8, 11, 7, 21, 13, 420, 101, 4, 4, 8, 4, 10, 12, 383, 88 )
[LOG] Total clause computation time: 1.76635/2 sec (0.001149/0.001149 sec, 0.004658/0.004658 sec, 0.013055/0.013055 sec, 0.00107/0.00107 sec, 0.029108/0.029108 sec, 0.002275/0.002275 sec, 0.183715/0.183715 sec, 0.09289/0.09289 sec, 0.291334/0.291334 sec, 0.235551/0.235551 sec, 0.161538/0.161538 sec, 0.122114/0.122114 sec, 0.155445/0.155445 sec, 0.135325/0.135325 sec, 0.183228/0.183228 sec, 0.153896/0.153896 sec )
[LOG] Total clause minimization time: 3.89843/4 sec (0.00414/0.00414 sec, 0.028168/0.028168 sec, 0.051032/0.051032 sec, 0.002634/0.002634 sec, 0.045339/0.045339 sec, 0.007279/0.007279 sec, 1.05331/1.05331 sec, 0.404156/0.404156 sec, 0.175865/0.175865 sec, 0.04649/0.04649 sec, 0.235314/0.235314 sec, 0.13691/0.13691 sec, 0.238641/0.238641 sec, 0.071767/0.071767 sec, 1.03322/1.03322 sec, 0.364163/0.364163 sec )
[LOG] Total clause size reduction: 26483 --> 6996 (230 --> 11, 315 --> 36, 440 --> 33, 258 --> 14, 840 --> 70, 492 --> 39, 16760 --> 3026, 3900 --> 588, 7 --> 7, 16 --> 16, 20 --> 20, 7 --> 7, 21 --> 21, 39 --> 39, 2650 --> 2581, 488 --> 488 )
[LOG] Average clause size reduction: 24.0755 --> 6.36 (38.3333 --> 1.83333, 39.375 --> 4.5, 40 --> 3, 36.8571 --> 2, 40 --> 3.33333, 37.8462 --> 3, 39.9048 --> 7.20476, 38.6139 --> 5.82178, 1.75 --> 1.75, 4 --> 4, 2.5 --> 2.5, 1.75 --> 1.75, 2.1 --> 2.1, 3.25 --> 3.25, 6.91906 --> 6.7389, 5.54545 --> 5.54545 )
[LOG] Overall execution time: 5.72419 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.07 sec (Real time) / 5.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.77 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.09 sec (Real time) / 6.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1924 7 31 1 1880
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 151.225 sec CPU time.
[LOG] Relation determinization time: 153 sec real time.
[LOG] Final circuit size: 9696 new AND gates.
[LOG] Size before ABC: 20093 AND gates.
[LOG] Size after ABC: 9695 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 150.952/151 sec (0.019264/0 sec, 0.619117/0 sec, 0.007701/0 sec, 1.7968/2 sec, 0.005284/0 sec, 4.35076/4 sec, 2.95525/3 sec, 9.2692/10 sec, 34.6486/34 sec, 7.39798/8 sec, 8.67226/9 sec, 5.56382/5 sec, 4.15382/4 sec, 11.1027/11 sec, 3.29898/4 sec, 9.27573/9 sec, 5.8619/6 sec, 10.2858/10 sec, 23.4854/24 sec, 8.18184/8 sec )
[LOG] Nr of iterations: 5992 (6, 12, 6, 148, 5, 483, 192, 595, 1426, 231, 4, 10, 4, 116, 4, 428, 85, 593, 1418, 226 )
[LOG] Total clause computation time: 36.5279/35 sec (0.004948/0.004948 sec, 0.182232/0.182232 sec, 0.003123/0.003123 sec, 0.296442/0.296442 sec, 0.001903/0.001903 sec, 0.60573/0.60573 sec, 0.614088/0.614088 sec, 0.92784/0.92784 sec, 4.43646/4.43646 sec, 1.49407/1.49407 sec, 5.518/5.518 sec, 3.97401/3.97401 sec, 2.15424/2.15424 sec, 3.16006/3.16006 sec, 2.14273/2.14273 sec, 1.32743/1.32743 sec, 2.22515/2.22515 sec, 1.4859/1.4859 sec, 3.3185/3.3185 sec, 2.65499/2.65499 sec )
[LOG] Total clause minimization time: 114.306/116 sec (0.014277/0.014277 sec, 0.436759/0.436759 sec, 0.004545/0.004545 sec, 1.4986/1.4986 sec, 0.003357/0.003357 sec, 3.73928/3.73928 sec, 2.33851/2.33851 sec, 8.334/8.334 sec, 30.1917/30.1917 sec, 5.8995/5.8995 sec, 3.15415/3.15415 sec, 1.58961/1.58961 sec, 1.99951/1.99951 sec, 7.93947/7.93947 sec, 1.15617/1.15617 sec, 7.94025/7.94025 sec, 3.63424/3.63424 sec, 8.78966/8.78966 sec, 20.1218/20.1218 sec, 5.52015/5.52015 sec )
[LOG] Total clause size reduction: 173474 --> 44278 (280 --> 15, 605 --> 51, 270 --> 11, 7791 --> 1065, 208 --> 7, 24582 --> 3642, 9550 --> 1688, 29106 --> 4261, 68400 --> 11650, 10810 --> 1795, 7 --> 7, 44 --> 44, 7 --> 7, 745 --> 698, 7 --> 7, 3032 --> 2551, 479 --> 458, 4247 --> 3244, 11555 --> 11328, 1749 --> 1749 )
[LOG] Average clause size reduction: 28.9509 --> 7.38952 (46.6667 --> 2.5, 50.4167 --> 4.25, 45 --> 1.83333, 52.6419 --> 7.19595, 41.6 --> 1.4, 50.8944 --> 7.54037, 49.7396 --> 8.79167, 48.9176 --> 7.16134, 47.9663 --> 8.16971, 46.7965 --> 7.77056, 1.75 --> 1.75, 4.4 --> 4.4, 1.75 --> 1.75, 6.42241 --> 6.01724, 1.75 --> 1.75, 7.08411 --> 5.96028, 5.63529 --> 5.38824, 7.16189 --> 5.47049, 8.1488 --> 7.98872, 7.73894 --> 7.73894 )
[LOG] Overall execution time: 151.23 sec CPU time.
[LOG] Overall execution time: 153 sec real time.
Synthesis time: 153.02 sec (Real time) / 152.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.94 sec (Real time) / 6.91 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 251.93 sec (Real time) / 251.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 9980 9 37 1 9925
=====================  amba4f25y.aag =====================
Synthesis time: 10000.23 sec (Real time) / 9955.96 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9964.22 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.32 sec (Real time) / 9966.67 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.18 sec (Real time) / 9957.93 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.006042 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00051/0 sec (0.000252/0 sec, 0.000258/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000189/0 sec (0.000161/0.000161 sec, 2.8e-05/2.8e-05 sec )
[LOG] Total clause minimization time: 0.000308/0 sec (8.4e-05/8.4e-05 sec, 0.000224/0.000224 sec )
[LOG] Total clause size reduction: 53 --> 2 (52 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 17.6667 --> 0.666667 (26 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.00834 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 331 3 48 1 280
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.045271 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014317/0 sec (0.007919/0 sec, 0.006398/0 sec )
[LOG] Nr of iterations: 12 (7, 5 )
[LOG] Total clause computation time: 0.006141/0 sec (0.003445/0.003445 sec, 0.002696/0.002696 sec )
[LOG] Total clause minimization time: 0.008127/0 sec (0.004443/0.004443 sec, 0.003684/0.003684 sec )
[LOG] Total clause size reduction: 533 --> 15 (528 --> 10, 5 --> 5 )
[LOG] Average clause size reduction: 44.4167 --> 1.25 (75.4286 --> 1.42857, 1 --> 1 )
[LOG] Overall execution time: 0.049203 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 560 3 84 1 472
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.087691 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.025804/0 sec (0.011717/0 sec, 0.014087/0 sec )
[LOG] Nr of iterations: 15 (8, 7 )
[LOG] Total clause computation time: 0.015965/0 sec (0.008158/0.008158 sec, 0.007807/0.007807 sec )
[LOG] Total clause minimization time: 0.009776/0 sec (0.003523/0.003523 sec, 0.006253/0.006253 sec )
[LOG] Total clause size reduction: 969 --> 20 (959 --> 10, 10 --> 10 )
[LOG] Average clause size reduction: 64.6 --> 1.33333 (119.875 --> 1.25, 1.42857 --> 1.42857 )
[LOG] Overall execution time: 0.094578 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 878 3 133 1 741
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.01111 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001964/0 sec (0.00092/0 sec, 0.001044/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.000899/0 sec (0.000456/0.000456 sec, 0.000443/0.000443 sec )
[LOG] Total clause minimization time: 0.001027/0 sec (0.000444/0.000444 sec, 0.000583/0.000583 sec )
[LOG] Total clause size reduction: 277 --> 10 (272 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 30.7778 --> 1.11111 (54.4 --> 1, 1.25 --> 1.25 )
[LOG] Overall execution time: 0.013915 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 431 3 64 1 363
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.104812 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041781/0 sec (0.01922/0 sec, 0.022561/0 sec )
[LOG] Nr of iterations: 25 (13, 12 )
[LOG] Total clause computation time: 0.020849/0 sec (0.010211/0.010211 sec, 0.010638/0.010638 sec )
[LOG] Total clause minimization time: 0.020838/0 sec (0.008957/0.008957 sec, 0.011881/0.011881 sec )
[LOG] Total clause size reduction: 1408 --> 32 (1392 --> 16, 16 --> 16 )
[LOG] Average clause size reduction: 56.32 --> 1.28 (107.077 --> 1.23077, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.110235 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 730 3 112 1 614
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.131267 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.043863/0 sec (0.01909/0 sec, 0.024773/0 sec )
[LOG] Nr of iterations: 23 (12, 11 )
[LOG] Total clause computation time: 0.026021/0 sec (0.012131/0.012131 sec, 0.01389/0.01389 sec )
[LOG] Total clause minimization time: 0.017742/0 sec (0.006907/0.006907 sec, 0.010835/0.010835 sec )
[LOG] Total clause size reduction: 1830 --> 30 (1815 --> 15, 15 --> 15 )
[LOG] Average clause size reduction: 79.5652 --> 1.30435 (151.25 --> 1.25, 1.36364 --> 1.36364 )
[LOG] Overall execution time: 0.139951 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 975 3 161 1 810
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012748 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003181/0 sec (0.001571/0 sec, 0.00161/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.001482/0 sec (0.000809/0.000809 sec, 0.000673/0.000673 sec )
[LOG] Total clause minimization time: 0.00166/0 sec (0.000742/0.000742 sec, 0.000918/0.000918 sec )
[LOG] Total clause size reduction: 305 --> 10 (300 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 27.7273 --> 0.909091 (50 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.015335 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 386 3 56 1 326
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.072679 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022913/0 sec (0.011475/0 sec, 0.011438/0 sec )
[LOG] Nr of iterations: 25 (13, 12 )
[LOG] Total clause computation time: 0.012752/0 sec (0.006339/0.006339 sec, 0.006413/0.006413 sec )
[LOG] Total clause minimization time: 0.010078/0 sec (0.005091/0.005091 sec, 0.004987/0.004987 sec )
[LOG] Total clause size reduction: 1237 --> 26 (1224 --> 13, 13 --> 13 )
[LOG] Average clause size reduction: 49.48 --> 1.04 (94.1538 --> 1, 1.08333 --> 1.08333 )
[LOG] Overall execution time: 0.077352 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 652 3 98 1 550
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.001187 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.6e-05/0 sec (2.1e-05/0 sec, 5e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001924 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.001522 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.9e-05/0 sec (2.4e-05/0 sec, 5e-06/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.9e-05/0 sec (1.9e-05/1.9e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00249 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.003605 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0006/0 sec (0.000325/0 sec, 0.000275/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.000242/0 sec (0.000165/0.000165 sec, 7.7e-05/7.7e-05 sec )
[LOG] Total clause minimization time: 0.000335/0 sec (0.000148/0.000148 sec, 0.000187/0.000187 sec )
[LOG] Total clause size reduction: 70 --> 4 (68 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 14 --> 0.8 (22.6667 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.004928 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 184 1 32 1 150
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.009624 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001566/0 sec (0.000949/0 sec, 0.000617/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.000515/0 sec (0.000383/0.000383 sec, 0.000132/0.000132 sec )
[LOG] Total clause minimization time: 0.001031/0 sec (0.000556/0.000556 sec, 0.000475/0.000475 sec )
[LOG] Total clause size reduction: 118 --> 4 (116 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 23.6 --> 0.8 (38.6667 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.011805 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005778 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000186/0 sec (0.000168/0 sec, 2e-06/0 sec, 1.3e-05/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000163/0 sec (0.000163/0.000163 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008444 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.011796 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00017/0 sec (0.000139/0 sec, 2e-06/0 sec, 2.8e-05/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000136/0 sec (0.000135/0.000135 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.016575 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002716 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.1e-05/0 sec (4e-05/0 sec, 2e-06/0 sec, 8e-06/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 3.5e-05/0 sec (3.5e-05/3.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004207 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.003816 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.4e-05/0 sec (5.1e-05/0 sec, 2e-06/0 sec, 1e-05/0 sec, 1e-06/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 4.8e-05/0 sec (4.7e-05/4.7e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006194 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.00136 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000113/0 sec (6.7e-05/0 sec, 4.6e-05/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 3.8e-05/0 sec (2.8e-05/2.8e-05 sec, 1e-05/1e-05 sec )
[LOG] Total clause minimization time: 6.1e-05/0 sec (3.1e-05/3.1e-05 sec, 3e-05/3e-05 sec )
[LOG] Total clause size reduction: 15 --> 2 (14 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 5 --> 0.666667 (7 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.002069 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.001821 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000125/0 sec (7.8e-05/0 sec, 4.7e-05/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 4.4e-05/0 sec (3.8e-05/3.8e-05 sec, 6e-06/6e-06 sec )
[LOG] Total clause minimization time: 6.6e-05/0 sec (3.1e-05/3.1e-05 sec, 3.5e-05/3.5e-05 sec )
[LOG] Total clause size reduction: 24 --> 2 (23 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 8 --> 0.666667 (11.5 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.00274 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.011006 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006614/0 sec (0.002078/0 sec, 0.001847/0 sec, 0.0013/0 sec, 0.001389/0 sec )
[LOG] Nr of iterations: 28 (8, 8, 5, 7 )
[LOG] Total clause computation time: 0.001988/0 sec (0.000503/0.000503 sec, 0.000592/0.000592 sec, 0.000443/0.000443 sec, 0.00045/0.00045 sec )
[LOG] Total clause minimization time: 0.004466/0 sec (0.001512/0.001512 sec, 0.001214/0.001214 sec, 0.00083/0.00083 sec, 0.00091/0.00091 sec )
[LOG] Total clause size reduction: 576 --> 54 (280 --> 18, 273 --> 13, 10 --> 10, 13 --> 13 )
[LOG] Average clause size reduction: 20.5714 --> 1.92857 (35 --> 2.25, 34.125 --> 1.625, 2 --> 2, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 0.012528 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 209 2 36 1 169
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.03426 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 47 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02306/1 sec (0.006992/0 sec, 0.006107/0 sec, 0.005013/0 sec, 0.004948/1 sec )
[LOG] Nr of iterations: 48 (12, 14, 9, 13 )
[LOG] Total clause computation time: 0.006413/0 sec (0.001481/0.001481 sec, 0.001873/0.001873 sec, 0.001522/0.001522 sec, 0.001537/0.001537 sec )
[LOG] Total clause minimization time: 0.016399/1 sec (0.005429/0.005429 sec, 0.004158/0.004158 sec, 0.003447/0.003447 sec, 0.003365/0.003365 sec )
[LOG] Total clause size reduction: 1642 --> 103 (737 --> 31, 858 --> 25, 22 --> 22, 25 --> 25 )
[LOG] Average clause size reduction: 34.2083 --> 2.14583 (61.4167 --> 2.58333, 61.2857 --> 1.78571, 2.44444 --> 2.44444, 1.92308 --> 1.92308 )
[LOG] Overall execution time: 0.036672 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 352 2 63 1 285
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005323 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002098/0 sec (0.000783/0 sec, 0.000454/0 sec, 0.000578/0 sec, 0.000283/0 sec )
[LOG] Nr of iterations: 10 (3, 3, 2, 2 )
[LOG] Total clause computation time: 0.000619/0 sec (0.000282/0.000282 sec, 0.000113/0.000113 sec, 0.000128/0.000128 sec, 9.6e-05/9.6e-05 sec )
[LOG] Total clause minimization time: 0.001431/0 sec (0.000484/0.000484 sec, 0.000332/0.000332 sec, 0.000435/0.000435 sec, 0.00018/0.00018 sec )
[LOG] Total clause size reduction: 133 --> 14 (64 --> 5, 62 --> 2, 5 --> 5, 2 --> 2 )
[LOG] Average clause size reduction: 13.3 --> 1.4 (21.3333 --> 1.66667, 20.6667 --> 0.666667, 2.5 --> 2.5, 1 --> 1 )
[LOG] Overall execution time: 0.006652 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 184 2 28 1 153
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.022646 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013319/0 sec (0.004052/0 sec, 0.002844/0 sec, 0.004357/0 sec, 0.002066/0 sec )
[LOG] Nr of iterations: 34 (9, 9, 8, 8 )
[LOG] Total clause computation time: 0.004025/0 sec (0.001283/0.001283 sec, 0.000904/0.000904 sec, 0.001034/0.001034 sec, 0.000804/0.000804 sec )
[LOG] Total clause minimization time: 0.009161/0 sec (0.002721/0.002721 sec, 0.001917/0.001917 sec, 0.003281/0.003281 sec, 0.001242/0.001242 sec )
[LOG] Total clause size reduction: 865 --> 50 (424 --> 17, 416 --> 8, 17 --> 17, 8 --> 8 )
[LOG] Average clause size reduction: 25.4412 --> 1.47059 (47.1111 --> 1.88889, 46.2222 --> 0.888889, 2.125 --> 2.125, 1 --> 1 )
[LOG] Overall execution time: 0.024655 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 315 2 49 1 262
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.016301 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010791/0 sec (0.003227/0 sec, 0.00231/0 sec, 0.00062/0 sec, 0.002105/0 sec, 0.002124/0 sec, 0.000405/0 sec )
[LOG] Nr of iterations: 37 (9, 10, 2, 6, 9, 1 )
[LOG] Total clause computation time: 0.003086/0 sec (0.000915/0.000915 sec, 0.000678/0.000678 sec, 7.2e-05/7.2e-05 sec, 0.000612/0.000612 sec, 0.000726/0.000726 sec, 8.3e-05/8.3e-05 sec )
[LOG] Total clause minimization time: 0.00753/0 sec (0.002254/0.002254 sec, 0.001589/0.001589 sec, 0.000543/0.000543 sec, 0.00146/0.00146 sec, 0.001366/0.001366 sec, 0.000318/0.000318 sec )
[LOG] Total clause size reduction: 773 --> 64 (336 --> 21, 369 --> 14, 40 --> 1, 13 --> 13, 14 --> 14, 1 --> 1 )
[LOG] Average clause size reduction: 20.8919 --> 1.72973 (37.3333 --> 2.33333, 36.9 --> 1.4, 20 --> 0.5, 2.16667 --> 2.16667, 1.55556 --> 1.55556, 1 --> 1 )
[LOG] Overall execution time: 0.018013 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 269 3 36 1 228
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.064886 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 38 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.045123/0 sec (0.016054/0 sec, 0.008437/0 sec, 0.003207/0 sec, 0.011263/0 sec, 0.005386/0 sec, 0.000776/0 sec )
[LOG] Nr of iterations: 51 (16, 11, 2, 11, 10, 1 )
[LOG] Total clause computation time: 0.011014/0 sec (0.003995/0.003995 sec, 0.002118/0.002118 sec, 0.000238/0.000238 sec, 0.002704/0.002704 sec, 0.001815/0.001815 sec, 0.000144/0.000144 sec )
[LOG] Total clause minimization time: 0.033863/0 sec (0.011946/0.011946 sec, 0.00628/0.00628 sec, 0.002962/0.002962 sec, 0.008505/0.008505 sec, 0.00354/0.00354 sec, 0.00063/0.00063 sec )
[LOG] Total clause size reduction: 1820 --> 95 (1035 --> 43, 680 --> 13, 67 --> 1, 24 --> 24, 13 --> 13, 1 --> 1 )
[LOG] Average clause size reduction: 35.6863 --> 1.86275 (64.6875 --> 2.6875, 61.8182 --> 1.18182, 33.5 --> 0.5, 2.18182 --> 2.18182, 1.3 --> 1.3, 1 --> 1 )
[LOG] Overall execution time: 0.067673 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 437 3 63 1 369
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 9.24934 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 141 new AND gates.
[LOG] Size before ABC: 312 AND gates.
[LOG] Size after ABC: 141 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.92663/9 sec (0.346821/0 sec, 1.16952/2 sec, 2.66847/2 sec, 1.45164/2 sec, 1.91929/2 sec, 1.3709/1 sec )
[LOG] Nr of iterations: 173 (20, 35, 38, 9, 34, 37 )
[LOG] Total clause computation time: 1.78307/5 sec (0.168722/0.168722 sec, 0.217033/0.217033 sec, 0.090756/0.090756 sec, 0.514582/0.514582 sec, 0.366221/0.366221 sec, 0.425753/0.425753 sec )
[LOG] Total clause minimization time: 7.1417/4 sec (0.177912/0.177912 sec, 0.952079/0.952079 sec, 2.57727/2.57727 sec, 0.936944/0.936944 sec, 1.55269/1.55269 sec, 0.944805/0.944805 sec )
[LOG] Total clause size reduction: 5352 --> 706 (1083 --> 82, 1904 --> 162, 2035 --> 150, 18 --> 18, 162 --> 144, 150 --> 150 )
[LOG] Average clause size reduction: 30.9364 --> 4.08092 (54.15 --> 4.1, 54.4 --> 4.62857, 53.5526 --> 3.94737, 2 --> 2, 4.76471 --> 4.23529, 4.05405 --> 4.05405 )
[LOG] Overall execution time: 9.25423 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.86 sec (Real time) / 9.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 432 2 52 1 375
=====================  demo-v17_5_REAL.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9967.06 sec (User CPU time)
Timeout: 1
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 18.2101 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 2252 new AND gates.
[LOG] Size before ABC: 4419 AND gates.
[LOG] Size after ABC: 2252 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 17.4549/17 sec (0.218834/0 sec, 0.991953/1 sec, 4.22172/4 sec, 2.38889/3 sec, 1.36792/1 sec, 2.22484/2 sec, 4.02725/4 sec, 2.01347/2 sec )
[LOG] Nr of iterations: 1322 (35, 129, 418, 112, 5, 126, 389, 108 )
[LOG] Total clause computation time: 3.22876/3 sec (0.046868/0.046868 sec, 0.156081/0.156081 sec, 0.397087/0.397087 sec, 0.352192/0.352192 sec, 0.795301/0.795301 sec, 0.618897/0.618897 sec, 0.482541/0.482541 sec, 0.379797/0.379797 sec )
[LOG] Total clause minimization time: 14.2091/14 sec (0.171557/0.171557 sec, 0.834277/0.834277 sec, 3.81913/3.81913 sec, 2.03515/2.03515 sec, 0.572532/0.572532 sec, 1.60436/1.60436 sec, 3.53994/3.53994 sec, 1.63218/1.63218 sec )
[LOG] Total clause size reduction: 100015 --> 9764 (4760 --> 218, 17792 --> 952, 57546 --> 3490, 15207 --> 685, 10 --> 10, 922 --> 870, 3123 --> 2884, 655 --> 655 )
[LOG] Average clause size reduction: 75.6543 --> 7.38578 (136 --> 6.22857, 137.922 --> 7.37984, 137.67 --> 8.34928, 135.777 --> 6.11607, 2 --> 2, 7.31746 --> 6.90476, 8.02828 --> 7.41388, 6.06481 --> 6.06481 )
[LOG] Overall execution time: 18.2194 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 18.67 sec (Real time) / 18.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.31 sec (Real time) / 1.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.74 sec (Real time) / 1.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 2979 3 133 1 2839
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.017374 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010694/0 sec (0.005081/0 sec, 0.002436/0 sec, 0.001219/0 sec, 0.001958/0 sec )
[LOG] Nr of iterations: 26 (12, 6, 3, 5 )
[LOG] Total clause computation time: 0.002681/0 sec (0.001146/0.001146 sec, 0.000564/0.000564 sec, 0.000372/0.000372 sec, 0.000599/0.000599 sec )
[LOG] Total clause minimization time: 0.007823/0 sec (0.003833/0.003833 sec, 0.001827/0.001827 sec, 0.000828/0.000828 sec, 0.001335/0.001335 sec )
[LOG] Total clause size reduction: 656 --> 83 (440 --> 47, 195 --> 15, 6 --> 6, 15 --> 15 )
[LOG] Average clause size reduction: 25.2308 --> 3.19231 (36.6667 --> 3.91667, 32.5 --> 2.5, 2 --> 2, 3 --> 3 )
[LOG] Overall execution time: 0.019052 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 245 2 36 1 207
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.096125 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 35 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.062221/0 sec (0.03089/0 sec, 0.013433/0 sec, 0.009032/0 sec, 0.008866/0 sec )
[LOG] Nr of iterations: 42 (23, 7, 6, 6 )
[LOG] Total clause computation time: 0.01532/0 sec (0.005736/0.005736 sec, 0.001927/0.001927 sec, 0.003644/0.003644 sec, 0.004013/0.004013 sec )
[LOG] Total clause minimization time: 0.04656/0 sec (0.024926/0.024926 sec, 0.011457/0.011457 sec, 0.005353/0.005353 sec, 0.004824/0.004824 sec )
[LOG] Total clause size reduction: 1905 --> 153 (1474 --> 95, 396 --> 23, 12 --> 12, 23 --> 23 )
[LOG] Average clause size reduction: 45.3571 --> 3.64286 (64.087 --> 4.13043, 56.5714 --> 3.28571, 2 --> 2, 3.83333 --> 3.83333 )
[LOG] Overall execution time: 0.098925 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 410 2 63 1 345
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.053577 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.008576/0 sec (0.001097/0 sec, 0.001859/0 sec, 0.001898/0 sec, 2.5e-05/0 sec, 0.00157/0 sec, 0.002127/0 sec )
[LOG] Nr of iterations: 13 (1, 3, 4, 0, 2, 3 )
[LOG] Total clause computation time: 0.003094/0 sec (0.001061/0.001061 sec, 0.000571/0.000571 sec, 0.000603/0.000603 sec, 0/0 sec, 0.000369/0.000369 sec, 0.00049/0.00049 sec )
[LOG] Total clause minimization time: 0.005337/0 sec (0/0 sec, 0.001271/0.001271 sec, 0.001267/0.001267 sec, 0/0 sec, 0.001177/0.001177 sec, 0.001622/0.001622 sec )
[LOG] Total clause size reduction: 510 --> 26 (0 --> 0, 200 --> 5, 297 --> 8, 0 --> 0, 5 --> 5, 8 --> 8 )
[LOG] Average clause size reduction: 39.2308 --> 2 (0 --> 0, 66.6667 --> 1.66667, 74.25 --> 2, 0 --> 0, 2.5 --> 2.5, 2.66667 --> 2.66667 )
[LOG] Overall execution time: 0.060054 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1113 2 96 1 1015
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.197423 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02028/0 sec (0.004897/0 sec, 0.003769/0 sec, 0.004211/0 sec, 4.1e-05/0 sec, 0.003364/0 sec, 0.003998/0 sec )
[LOG] Nr of iterations: 15 (1, 4, 4, 0, 3, 3 )
[LOG] Total clause computation time: 0.009516/0 sec (0.00483/0.00483 sec, 0.001886/0.001886 sec, 0.001133/0.001133 sec, 0/0 sec, 0.000834/0.000834 sec, 0.000833/0.000833 sec )
[LOG] Total clause minimization time: 0.01057/0 sec (0/0 sec, 0.00186/0.00186 sec, 0.003053/0.003053 sec, 0/0 sec, 0.002509/0.002509 sec, 0.003148/0.003148 sec )
[LOG] Total clause size reduction: 1044 --> 30 (0 --> 0, 516 --> 6, 513 --> 9, 0 --> 0, 6 --> 6, 9 --> 9 )
[LOG] Average clause size reduction: 69.6 --> 2 (0 --> 0, 129 --> 1.5, 128.25 --> 2.25, 0 --> 0, 2 --> 2, 3 --> 3 )
[LOG] Overall execution time: 0.210112 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1873 2 168 1 1703
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.025699 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0151/0 sec (0.002446/0 sec, 0.002969/0 sec, 0.001082/0 sec, 0.00285/0 sec, 0.001898/0 sec, 0.001516/0 sec, 0.000679/0 sec, 0.00166/0 sec )
[LOG] Nr of iterations: 33 (3, 6, 3, 7, 2, 4, 2, 6 )
[LOG] Total clause computation time: 0.00374/0 sec (0.000623/0.000623 sec, 0.000629/0.000629 sec, 0.000222/0.000222 sec, 0.000826/0.000826 sec, 0.000185/0.000185 sec, 0.000426/0.000426 sec, 0.000244/0.000244 sec, 0.000585/0.000585 sec )
[LOG] Total clause minimization time: 0.011212/0 sec (0.001806/0.001806 sec, 0.002306/0.002306 sec, 0.000848/0.000848 sec, 0.001997/0.001997 sec, 0.001698/0.001698 sec, 0.001074/0.001074 sec, 0.000426/0.000426 sec, 0.001057/0.001057 sec )
[LOG] Total clause size reduction: 957 --> 53 (128 --> 4, 315 --> 13, 124 --> 3, 366 --> 9, 4 --> 4, 8 --> 8, 3 --> 3, 9 --> 9 )
[LOG] Average clause size reduction: 29 --> 1.60606 (42.6667 --> 1.33333, 52.5 --> 2.16667, 41.3333 --> 1, 52.2857 --> 1.28571, 2 --> 2, 2 --> 2, 1.5 --> 1.5, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.028354 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 412 4 56 1 349
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.637358 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 243 new AND gates.
[LOG] Size before ABC: 411 AND gates.
[LOG] Size after ABC: 243 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.553973/0 sec (0.141385/0 sec, 0.075702/0 sec, 0.034238/0 sec, 0.047169/0 sec, 0.110568/0 sec, 0.068432/0 sec, 0.034516/0 sec, 0.041963/0 sec )
[LOG] Nr of iterations: 196 (41, 28, 15, 20, 34, 26, 14, 18 )
[LOG] Total clause computation time: 0.100104/0 sec (0.026129/0.026129 sec, 0.013898/0.013898 sec, 0.005723/0.005723 sec, 0.006768/0.006768 sec, 0.020138/0.020138 sec, 0.013403/0.013403 sec, 0.007101/0.007101 sec, 0.006944/0.006944 sec )
[LOG] Total clause minimization time: 0.452426/0 sec (0.114857/0.114857 sec, 0.061535/0.061535 sec, 0.028402/0.028402 sec, 0.040226/0.040226 sec, 0.090247/0.090247 sec, 0.054888/0.054888 sec, 0.027351/0.027351 sec, 0.03492/0.03492 sec )
[LOG] Total clause size reduction: 10908 --> 911 (4240 --> 217, 2835 --> 140, 1456 --> 55, 1957 --> 88, 152 --> 148, 131 --> 128, 55 --> 53, 82 --> 82 )
[LOG] Average clause size reduction: 55.6531 --> 4.64796 (103.415 --> 5.29268, 101.25 --> 5, 97.0667 --> 3.66667, 97.85 --> 4.4, 4.47059 --> 4.35294, 5.03846 --> 4.92308, 3.92857 --> 3.78571, 4.55556 --> 4.55556 )
[LOG] Overall execution time: 0.642333 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.80 sec (Real time) / 0.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 841 4 98 1 735
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.135048 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041895/0 sec (0.021679/0 sec, 0.020216/0 sec )
[LOG] Nr of iterations: 13 (7, 6 )
[LOG] Total clause computation time: 0.006306/0 sec (0.00358/0.00358 sec, 0.002726/0.002726 sec )
[LOG] Total clause minimization time: 0.035503/0 sec (0.018054/0.018054 sec, 0.017449/0.017449 sec )
[LOG] Total clause size reduction: 908 --> 40 (888 --> 20, 20 --> 20 )
[LOG] Average clause size reduction: 69.8462 --> 3.07692 (126.857 --> 2.85714, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0.143925 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1243 3 144 1 1095
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.610848 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 31 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.21693/0 sec (0.112343/0 sec, 0.104587/0 sec )
[LOG] Nr of iterations: 32 (17, 15 )
[LOG] Total clause computation time: 0.03807/0 sec (0.020721/0.020721 sec, 0.017349/0.017349 sec )
[LOG] Total clause minimization time: 0.17869/0 sec (0.091527/0.091527 sec, 0.087163/0.087163 sec )
[LOG] Total clause size reduction: 4127 --> 66 (4096 --> 35, 31 --> 31 )
[LOG] Average clause size reduction: 128.969 --> 2.0625 (240.941 --> 2.05882, 2.06667 --> 2.06667 )
[LOG] Overall execution time: 0.631074 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.76 sec (Real time) / 0.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.59 sec (Real time) / 0.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2127 3 252 1 1871
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005562 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000944/0 sec (0.000452/0 sec, 0.000492/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.000313/0 sec (0.000215/0.000215 sec, 9.8e-05/9.8e-05 sec )
[LOG] Total clause minimization time: 0.000608/0 sec (0.000225/0.000225 sec, 0.000383/0.000383 sec )
[LOG] Total clause size reduction: 78 --> 4 (76 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 15.6 --> 0.8 (25.3333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.007332 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.021877 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005622/0 sec (0.002107/0 sec, 0.003515/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.001716/0 sec (0.001043/0.001043 sec, 0.000673/0.000673 sec )
[LOG] Total clause minimization time: 0.003867/0 sec (0.001044/0.001044 sec, 0.002823/0.002823 sec )
[LOG] Total clause size reduction: 330 --> 10 (325 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 30 --> 0.909091 (54.1667 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.0247 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 438 1 63 1 373
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.340129 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16073/0 sec (0.100673/0 sec, 0.017332/0 sec, 0.027859/0 sec, 0.014866/0 sec )
[LOG] Nr of iterations: 46 (30, 7, 3, 6 )
[LOG] Total clause computation time: 0.069775/0 sec (0.036043/0.036043 sec, 0.006821/0.006821 sec, 0.022648/0.022648 sec, 0.004263/0.004263 sec )
[LOG] Total clause minimization time: 0.090649/0 sec (0.064407/0.064407 sec, 0.010474/0.010474 sec, 0.005191/0.005191 sec, 0.010577/0.010577 sec )
[LOG] Total clause size reduction: 5786 --> 133 (4785 --> 104, 984 --> 13, 4 --> 3, 13 --> 13 )
[LOG] Average clause size reduction: 125.783 --> 2.8913 (159.5 --> 3.46667, 140.571 --> 1.85714, 1.33333 --> 1, 2.16667 --> 2.16667 )
[LOG] Overall execution time: 0.350553 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1381 4 160 1 1213
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 3.30587 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 52 new AND gates.
[LOG] Size before ABC: 115 AND gates.
[LOG] Size after ABC: 52 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.01707/2 sec (1.09557/1 sec, 0.13307/0 sec, 0.715443/1 sec, 0.072991/0 sec )
[LOG] Nr of iterations: 148 (75, 10, 54, 9 )
[LOG] Total clause computation time: 1.17669/0 sec (0.623847/0.623847 sec, 0.047693/0.047693 sec, 0.487961/0.487961 sec, 0.017192/0.017192 sec )
[LOG] Total clause minimization time: 0.839449/2 sec (0.471158/0.471158 sec, 0.085303/0.085303 sec, 0.227232/0.227232 sec, 0.055756/0.055756 sec )
[LOG] Total clause size reduction: 23801 --> 367 (21090 --> 227, 2556 --> 25, 130 --> 90, 25 --> 25 )
[LOG] Average clause size reduction: 160.818 --> 2.47973 (281.2 --> 3.02667, 255.6 --> 2.5, 2.40741 --> 1.66667, 2.77778 --> 2.77778 )
[LOG] Overall execution time: 3.33058 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.47 sec (Real time) / 3.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.55 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2395 4 280 1 2107
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.127224 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 38 new AND gates.
[LOG] Size before ABC: 62 AND gates.
[LOG] Size after ABC: 35 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.099728/0 sec (0.010742/0 sec, 0.010359/0 sec, 0.020164/0 sec, 0.00011/0 sec, 0.00981/0 sec, 0.002465/0 sec, 0.001886/0 sec, 0.001346/0 sec, 0.009985/0 sec, 0.005525/0 sec, 0.007411/0 sec, 8e-06/0 sec, 0.011691/0 sec, 0.000796/0 sec, 0.004888/0 sec, 0.002542/0 sec )
[LOG] Nr of iterations: 97 (8, 14, 20, 1, 11, 2, 4, 4, 2, 7, 7, 0, 10, 1, 3, 3 )
[LOG] Total clause computation time: 0.032077/0 sec (0.002563/0.002563 sec, 0.002532/0.002532 sec, 0.004323/0.004323 sec, 0.000106/0.000106 sec, 0.00272/0.00272 sec, 0.00014/0.00014 sec, 0.00076/0.00076 sec, 0.000412/0.000412 sec, 0.007173/0.007173 sec, 0.002141/0.002141 sec, 0.004312/0.004312 sec, 0/0 sec, 0.002673/0.002673 sec, 1e-06/1e-06 sec, 0.001155/0.001155 sec, 0.001066/0.001066 sec )
[LOG] Total clause minimization time: 0.067085/0 sec (0.008136/0.008136 sec, 0.007742/0.007742 sec, 0.015643/0.015643 sec, 0/0 sec, 0.00703/0.00703 sec, 0.002316/0.002316 sec, 0.001111/0.001111 sec, 0.000923/0.000923 sec, 0.0028/0.0028 sec, 0.003357/0.003357 sec, 0.00307/0.00307 sec, 0/0 sec, 0.008981/0.008981 sec, 0.000787/0.000787 sec, 0.003722/0.003722 sec, 0.001467/0.001467 sec )
[LOG] Total clause size reduction: 2401 --> 241 (308 --> 19, 559 --> 37, 798 --> 97, 0 --> 0, 400 --> 21, 39 --> 0, 114 --> 4, 111 --> 3, 2 --> 2, 17 --> 13, 25 --> 18, 0 --> 0, 21 --> 20, 0 --> 0, 4 --> 4, 3 --> 3 )
[LOG] Average clause size reduction: 24.7526 --> 2.48454 (38.5 --> 2.375, 39.9286 --> 2.64286, 39.9 --> 4.85, 0 --> 0, 36.3636 --> 1.90909, 19.5 --> 0, 28.5 --> 1, 27.75 --> 0.75, 1 --> 1, 2.42857 --> 1.85714, 3.57143 --> 2.57143, 0 --> 0, 2.1 --> 2, 0 --> 0, 1.33333 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0.129036 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 223 13 23 1 182
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.295226 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 42 new AND gates.
[LOG] Size before ABC: 71 AND gates.
[LOG] Size after ABC: 39 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.214134/0 sec (0.042166/0 sec, 0.016544/0 sec, 0.000315/0 sec, 0.008952/0 sec, 0.000698/0 sec, 0.020062/0 sec, 0.013612/0 sec, 0.002852/0 sec, 0.00474/0 sec, 0.006754/0 sec, 0.019157/0 sec, 0.012724/0 sec, 0.000919/0 sec, 0.011613/0 sec, 0.002357/0 sec, 0.017092/0 sec, 0.010407/0 sec, 6.3e-05/0 sec, 0.012027/0 sec, 0.01108/0 sec )
[LOG] Nr of iterations: 105 (14, 8, 2, 10, 2, 13, 6, 2, 5, 6, 3, 5, 1, 7, 1, 8, 2, 1, 4, 5 )
[LOG] Total clause computation time: 0.066601/0 sec (0.0072/0.0072 sec, 0.003687/0.003687 sec, 0.000273/0.000273 sec, 0.002374/0.002374 sec, 0.000397/0.000397 sec, 0.003325/0.003325 sec, 0.004211/0.004211 sec, 0.000342/0.000342 sec, 0.002428/0.002428 sec, 0.001815/0.001815 sec, 0.01356/0.01356 sec, 0.003269/0.003269 sec, 0/0 sec, 0.004599/0.004599 sec, 0.002028/0.002028 sec, 0.008258/0.008258 sec, 0.001334/0.001334 sec, 1e-06/1e-06 sec, 0.003874/0.003874 sec, 0.003626/0.003626 sec )
[LOG] Total clause minimization time: 0.146984/0 sec (0.034865/0.034865 sec, 0.012803/0.012803 sec, 3.4e-05/3.4e-05 sec, 0.00652/0.00652 sec, 0.000294/0.000294 sec, 0.016636/0.016636 sec, 0.009383/0.009383 sec, 0.002503/0.002503 sec, 0.002294/0.002294 sec, 0.004911/0.004911 sec, 0.00558/0.00558 sec, 0.00943/0.00943 sec, 0.000914/0.000914 sec, 0.006995/0.006995 sec, 0.000325/0.000325 sec, 0.008796/0.008796 sec, 0.009067/0.009067 sec, 5.8e-05/5.8e-05 sec, 0.008141/0.008141 sec, 0.007435/0.007435 sec )
[LOG] Total clause size reduction: 2880 --> 232 (676 --> 49, 357 --> 25, 50 --> 0, 441 --> 22, 48 --> 1, 564 --> 47, 230 --> 5, 45 --> 0, 176 --> 5, 215 --> 9, 5 --> 5, 15 --> 15, 0 --> 0, 14 --> 8, 1 --> 1, 27 --> 24, 2 --> 2, 0 --> 0, 5 --> 5, 9 --> 9 )
[LOG] Average clause size reduction: 27.4286 --> 2.20952 (48.2857 --> 3.5, 44.625 --> 3.125, 25 --> 0, 44.1 --> 2.2, 24 --> 0.5, 43.3846 --> 3.61538, 38.3333 --> 0.833333, 22.5 --> 0, 35.2 --> 1, 35.8333 --> 1.5, 1.66667 --> 1.66667, 3 --> 3, 0 --> 0, 2 --> 1.14286, 1 --> 1, 3.375 --> 3, 1 --> 1, 0 --> 0, 1.25 --> 1.25, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.297768 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 326 15 27 1 277
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 21.9659 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Final circuit size: 735 new AND gates.
[LOG] Size before ABC: 1642 AND gates.
[LOG] Size after ABC: 733 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 21.4014/22 sec (0.921256/1 sec, 2.04877/2 sec, 0.002115/0 sec, 0.890748/1 sec, 0.194467/0 sec, 0.912649/1 sec, 1.46702/2 sec, 0.957721/1 sec, 0.279069/0 sec, 0.180878/0 sec, 3.02085/3 sec, 2.36366/2 sec, 0.236017/1 sec, 1.18138/1 sec, 0.787851/1 sec, 1.03098/1 sec, 2.33296/2 sec, 0.755425/1 sec, 1.04657/1 sec, 0.790987/1 sec )
[LOG] Nr of iterations: 927 (85, 173, 2, 91, 24, 32, 77, 32, 7, 8, 74, 134, 1, 65, 1, 6, 76, 27, 5, 7 )
[LOG] Total clause computation time: 6.86084/9 sec (0.363284/0.363284 sec, 0.426959/0.426959 sec, 0.001986/0.001986 sec, 0.181273/0.181273 sec, 0.025113/0.025113 sec, 0.178783/0.178783 sec, 0.35869/0.35869 sec, 0.172519/0.172519 sec, 0.101768/0.101768 sec, 0.040777/0.040777 sec, 1.73105/1.73105 sec, 0.756333/0.756333 sec, 2e-06/2e-06 sec, 0.467154/0.467154 sec, 0.313718/0.313718 sec, 0.732403/0.732403 sec, 0.441497/0.441497 sec, 0.052988/0.052988 sec, 0.266341/0.266341 sec, 0.248199/0.248199 sec )
[LOG] Total clause minimization time: 14.5302/13 sec (0.55697/0.55697 sec, 1.61976/1.61976 sec, 0.000117/0.000117 sec, 0.708332/0.708332 sec, 0.169018/0.169018 sec, 0.733405/0.733405 sec, 1.10745/1.10745 sec, 0.784863/0.784863 sec, 0.177228/0.177228 sec, 0.140032/0.140032 sec, 1.28894/1.28894 sec, 1.60604/1.60604 sec, 0.235994/0.235994 sec, 0.713609/0.713609 sec, 0.474111/0.474111 sec, 0.298491/0.298491 sec, 1.89067/1.89067 sec, 0.70228/0.70228 sec, 0.780156/0.780156 sec, 0.542709/0.542709 sec )
[LOG] Total clause size reduction: 30828 --> 4749 (4872 --> 536, 9804 --> 1125, 56 --> 0, 4950 --> 568, 1242 --> 207, 1643 --> 200, 3952 --> 362, 1581 --> 82, 300 --> 15, 343 --> 13, 447 --> 324, 817 --> 641, 0 --> 0, 351 --> 268, 1 --> 1, 20 --> 17, 362 --> 329, 66 --> 40, 8 --> 8, 13 --> 13 )
[LOG] Average clause size reduction: 33.2557 --> 5.12298 (57.3176 --> 6.30588, 56.6705 --> 6.50289, 28 --> 0, 54.3956 --> 6.24176, 51.75 --> 8.625, 51.3438 --> 6.25, 51.3247 --> 4.7013, 49.4062 --> 2.5625, 42.8571 --> 2.14286, 42.875 --> 1.625, 6.04054 --> 4.37838, 6.09701 --> 4.78358, 0 --> 0, 5.4 --> 4.12308, 1 --> 1, 3.33333 --> 2.83333, 4.76316 --> 4.32895, 2.44444 --> 1.48148, 1.6 --> 1.6, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 21.9714 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 22.23 sec (Real time) / 22.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.31 sec (Real time) / 5.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 1045 18 30 1 989
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.053484 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014387/0 sec (0.007417/0 sec, 0.002248/0 sec, 0.002741/0 sec, 0.001981/0 sec )
[LOG] Nr of iterations: 19 (10, 4, 2, 3 )
[LOG] Total clause computation time: 0.005084/0 sec (0.002861/0.002861 sec, 0.001041/0.001041 sec, 0.000489/0.000489 sec, 0.000693/0.000693 sec )
[LOG] Total clause minimization time: 0.009208/0 sec (0.004499/0.004499 sec, 0.00119/0.00119 sec, 0.002239/0.002239 sec, 0.00128/0.00128 sec )
[LOG] Total clause size reduction: 1215 --> 25 (909 --> 17, 300 --> 3, 3 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 63.9474 --> 1.31579 (90.9 --> 1.7, 75 --> 0.75, 1.5 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.060861 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1196 3 96 1 1095
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.569527 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 42 new AND gates.
[LOG] Size before ABC: 68 AND gates.
[LOG] Size after ABC: 42 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.302177/0 sec (0.037991/0 sec, 0.059897/0 sec, 0.070024/0 sec, 0.064695/0 sec, 0.02248/0 sec, 0.04709/0 sec )
[LOG] Nr of iterations: 69 (9, 13, 17, 7, 8, 15 )
[LOG] Total clause computation time: 0.086505/0 sec (0.019175/0.019175 sec, 0.013557/0.013557 sec, 0.017984/0.017984 sec, 0.016224/0.016224 sec, 0.005505/0.005505 sec, 0.01406/0.01406 sec )
[LOG] Total clause minimization time: 0.215266/0 sec (0.018762/0.018762 sec, 0.04624/0.04624 sec, 0.05193/0.05193 sec, 0.048423/0.048423 sec, 0.016946/0.016946 sec, 0.032965/0.032965 sec )
[LOG] Total clause size reduction: 5316 --> 185 (1176 --> 16, 1752 --> 54, 2320 --> 47, 13 --> 13, 13 --> 13, 42 --> 42 )
[LOG] Average clause size reduction: 77.0435 --> 2.68116 (130.667 --> 1.77778, 134.769 --> 4.15385, 136.471 --> 2.76471, 1.85714 --> 1.85714, 1.625 --> 1.625, 2.8 --> 2.8 )
[LOG] Overall execution time: 0.583353 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.72 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2106 4 140 1 1959
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.265427 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 47 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.127898/0 sec (0.042833/0 sec, 0.021974/0 sec, 0.040819/0 sec, 0.022272/0 sec )
[LOG] Nr of iterations: 52 (16, 12, 13, 11 )
[LOG] Total clause computation time: 0.033401/0 sec (0.009712/0.009712 sec, 0.007789/0.007789 sec, 0.008825/0.008825 sec, 0.007075/0.007075 sec )
[LOG] Total clause minimization time: 0.094229/0 sec (0.033009/0.033009 sec, 0.014131/0.014131 sec, 0.031931/0.031931 sec, 0.015158/0.015158 sec )
[LOG] Total clause size reduction: 4126 --> 110 (2355 --> 43, 1716 --> 20, 35 --> 27, 20 --> 20 )
[LOG] Average clause size reduction: 79.3462 --> 2.11538 (147.188 --> 2.6875, 143 --> 1.66667, 2.69231 --> 2.07692, 1.81818 --> 1.81818 )
[LOG] Overall execution time: 0.278496 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1682 3 152 1 1525
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 1.50506 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 57 new AND gates.
[LOG] Size before ABC: 90 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.866342/1 sec (0.250093/0 sec, 0.175394/0 sec, 0.09249/1 sec, 0.141827/0 sec, 0.120111/0 sec, 0.086427/0 sec )
[LOG] Nr of iterations: 101 (22, 24, 14, 12, 17, 12 )
[LOG] Total clause computation time: 0.189505/0 sec (0.046931/0.046931 sec, 0.038656/0.038656 sec, 0.024417/0.024417 sec, 0.019696/0.019696 sec, 0.03679/0.03679 sec, 0.023015/0.023015 sec )
[LOG] Total clause minimization time: 0.676223/1 sec (0.202987/0.202987 sec, 0.136569/0.136569 sec, 0.067994/0.067994 sec, 0.122067/0.122067 sec, 0.083244/0.083244 sec, 0.063362/0.063362 sec )
[LOG] Total clause size reduction: 17329 --> 272 (6363 --> 78, 6946 --> 75, 3913 --> 29, 36 --> 20, 45 --> 44, 26 --> 26 )
[LOG] Average clause size reduction: 171.574 --> 2.69307 (289.227 --> 3.54545, 289.417 --> 3.125, 279.5 --> 2.07143, 3 --> 1.66667, 2.64706 --> 2.58824, 2.16667 --> 2.16667 )
[LOG] Overall execution time: 1.54312 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.69 sec (Real time) / 1.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.50 sec (Real time) / 1.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.25 sec (Real time) / 1.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3516 4 296 1 3213
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.019455 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006536/0 sec (0.003544/0 sec, 0.002992/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.002315/0 sec (0.001257/0.001257 sec, 0.001058/0.001058 sec )
[LOG] Total clause minimization time: 0.004187/0 sec (0.00227/0.00227 sec, 0.001917/0.001917 sec )
[LOG] Total clause size reduction: 170 --> 10 (165 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 24.2857 --> 1.42857 (41.25 --> 1.25, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.021975 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 404 3 51 1 349
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.050611 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020014/0 sec (0.011098/0 sec, 0.008916/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.007194/0 sec (0.004084/0.004084 sec, 0.00311/0.00311 sec )
[LOG] Total clause minimization time: 0.012766/0 sec (0.006983/0.006983 sec, 0.005783/0.005783 sec )
[LOG] Total clause size reduction: 368 --> 16 (360 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 33.4545 --> 1.45455 (60 --> 1.33333, 1.6 --> 1.6 )
[LOG] Overall execution time: 0.053927 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 527 3 68 1 455
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 9.75312 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.39075/4 sec (1.38447/1 sec, 3.00629/3 sec )
[LOG] Nr of iterations: 36 (21, 15 )
[LOG] Total clause computation time: 0.939231/0 sec (0.443123/0.443123 sec, 0.496108/0.496108 sec )
[LOG] Total clause minimization time: 3.4511/4 sec (0.941139/0.941139 sec, 2.50996/2.50996 sec )
[LOG] Total clause size reduction: 7367 --> 75 (7340 --> 48, 27 --> 27 )
[LOG] Average clause size reduction: 204.639 --> 2.08333 (349.524 --> 2.28571, 1.8 --> 1.8 )
[LOG] Overall execution time: 9.80757 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.95 sec (Real time) / 9.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.10 sec (Real time) / 1.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.02 sec (Real time) / 6.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4541 3 363 1 4174
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 92.0729 sec CPU time.
[LOG] Relation determinization time: 92 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 41 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 70.4959/71 sec (36.7576/37 sec, 33.7383/34 sec )
[LOG] Nr of iterations: 58 (36, 22 )
[LOG] Total clause computation time: 8.62054/9 sec (5.68358/5.68358 sec, 2.93696/2.93696 sec )
[LOG] Total clause minimization time: 61.8742/62 sec (31.0733/31.0733 sec, 30.8009/30.8009 sec )
[LOG] Total clause size reduction: 17121 --> 144 (17080 --> 103, 41 --> 41 )
[LOG] Average clause size reduction: 295.19 --> 2.48276 (474.444 --> 2.86111, 1.86364 --> 1.86364 )
[LOG] Overall execution time: 92.1628 sec CPU time.
[LOG] Overall execution time: 92 sec real time.
Synthesis time: 92.43 sec (Real time) / 92.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.64 sec (Real time) / 1.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.93 sec (Real time) / 14.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 5995 3 484 1 5507
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.036651 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011352/0 sec (0.005814/0 sec, 0.005538/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.004882/0 sec (0.003276/0.003276 sec, 0.001606/0.001606 sec )
[LOG] Total clause minimization time: 0.006428/0 sec (0.002516/0.002516 sec, 0.003912/0.003912 sec )
[LOG] Total clause size reduction: 370 --> 12 (364 --> 6, 6 --> 6 )
[LOG] Average clause size reduction: 41.1111 --> 1.33333 (72.8 --> 1.2, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.040827 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 571 3 87 1 480
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.117387 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.046083/0 sec (0.022893/0 sec, 0.02319/0 sec )
[LOG] Nr of iterations: 13 (7, 6 )
[LOG] Total clause computation time: 0.023651/0 sec (0.013757/0.013757 sec, 0.009894/0.009894 sec )
[LOG] Total clause minimization time: 0.022374/0 sec (0.009103/0.009103 sec, 0.013271/0.013271 sec )
[LOG] Total clause size reduction: 728 --> 16 (720 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 56 --> 1.23077 (102.857 --> 1.14286, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.123125 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 755 3 116 1 635
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.033797 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013676/0 sec (0.006275/0 sec, 0.007401/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.005611/0 sec (0.002444/0.002444 sec, 0.003167/0.003167 sec )
[LOG] Total clause minimization time: 0.007998/0 sec (0.003809/0.003809 sec, 0.004189/0.004189 sec )
[LOG] Total clause size reduction: 263 --> 14 (256 --> 7, 7 --> 7 )
[LOG] Average clause size reduction: 29.2222 --> 1.55556 (51.2 --> 1.4, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.036625 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 451 3 60 1 387
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.212169 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.114018/0 sec (0.053008/0 sec, 0.06101/0 sec )
[LOG] Nr of iterations: 23 (12, 11 )
[LOG] Total clause computation time: 0.076372/0 sec (0.033971/0.033971 sec, 0.042401/0.042401 sec )
[LOG] Total clause minimization time: 0.037547/0 sec (0.018982/0.018982 sec, 0.018565/0.018565 sec )
[LOG] Total clause size reduction: 1040 --> 34 (1023 --> 17, 17 --> 17 )
[LOG] Average clause size reduction: 45.2174 --> 1.47826 (85.25 --> 1.41667, 1.54545 --> 1.54545 )
[LOG] Overall execution time: 0.217148 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 787 4 88 1 694
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.328829 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.162263/0 sec (0.085033/0 sec, 0.07723/0 sec )
[LOG] Nr of iterations: 19 (10, 9 )
[LOG] Total clause computation time: 0.052363/0 sec (0.035173/0.035173 sec, 0.01719/0.01719 sec )
[LOG] Total clause minimization time: 0.109824/0 sec (0.04982/0.04982 sec, 0.060004/0.060004 sec )
[LOG] Total clause size reduction: 1208 --> 22 (1197 --> 11, 11 --> 11 )
[LOG] Average clause size reduction: 63.5789 --> 1.15789 (119.7 --> 1.1, 1.22222 --> 1.22222 )
[LOG] Overall execution time: 0.33565 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 865 4 128 1 732
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 113.186 sec CPU time.
[LOG] Relation determinization time: 114 sec real time.
[LOG] Final circuit size: 70 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 70 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 106.375/107 sec (50.5015/51 sec, 55.8734/56 sec )
[LOG] Nr of iterations: 84 (43, 41 )
[LOG] Total clause computation time: 7.26458/8 sec (2.14583/2.14583 sec, 5.11875/5.11875 sec )
[LOG] Total clause minimization time: 99.109/99 sec (48.355/48.355 sec, 50.754/50.754 sec )
[LOG] Total clause size reduction: 13209 --> 215 (13104 --> 110, 105 --> 105 )
[LOG] Average clause size reduction: 157.25 --> 2.55952 (304.744 --> 2.55814, 2.56098 --> 2.56098 )
[LOG] Overall execution time: 113.222 sec CPU time.
[LOG] Overall execution time: 114 sec real time.
Synthesis time: 113.51 sec (Real time) / 113.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.55 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.53 sec (Real time) / 4.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2884 7 304 1 2572
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.148603 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.068022/0 sec (0.035216/0 sec, 0.032806/0 sec )
[LOG] Nr of iterations: 34 (18, 16 )
[LOG] Total clause computation time: 0.020306/0 sec (0.011195/0.011195 sec, 0.009111/0.009111 sec )
[LOG] Total clause minimization time: 0.047544/0 sec (0.023922/0.023922 sec, 0.023622/0.023622 sec )
[LOG] Total clause size reduction: 1970 --> 67 (1938 --> 35, 32 --> 32 )
[LOG] Average clause size reduction: 57.9412 --> 1.97059 (107.667 --> 1.94444, 2 --> 2 )
[LOG] Overall execution time: 0.154401 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 823 5 108 1 709
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.00477 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000892/0 sec (0.000502/0 sec, 0.00039/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000209/0 sec (0.000164/0.000164 sec, 4.5e-05/4.5e-05 sec )
[LOG] Total clause minimization time: 0.000627/0 sec (0.000307/0.000307 sec, 0.00032/0.00032 sec )
[LOG] Total clause size reduction: 51 --> 6 (48 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 17 --> 2 (24 --> 1.5, 3 --> 3 )
[LOG] Overall execution time: 0.006517 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.013703 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003899/0 sec (0.001885/0 sec, 0.002014/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.001411/0 sec (0.000631/0.000631 sec, 0.00078/0.00078 sec )
[LOG] Total clause minimization time: 0.002451/0 sec (0.001234/0.001234 sec, 0.001217/0.001217 sec )
[LOG] Total clause size reduction: 115 --> 10 (110 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 23 --> 2 (36.6667 --> 1.66667, 2.5 --> 2.5 )
[LOG] Overall execution time: 0.015973 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 344 2 52 1 290
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.471187 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.246618/0 sec (0.108877/0 sec, 0.137741/0 sec )
[LOG] Nr of iterations: 25 (15, 10 )
[LOG] Total clause computation time: 0.078798/0 sec (0.036683/0.036683 sec, 0.042115/0.042115 sec )
[LOG] Total clause minimization time: 0.167682/0 sec (0.072115/0.072115 sec, 0.095567/0.095567 sec )
[LOG] Total clause size reduction: 1682 --> 43 (1666 --> 27, 16 --> 16 )
[LOG] Average clause size reduction: 67.28 --> 1.72 (111.067 --> 1.8, 1.6 --> 1.6 )
[LOG] Overall execution time: 0.478447 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1055 2 116 1 936
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.197221 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 39 new AND gates.
[LOG] Size before ABC: 68 AND gates.
[LOG] Size after ABC: 39 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.142108/0 sec (0.090066/0 sec, 0.052042/0 sec )
[LOG] Nr of iterations: 32 (19, 13 )
[LOG] Total clause computation time: 0.017785/0 sec (0.009958/0.009958 sec, 0.007827/0.007827 sec )
[LOG] Total clause minimization time: 0.124032/0 sec (0.079908/0.079908 sec, 0.044124/0.044124 sec )
[LOG] Total clause size reduction: 1346 --> 179 (1278 --> 111, 68 --> 68 )
[LOG] Average clause size reduction: 42.0625 --> 5.59375 (67.2632 --> 5.84211, 5.23077 --> 5.23077 )
[LOG] Overall execution time: 0.200812 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 562 2 68 1 491
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.09757 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.033585/0 sec (0.019689/0 sec, 0.013896/0 sec )
[LOG] Nr of iterations: 24 (15, 9 )
[LOG] Total clause computation time: 0.014644/0 sec (0.007981/0.007981 sec, 0.006663/0.006663 sec )
[LOG] Total clause minimization time: 0.018846/0 sec (0.011648/0.011648 sec, 0.007198/0.007198 sec )
[LOG] Total clause size reduction: 1577 --> 28 (1568 --> 19, 9 --> 9 )
[LOG] Average clause size reduction: 65.7083 --> 1.16667 (104.533 --> 1.26667, 1 --> 1 )
[LOG] Overall execution time: 0.103562 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 922 3 108 1 810
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.041057 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020044/0 sec (0.011118/0 sec, 0.008926/0 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 0.007454/0 sec (0.004205/0.004205 sec, 0.003249/0.003249 sec )
[LOG] Total clause minimization time: 0.012484/0 sec (0.006866/0.006866 sec, 0.005618/0.005618 sec )
[LOG] Total clause size reduction: 527 --> 30 (512 --> 15, 15 --> 15 )
[LOG] Average clause size reduction: 31 --> 1.76471 (56.8889 --> 1.66667, 1.875 --> 1.875 )
[LOG] Overall execution time: 0.04381 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 438 3 60 1 374
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.090022 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.023206/0 sec (0.01413/0 sec, 0.009076/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.011597/0 sec (0.007384/0.007384 sec, 0.004213/0.004213 sec )
[LOG] Total clause minimization time: 0.011554/0 sec (0.006715/0.006715 sec, 0.004839/0.004839 sec )
[LOG] Total clause size reduction: 404 --> 16 (396 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 44.8889 --> 1.77778 (79.2 --> 1.6, 2 --> 2 )
[LOG] Overall execution time: 0.095746 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 956 2 96 1 858
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 1.19066 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.591752/0 sec (0.238207/0 sec, 0.353545/0 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 0.313178/0 sec (0.191218/0.191218 sec, 0.12196/0.12196 sec )
[LOG] Total clause minimization time: 0.278449/0 sec (0.046931/0.046931 sec, 0.231518/0.231518 sec )
[LOG] Total clause size reduction: 1544 --> 32 (1528 --> 16, 16 --> 16 )
[LOG] Average clause size reduction: 90.8235 --> 1.88235 (169.778 --> 1.77778, 2 --> 2 )
[LOG] Overall execution time: 1.20466 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.34 sec (Real time) / 1.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.33 sec (Real time) / 0.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1667 2 188 1 1477
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.146448 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041724/0 sec (0.019008/0 sec, 0.022716/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.018552/0 sec (0.010443/0.010443 sec, 0.008109/0.008109 sec )
[LOG] Total clause minimization time: 0.023111/0 sec (0.00853/0.00853 sec, 0.014581/0.014581 sec )
[LOG] Total clause size reduction: 440 --> 16 (432 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 48.8889 --> 1.77778 (86.4 --> 1.6, 2 --> 2 )
[LOG] Overall execution time: 0.153114 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1080 3 104 1 972
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.329762 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.168285/0 sec (0.077258/0 sec, 0.091027/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.067019/0 sec (0.034094/0.034094 sec, 0.032925/0.032925 sec )
[LOG] Total clause minimization time: 0.101234/0 sec (0.043149/0.043149 sec, 0.058085/0.058085 sec )
[LOG] Total clause size reduction: 408 --> 6 (405 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 58.2857 --> 0.857143 (101.25 --> 0.75, 1 --> 1 )
[LOG] Overall execution time: 0.336631 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 797 2 132 1 662
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.230284 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.08329/0 sec (0.036214/0 sec, 0.047076/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.047425/0 sec (0.023375/0.023375 sec, 0.02405/0.02405 sec )
[LOG] Total clause minimization time: 0.035804/0 sec (0.012808/0.012808 sec, 0.022996/0.022996 sec )
[LOG] Total clause size reduction: 460 --> 16 (452 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 51.1111 --> 1.77778 (90.4 --> 1.6, 2 --> 2 )
[LOG] Overall execution time: 0.237612 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1183 4 108 1 1070
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.221866 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 45 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.108161/0 sec (0.020377/0 sec, 0.027137/0 sec, 0.012873/0 sec, 0.02521/0 sec, 0.016248/0 sec, 0.006316/0 sec )
[LOG] Nr of iterations: 54 (12, 13, 5, 11, 10, 3 )
[LOG] Total clause computation time: 0.027871/0 sec (0.005678/0.005678 sec, 0.007964/0.007964 sec, 0.002194/0.002194 sec, 0.005339/0.005339 sec, 0.005427/0.005427 sec, 0.001269/0.001269 sec )
[LOG] Total clause minimization time: 0.080011/0 sec (0.014634/0.014634 sec, 0.019091/0.019091 sec, 0.010647/0.010647 sec, 0.019826/0.019826 sec, 0.010785/0.010785 sec, 0.005028/0.005028 sec )
[LOG] Total clause size reduction: 4785 --> 113 (1936 --> 21, 2100 --> 32, 696 --> 15, 21 --> 17, 24 --> 20, 8 --> 8 )
[LOG] Average clause size reduction: 88.6111 --> 2.09259 (161.333 --> 1.75, 161.538 --> 2.46154, 139.2 --> 3, 1.90909 --> 1.54545, 2.4 --> 2, 2.66667 --> 2.66667 )
[LOG] Overall execution time: 0.232455 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1316 1 172 1 1141
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.029014 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015794/0 sec (0.010644/0 sec, 0.002157/0 sec, 0.001864/0 sec, 0.001129/0 sec )
[LOG] Nr of iterations: 20 (12, 4, 1, 3 )
[LOG] Total clause computation time: 0.004449/0 sec (0.002307/0.002307 sec, 0.001298/0.001298 sec, 0.000472/0.000472 sec, 0.000372/0.000372 sec )
[LOG] Total clause minimization time: 0.011223/0 sec (0.008245/0.008245 sec, 0.000848/0.000848 sec, 0.001385/0.001385 sec, 0.000745/0.000745 sec )
[LOG] Total clause size reduction: 898 --> 56 (704 --> 49, 189 --> 3, 2 --> 1, 3 --> 3 )
[LOG] Average clause size reduction: 44.9 --> 2.8 (58.6667 --> 4.08333, 47.25 --> 0.75, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.031585 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 387 2 60 1 324
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 161.3 sec CPU time.
[LOG] Relation determinization time: 162 sec real time.
[LOG] Final circuit size: 851 new AND gates.
[LOG] Size before ABC: 1272 AND gates.
[LOG] Size after ABC: 851 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 150.653/150 sec (3.34409/4 sec, 37.3256/37 sec, 28.2625/28 sec, 38.9244/39 sec, 25.3494/25 sec, 17.447/17 sec )
[LOG] Nr of iterations: 531 (13, 65, 204, 12, 42, 195 )
[LOG] Total clause computation time: 30.7486/25 sec (1.98495/1.98495 sec, 10.3261/10.3261 sec, 4.49352/4.49352 sec, 4.54394/4.54394 sec, 4.71712/4.71712 sec, 4.68294/4.68294 sec )
[LOG] Total clause minimization time: 119.893/125 sec (1.35895/1.35895 sec, 26.9983/26.9983 sec, 23.7652/23.7652 sec, 34.3802/34.3802 sec, 20.6314/20.6314 sec, 12.7591/12.7591 sec )
[LOG] Total clause size reduction: 80612 --> 2763 (3432 --> 29, 18240 --> 247, 57652 --> 1215, 29 --> 25, 126 --> 114, 1133 --> 1133 )
[LOG] Average clause size reduction: 151.812 --> 5.20339 (264 --> 2.23077, 280.615 --> 3.8, 282.608 --> 5.95588, 2.41667 --> 2.08333, 3 --> 2.71429, 5.81026 --> 5.81026 )
[LOG] Overall execution time: 161.339 sec CPU time.
[LOG] Overall execution time: 162 sec real time.
Synthesis time: 161.83 sec (Real time) / 160.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.57 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.91 sec (Real time) / 0.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 3063 3 280 1 2777
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.014431 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006773/0 sec (0.00295/0 sec, 0.001989/0 sec, 0.000585/0 sec, 0.001249/0 sec )
[LOG] Nr of iterations: 16 (6, 5, 1, 4 )
[LOG] Total clause computation time: 0.002346/0 sec (0.00077/0.00077 sec, 0.000733/0.000733 sec, 0.00034/0.00034 sec, 0.000503/0.000503 sec )
[LOG] Total clause minimization time: 0.004342/0 sec (0.002137/0.002137 sec, 0.001237/0.001237 sec, 0.000239/0.000239 sec, 0.000729/0.000729 sec )
[LOG] Total clause size reduction: 471 --> 29 (260 --> 18, 204 --> 5, 2 --> 1, 5 --> 5 )
[LOG] Average clause size reduction: 29.4375 --> 1.8125 (43.3333 --> 3, 40.8 --> 1, 2 --> 1, 1.25 --> 1.25 )
[LOG] Overall execution time: 0.016476 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 293 2 48 1 242
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.007641 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002766/0 sec (0.001771/0 sec, 0.000464/0 sec, 0.000264/0 sec, 0.000267/0 sec )
[LOG] Nr of iterations: 14 (8, 3, 1, 2 )
[LOG] Total clause computation time: 0.000946/0 sec (0.000581/0.000581 sec, 0.000239/0.000239 sec, 4e-05/4e-05 sec, 8.6e-05/8.6e-05 sec )
[LOG] Total clause minimization time: 0.001748/0 sec (0.001142/0.001142 sec, 0.000216/0.000216 sec, 0.000217/0.000217 sec, 0.000173/0.000173 sec )
[LOG] Total clause size reduction: 506 --> 21 (392 --> 16, 110 --> 2, 2 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 36.1429 --> 1.5 (49 --> 2, 36.6667 --> 0.666667, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.009638 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 282 2 52 1 227
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.01266 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006231/0 sec (0.003489/0 sec, 0.0009/0 sec, 0.000907/0 sec, 0.000935/0 sec )
[LOG] Nr of iterations: 17 (9, 3, 3, 2 )
[LOG] Total clause computation time: 0.001908/0 sec (0.001065/0.001065 sec, 0.000368/0.000368 sec, 0.00026/0.00026 sec, 0.000215/0.000215 sec )
[LOG] Total clause minimization time: 0.004244/0 sec (0.002374/0.002374 sec, 0.000522/0.000522 sec, 0.000633/0.000633 sec, 0.000715/0.000715 sec )
[LOG] Total clause size reduction: 494 --> 26 (392 --> 19, 96 --> 2, 4 --> 3, 2 --> 2 )
[LOG] Average clause size reduction: 29.0588 --> 1.52941 (43.5556 --> 2.11111, 32 --> 0.666667, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.014465 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 243 3 44 1 194
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.030369 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017328/0 sec (0.011753/0 sec, 0.00223/0 sec, 0.001838/0 sec, 0.001507/0 sec )
[LOG] Nr of iterations: 23 (13, 5, 1, 4 )
[LOG] Total clause computation time: 0.004326/0 sec (0.00223/0.00223 sec, 0.000915/0.000915 sec, 0.000518/0.000518 sec, 0.000663/0.000663 sec )
[LOG] Total clause minimization time: 0.012851/0 sec (0.009404/0.009404 sec, 0.001301/0.001301 sec, 0.001313/0.001313 sec, 0.000833/0.000833 sec )
[LOG] Total clause size reduction: 1042 --> 70 (780 --> 61, 256 --> 4, 2 --> 1, 4 --> 4 )
[LOG] Average clause size reduction: 45.3043 --> 3.04348 (60 --> 4.69231, 51.2 --> 0.8, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.033008 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 394 3 60 1 330
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.033953 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014893/0 sec (0.006543/0 sec, 0.003793/0 sec, 0.002558/0 sec, 0.001999/0 sec )
[LOG] Nr of iterations: 19 (7, 6, 1, 5 )
[LOG] Total clause computation time: 0.006358/0 sec (0.002235/0.002235 sec, 0.001898/0.001898 sec, 0.001128/0.001128 sec, 0.001097/0.001097 sec )
[LOG] Total clause minimization time: 0.008448/0 sec (0.004266/0.004266 sec, 0.001876/0.001876 sec, 0.001421/0.001421 sec, 0.000885/0.000885 sec )
[LOG] Total clause size reduction: 795 --> 29 (432 --> 16, 355 --> 6, 2 --> 1, 6 --> 6 )
[LOG] Average clause size reduction: 41.8421 --> 1.52632 (61.7143 --> 2.28571, 59.1667 --> 1, 2 --> 1, 1.2 --> 1.2 )
[LOG] Overall execution time: 0.036805 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 411 2 68 1 340
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.033688 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.019204/0 sec (0.012133/0 sec, 0.003209/0 sec, 0.00199/0 sec, 0.001872/0 sec )
[LOG] Nr of iterations: 22 (12, 5, 1, 4 )
[LOG] Total clause computation time: 0.004802/0 sec (0.002099/0.002099 sec, 0.001263/0.001263 sec, 0.000559/0.000559 sec, 0.000881/0.000881 sec )
[LOG] Total clause minimization time: 0.014254/0 sec (0.009927/0.009927 sec, 0.001928/0.001928 sec, 0.001423/0.001423 sec, 0.000976/0.000976 sec )
[LOG] Total clause size reduction: 978 --> 65 (715 --> 54, 256 --> 5, 2 --> 1, 5 --> 5 )
[LOG] Average clause size reduction: 44.4545 --> 2.95455 (59.5833 --> 4.5, 51.2 --> 1, 2 --> 1, 1.25 --> 1.25 )
[LOG] Overall execution time: 0.036313 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 397 3 60 1 333
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.4921 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 48 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.237855/0 sec (0.047339/0 sec, 0.076753/0 sec, 0.026976/0 sec, 0.051652/0 sec, 0.026978/0 sec, 0.008157/0 sec )
[LOG] Nr of iterations: 69 (13, 23, 6, 10, 13, 4 )
[LOG] Total clause computation time: 0.059602/0 sec (0.016283/0.016283 sec, 0.018682/0.018682 sec, 0.004219/0.004219 sec, 0.009366/0.009366 sec, 0.008554/0.008554 sec, 0.002498/0.002498 sec )
[LOG] Total clause minimization time: 0.177758/0 sec (0.030973/0.030973 sec, 0.057808/0.057808 sec, 0.022726/0.022726 sec, 0.042238/0.042238 sec, 0.018371/0.018371 sec, 0.005642/0.005642 sec )
[LOG] Total clause size reduction: 9426 --> 148 (2892 --> 27, 5280 --> 61, 1195 --> 12, 21 --> 16, 31 --> 25, 7 --> 7 )
[LOG] Average clause size reduction: 136.609 --> 2.14493 (222.462 --> 2.07692, 229.565 --> 2.65217, 199.167 --> 2, 2.1 --> 1.6, 2.38462 --> 1.92308, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.50919 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1764 2 236 1 1524
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.043389 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0263/0 sec (0.013114/0 sec, 0.00716/0 sec, 0.00244/0 sec, 0.003586/0 sec )
[LOG] Nr of iterations: 32 (16, 9, 1, 6 )
[LOG] Total clause computation time: 0.007152/0 sec (0.003259/0.003259 sec, 0.002372/0.002372 sec, 0.000476/0.000476 sec, 0.001045/0.001045 sec )
[LOG] Total clause minimization time: 0.018935/0 sec (0.009734/0.009734 sec, 0.004734/0.004734 sec, 0.001955/0.001955 sec, 0.002512/0.002512 sec )
[LOG] Total clause size reduction: 1686 --> 93 (1095 --> 58, 576 --> 21, 2 --> 1, 13 --> 13 )
[LOG] Average clause size reduction: 52.6875 --> 2.90625 (68.4375 --> 3.625, 64 --> 2.33333, 2 --> 1, 2.16667 --> 2.16667 )
[LOG] Overall execution time: 0.046178 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 420 3 68 1 348
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.526331 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 31 new AND gates.
[LOG] Size before ABC: 62 AND gates.
[LOG] Size after ABC: 30 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.27176/0 sec (0.065462/0 sec, 0.062642/0 sec, 0.017189/0 sec, 0.009889/0 sec, 0.074603/0 sec, 0.024163/0 sec, 0.011042/0 sec, 0.00677/0 sec )
[LOG] Nr of iterations: 89 (18, 20, 8, 4, 17, 12, 7, 3 )
[LOG] Total clause computation time: 0.075593/0 sec (0.021509/0.021509 sec, 0.015522/0.015522 sec, 0.004931/0.004931 sec, 0.003458/0.003458 sec, 0.014941/0.014941 sec, 0.008095/0.008095 sec, 0.003989/0.003989 sec, 0.003148/0.003148 sec )
[LOG] Total clause minimization time: 0.195711/0 sec (0.043849/0.043849 sec, 0.046981/0.046981 sec, 0.012214/0.012214 sec, 0.006413/0.006413 sec, 0.059594/0.059594 sec, 0.016022/0.016022 sec, 0.00703/0.00703 sec, 0.003608/0.003608 sec )
[LOG] Total clause size reduction: 10802 --> 174 (3978 --> 33, 4427 --> 60, 1624 --> 14, 693 --> 5, 33 --> 25, 28 --> 23, 14 --> 9, 5 --> 5 )
[LOG] Average clause size reduction: 121.371 --> 1.95506 (221 --> 1.83333, 221.35 --> 3, 203 --> 1.75, 173.25 --> 1.25, 1.94118 --> 1.47059, 2.33333 --> 1.91667, 2 --> 1.28571, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.542595 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.68 sec (Real time) / 0.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1729 2 228 1 1496
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 3.57059 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 252 new AND gates.
[LOG] Size before ABC: 537 AND gates.
[LOG] Size after ABC: 252 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.61616/3 sec (0.345788/0 sec, 0.262733/1 sec, 0.753755/0 sec, 0.341924/1 sec, 0.196318/0 sec, 0.715638/1 sec )
[LOG] Nr of iterations: 435 (54, 73, 108, 25, 71, 104 )
[LOG] Total clause computation time: 0.806677/1 sec (0.044416/0.044416 sec, 0.067593/0.067593 sec, 0.257562/0.257562 sec, 0.050813/0.050813 sec, 0.087517/0.087517 sec, 0.298776/0.298776 sec )
[LOG] Total clause minimization time: 1.80656/2 sec (0.30084/0.30084 sec, 0.194666/0.194666 sec, 0.495298/0.495298 sec, 0.29097/0.29097 sec, 0.108545/0.108545 sec, 0.416246/0.416246 sec )
[LOG] Total clause size reduction: 88743 --> 1453 (20193 --> 318, 27360 --> 193, 40553 --> 405, 59 --> 45, 189 --> 103, 389 --> 389 )
[LOG] Average clause size reduction: 204.007 --> 3.34023 (373.944 --> 5.88889, 374.795 --> 2.64384, 375.491 --> 3.75, 2.36 --> 1.8, 2.66197 --> 1.4507, 3.74038 --> 3.74038 )
[LOG] Overall execution time: 3.60922 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.78 sec (Real time) / 3.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.71 sec (Real time) / 0.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.86 sec (Real time) / 0.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3103 2 376 1 2722
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.23078 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 46 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11444/1 sec (0.026215/0 sec, 0.038145/1 sec, 0.004794/0 sec, 0.020591/0 sec, 0.021217/0 sec, 0.003478/0 sec )
[LOG] Nr of iterations: 65 (15, 20, 4, 10, 13, 3 )
[LOG] Total clause computation time: 0.032843/0 sec (0.008092/0.008092 sec, 0.010046/0.010046 sec, 0.00189/0.00189 sec, 0.005381/0.005381 sec, 0.006276/0.006276 sec, 0.001158/0.001158 sec )
[LOG] Total clause minimization time: 0.081272/1 sec (0.01804/0.01804 sec, 0.027977/0.027977 sec, 0.002888/0.002888 sec, 0.015168/0.015168 sec, 0.014889/0.014889 sec, 0.00231/0.00231 sec )
[LOG] Total clause size reduction: 7950 --> 128 (3080 --> 27, 4161 --> 51, 654 --> 4, 19 --> 16, 32 --> 26, 4 --> 4 )
[LOG] Average clause size reduction: 122.308 --> 1.96923 (205.333 --> 1.8, 208.05 --> 2.55, 163.5 --> 1, 1.9 --> 1.6, 2.46154 --> 2, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.245333 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1578 1 216 1 1359
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.040005 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024804/0 sec (0.013368/0 sec, 0.006198/0 sec, 0.00227/0 sec, 0.002968/0 sec )
[LOG] Nr of iterations: 32 (16, 9, 1, 6 )
[LOG] Total clause computation time: 0.006501/0 sec (0.002972/0.002972 sec, 0.002098/0.002098 sec, 0.000469/0.000469 sec, 0.000962/0.000962 sec )
[LOG] Total clause minimization time: 0.018075/0 sec (0.010257/0.010257 sec, 0.004044/0.004044 sec, 0.001794/0.001794 sec, 0.00198/0.00198 sec )
[LOG] Total clause size reduction: 1663 --> 95 (1080 --> 60, 568 --> 21, 2 --> 1, 13 --> 13 )
[LOG] Average clause size reduction: 51.9688 --> 2.96875 (67.5 --> 3.75, 63.1111 --> 2.33333, 2 --> 1, 2.16667 --> 2.16667 )
[LOG] Overall execution time: 0.042726 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 412 2 68 1 341
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.106502 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.062511/0 sec (0.029552/0 sec, 0.014141/0 sec, 0.009149/0 sec, 0.009669/0 sec )
[LOG] Nr of iterations: 32 (14, 9, 1, 8 )
[LOG] Total clause computation time: 0.021085/0 sec (0.006362/0.006362 sec, 0.006215/0.006215 sec, 0.003627/0.003627 sec, 0.004881/0.004881 sec )
[LOG] Total clause minimization time: 0.041226/0 sec (0.023075/0.023075 sec, 0.007884/0.007884 sec, 0.005514/0.005514 sec, 0.004753/0.004753 sec )
[LOG] Total clause size reduction: 1857 --> 86 (1144 --> 55, 696 --> 15, 2 --> 1, 15 --> 15 )
[LOG] Average clause size reduction: 58.0312 --> 2.6875 (81.7143 --> 3.92857, 77.3333 --> 1.66667, 2 --> 1, 1.875 --> 1.875 )
[LOG] Overall execution time: 0.110568 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 626 3 84 1 538
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 4.27213 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 27 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.4544/2 sec (0.618637/0 sec, 0.577374/1 sec, 1.01063/1 sec, 0.247762/0 sec )
[LOG] Nr of iterations: 54 (9, 23, 1, 21 )
[LOG] Total clause computation time: 1.1476/0 sec (0.49244/0.49244 sec, 0.309211/0.309211 sec, 0.210247/0.210247 sec, 0.135701/0.135701 sec )
[LOG] Total clause minimization time: 1.30639/2 sec (0.126117/0.126117 sec, 0.267997/0.267997 sec, 0.800361/0.800361 sec, 0.111914/0.111914 sec )
[LOG] Total clause size reduction: 8325 --> 90 (2216 --> 16, 6072 --> 38, 2 --> 1, 35 --> 35 )
[LOG] Average clause size reduction: 154.167 --> 1.66667 (246.222 --> 1.77778, 264 --> 1.65217, 2 --> 1, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 4.29898 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.43 sec (Real time) / 4.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.53 sec (Real time) / 0.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.68 sec (Real time) / 0.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 2700 3 272 1 2424
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 7.25228 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 31 new AND gates.
[LOG] Size before ABC: 34 AND gates.
[LOG] Size after ABC: 31 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.81985/4 sec (0.93642/1 sec, 0.647613/0 sec, 1.51994/2 sec, 0.715884/1 sec )
[LOG] Nr of iterations: 61 (11, 24, 3, 23 )
[LOG] Total clause computation time: 2.27776/3 sec (0.839802/0.839802 sec, 0.460714/0.460714 sec, 0.476571/0.476571 sec, 0.500675/0.500675 sec )
[LOG] Total clause minimization time: 1.54161/1 sec (0.096528/0.096528 sec, 0.186762/0.186762 sec, 1.04328/1.04328 sec, 0.215034/0.215034 sec )
[LOG] Total clause size reduction: 11397 --> 83 (3450 --> 18, 7912 --> 31, 4 --> 3, 31 --> 31 )
[LOG] Average clause size reduction: 186.836 --> 1.36066 (313.636 --> 1.63636, 329.667 --> 1.29167, 1.33333 --> 1, 1.34783 --> 1.34783 )
[LOG] Overall execution time: 7.29472 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.43 sec (Real time) / 7.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.25 sec (Real time) / 1.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.12 sec (Real time) / 1.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4242 3 340 1 3897
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 15.9271 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 163 new AND gates.
[LOG] Size before ABC: 268 AND gates.
[LOG] Size after ABC: 163 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 14.9983/15 sec (0.992725/1 sec, 0.841921/1 sec, 0.728919/1 sec, 0.44633/0 sec, 0.04232/0 sec, 3.36009/4 sec, 2.16724/2 sec, 2.5112/2 sec, 1.91131/2 sec, 1.99622/2 sec )
[LOG] Nr of iterations: 174 (16, 29, 17, 23, 6, 15, 26, 15, 22, 5 )
[LOG] Total clause computation time: 5.12987/6 sec (0.315025/0.315025 sec, 0.249275/0.249275 sec, 0.221589/0.221589 sec, 0.136411/0.136411 sec, 0.023872/0.023872 sec, 0.911546/0.911546 sec, 0.919584/0.919584 sec, 0.574814/0.574814 sec, 0.901345/0.901345 sec, 0.87641/0.87641 sec )
[LOG] Total clause minimization time: 9.86597/9 sec (0.67745/0.67745 sec, 0.592286/0.592286 sec, 0.507104/0.507104 sec, 0.309651/0.309651 sec, 0.018401/0.018401 sec, 2.44827/2.44827 sec, 1.24728/1.24728 sec, 1.93617/1.93617 sec, 1.00963/1.00963 sec, 1.11973/1.11973 sec )
[LOG] Total clause size reduction: 3249 --> 585 (540 --> 48, 980 --> 120, 544 --> 56, 726 --> 84, 160 --> 9, 48 --> 38, 107 --> 92, 51 --> 45, 84 --> 84, 9 --> 9 )
[LOG] Average clause size reduction: 18.6724 --> 3.36207 (33.75 --> 3, 33.7931 --> 4.13793, 32 --> 3.29412, 31.5652 --> 3.65217, 26.6667 --> 1.5, 3.2 --> 2.53333, 4.11538 --> 3.53846, 3.4 --> 3, 3.81818 --> 3.81818, 1.8 --> 1.8 )
[LOG] Overall execution time: 15.9343 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 16.11 sec (Real time) / 15.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.33 sec (Real time) / 1.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 505 12 19 1 469
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 10000.39 sec (Real time) / 9977.86 sec (User CPU time)
Timeout: 1
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 0.150018 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 86 new AND gates.
[LOG] Size before ABC: 90 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.094053/0 sec (0.007394/0 sec, 0.044003/0 sec, 0.001139/0 sec, 0.000708/0 sec, 1.4e-05/0 sec, 0.000677/0 sec, 0.000906/0 sec, 0.000624/0 sec, 0.000646/0 sec, 0.000167/0 sec, 1.7e-05/0 sec, 0.000669/0 sec, 0.000659/0 sec, 0.000891/0 sec, 0.000605/0 sec, 0.000622/0 sec, 0.000632/0 sec, 0.000635/0 sec, 8.1e-05/0 sec, 0.006013/0 sec, 0.001469/0 sec, 0.000906/0 sec, 0.003734/0 sec, 0.00038/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 0.000164/0 sec, 0.000122/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 0.001129/0 sec, 3.4e-05/0 sec, 0.001197/0 sec, 0.000481/0 sec, 0.000485/0 sec, 0.000497/0 sec, 0.000644/0 sec, 0.000954/0 sec, 0.003074/0 sec, 0.00026/0 sec, 5.9e-05/0 sec, 5.2e-05/0 sec, 1e-06/0 sec, 5e-05/0 sec, 4.9e-05/0 sec, 4.9e-05/0 sec, 4.8e-05/0 sec, 2e-06/0 sec, 3e-06/0 sec, 4.6e-05/0 sec, 4.4e-05/0 sec, 4.1e-05/0 sec, 4.1e-05/0 sec, 4.1e-05/0 sec, 4.1e-05/0 sec, 4e-05/0 sec, 2e-06/0 sec, 0.005037/0 sec, 0.000866/0 sec, 0.000106/0 sec, 0.00288/0 sec, 3e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0.000638/0 sec, 1e-06/0 sec, 5.7e-05/0 sec, 2e-05/0 sec, 1.8e-05/0 sec, 1.8e-05/0 sec, 2.2e-05/0 sec, 0.00098/0 sec )
[LOG] Nr of iterations: 155 (4, 17, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 3, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 2, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.033804/0 sec (0.004408/0.004408 sec, 0.010246/0.010246 sec, 0.000735/0.000735 sec, 0.000615/0.000615 sec, 9e-06/9e-06 sec, 0.000586/0.000586 sec, 0.000581/0.000581 sec, 0.000535/0.000535 sec, 0.000557/0.000557 sec, 0.000164/0.000164 sec, 1.1e-05/1.1e-05 sec, 0.000576/0.000576 sec, 0.00057/0.00057 sec, 0.000564/0.000564 sec, 0.00052/0.00052 sec, 0.000538/0.000538 sec, 0.000547/0.000547 sec, 0.000551/0.000551 sec, 7.8e-05/7.8e-05 sec, 0.001569/0.001569 sec, 0.000641/0.000641 sec, 0.0005/0.0005 sec, 0.001918/0.001918 sec, 0.000377/0.000377 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0.000161/0.000161 sec, 0.000119/0.000119 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000493/0.000493 sec, 3.1e-05/3.1e-05 sec, 0.000441/0.000441 sec, 0.000401/0.000401 sec, 0.000408/0.000408 sec, 0.000419/0.000419 sec, 0.000414/0.000414 sec, 0.000401/0.000401 sec, 0.000781/0.000781 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000932/0.000932 sec, 8.7e-05/8.7e-05 sec, 1e-06/1e-06 sec, 0.000762/0.000762 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.1e-05/4.1e-05 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000478/0.000478 sec )
[LOG] Total clause minimization time: 0.059617/0 sec (0.002969/0.002969 sec, 0.033647/0.033647 sec, 0.000394/0.000394 sec, 8.5e-05/8.5e-05 sec, 0/0 sec, 8.3e-05/8.3e-05 sec, 0.000318/0.000318 sec, 8.3e-05/8.3e-05 sec, 8.3e-05/8.3e-05 sec, 0/0 sec, 0/0 sec, 8.5e-05/8.5e-05 sec, 8.1e-05/8.1e-05 sec, 0.000321/0.000321 sec, 7.9e-05/7.9e-05 sec, 7.8e-05/7.8e-05 sec, 7.8e-05/7.8e-05 sec, 7.7e-05/7.7e-05 sec, 0/0 sec, 0.004425/0.004425 sec, 0.000823/0.000823 sec, 0.000392/0.000392 sec, 0.001802/0.001802 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000629/0.000629 sec, 0/0 sec, 0.000748/0.000748 sec, 7.2e-05/7.2e-05 sec, 7.2e-05/7.2e-05 sec, 7.1e-05/7.1e-05 sec, 0.000224/0.000224 sec, 0.000547/0.000547 sec, 0.002271/0.002271 sec, 0.000253/0.000253 sec, 5.3e-05/5.3e-05 sec, 4.7e-05/4.7e-05 sec, 0/0 sec, 4.6e-05/4.6e-05 sec, 4.5e-05/4.5e-05 sec, 4.5e-05/4.5e-05 sec, 4.4e-05/4.4e-05 sec, 0/0 sec, 0/0 sec, 4.1e-05/4.1e-05 sec, 4e-05/4e-05 sec, 3.8e-05/3.8e-05 sec, 3.7e-05/3.7e-05 sec, 3.7e-05/3.7e-05 sec, 3.6e-05/3.6e-05 sec, 3.7e-05/3.7e-05 sec, 0/0 sec, 0.004094/0.004094 sec, 0.000774/0.000774 sec, 0.0001/0.0001 sec, 0.00211/0.00211 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000593/0.000593 sec, 0/0 sec, 5.2e-05/5.2e-05 sec, 1.6e-05/1.6e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.3e-05/1.3e-05 sec, 0.000499/0.000499 sec )
[LOG] Total clause size reduction: 21982 --> 79 (1518 --> 3, 8080 --> 48, 504 --> 0, 503 --> 0, 0 --> 0, 501 --> 0, 500 --> 0, 499 --> 0, 498 --> 0, 0 --> 0, 0 --> 0, 495 --> 0, 494 --> 0, 493 --> 0, 492 --> 0, 491 --> 0, 490 --> 0, 489 --> 0, 0 --> 0, 974 --> 7, 486 --> 1, 485 --> 0, 968 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 433 --> 1, 0 --> 0, 431 --> 0, 430 --> 0, 429 --> 0, 428 --> 0, 427 --> 0, 426 --> 1, 2 --> 2, 3 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7 --> 7, 1 --> 1, 0 --> 0, 3 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Average clause size reduction: 141.819 --> 0.509677 (379.5 --> 0.75, 475.294 --> 2.82353, 252 --> 0, 251.5 --> 0, 0 --> 0, 250.5 --> 0, 250 --> 0, 249.5 --> 0, 249 --> 0, 0 --> 0, 0 --> 0, 247.5 --> 0, 247 --> 0, 246.5 --> 0, 246 --> 0, 245.5 --> 0, 245 --> 0, 244.5 --> 0, 0 --> 0, 324.667 --> 2.33333, 243 --> 0.5, 242.5 --> 0, 322.667 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 216.5 --> 0.5, 0 --> 0, 215.5 --> 0, 215 --> 0, 214.5 --> 0, 214 --> 0, 213.5 --> 0, 213 --> 0.5, 1 --> 1, 3 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.5 --> 3.5, 1 --> 1, 0 --> 0, 1.5 --> 1.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Overall execution time: 0.16839 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2456 98 327 1 2028
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 0.201032 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 115 new AND gates.
[LOG] Size before ABC: 148 AND gates.
[LOG] Size after ABC: 35 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.148084/0 sec (0.02344/0 sec, 0.001535/0 sec, 0.000576/0 sec, 0.000744/0 sec, 0.000505/0 sec, 0.000519/0 sec, 0.000523/0 sec, 0.000535/0 sec, 0.00651/0 sec, 0.000141/0 sec, 0.001378/0 sec, 0.000696/0 sec, 0.000899/0 sec, 0.000707/0 sec, 0.000731/0 sec, 0.002728/0 sec, 0.0003/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 0.000509/0 sec, 0.000683/0 sec, 0.000478/0 sec, 7e-06/0 sec, 0.000493/0 sec, 0.000494/0 sec, 0.000496/0 sec, 0.000502/0 sec, 0.001295/0 sec, 6.1e-05/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 0.030766/0 sec, 0.001487/0 sec, 0.000738/0 sec, 0.020159/0 sec, 0.000486/0 sec, 0.00184/0 sec, 0.000104/0 sec, 2.9e-05/0 sec, 2.5e-05/0 sec, 2.5e-05/0 sec, 2.4e-05/0 sec, 2.3e-05/0 sec, 2.4e-05/0 sec, 0.000568/0 sec, 1e-06/0 sec, 6.2e-05/0 sec, 1.9e-05/0 sec, 1.6e-05/0 sec, 1.5e-05/0 sec, 1.5e-05/0 sec, 0.000644/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 4.6e-05/0 sec, 1.4e-05/0 sec, 1.1e-05/0 sec, 1e-06/0 sec, 1.1e-05/0 sec, 1e-05/0 sec, 9e-06/0 sec, 8e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 2e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0.024262/0 sec, 0.000678/0 sec, 8.6e-05/0 sec, 0.018216/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 187 (6, 2, 2, 2, 2, 2, 2, 2, 3, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 14, 2, 2, 14, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 13, 1, 1, 13, 0 )
[LOG] Total clause computation time: 0.042427/0 sec (0.0045/0.0045 sec, 0.000477/0.000477 sec, 0.000462/0.000462 sec, 0.000481/0.000481 sec, 0.000428/0.000428 sec, 0.000442/0.000442 sec, 0.000447/0.000447 sec, 0.00046/0.00046 sec, 0.001232/0.001232 sec, 0.000139/0.000139 sec, 0.000508/0.000508 sec, 0.000509/0.000509 sec, 0.000459/0.000459 sec, 0.000433/0.000433 sec, 0.000444/0.000444 sec, 0.001147/0.001147 sec, 0.000297/0.000297 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000436/0.000436 sec, 0.000446/0.000446 sec, 0.000413/0.000413 sec, 5e-06/5e-06 sec, 0.000424/0.000424 sec, 0.000428/0.000428 sec, 0.00043/0.00043 sec, 0.000439/0.000439 sec, 0.001289/0.001289 sec, 5.9e-05/5.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.006211/0.006211 sec, 0.000529/0.000529 sec, 0.000394/0.000394 sec, 0.005844/0.005844 sec, 0.000482/0.000482 sec, 0.000341/0.000341 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 4.3e-05/4.3e-05 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0.000159/0.000159 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.005569/0.005569 sec, 7.6e-05/7.6e-05 sec, 1e-06/1e-06 sec, 0.005513/0.005513 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.104796/0 sec (0.01887/0.01887 sec, 0.001053/0.001053 sec, 0.000103/0.000103 sec, 0.000256/0.000256 sec, 7e-05/7e-05 sec, 6.9e-05/6.9e-05 sec, 6.9e-05/6.9e-05 sec, 6.9e-05/6.9e-05 sec, 0.005254/0.005254 sec, 0/0 sec, 0.000862/0.000862 sec, 0.000178/0.000178 sec, 0.000431/0.000431 sec, 0.000266/0.000266 sec, 0.000278/0.000278 sec, 0.001571/0.001571 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.5e-05/6.5e-05 sec, 0.000229/0.000229 sec, 5.8e-05/5.8e-05 sec, 0/0 sec, 6.1e-05/6.1e-05 sec, 5.9e-05/5.9e-05 sec, 5.9e-05/5.9e-05 sec, 5.5e-05/5.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.024438/0.024438 sec, 0.000953/0.000953 sec, 0.000331/0.000331 sec, 0.014242/0.014242 sec, 0/0 sec, 0.001485/0.001485 sec, 9.4e-05/9.4e-05 sec, 2.3e-05/2.3e-05 sec, 2.1e-05/2.1e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 0.00052/0.00052 sec, 0/0 sec, 5.4e-05/5.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.2e-05/1.2e-05 sec, 1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 0.000481/0.000481 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.2e-05/4.2e-05 sec, 9e-06/9e-06 sec, 7e-06/7e-06 sec, 0/0 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01863/0.01863 sec, 0.000599/0.000599 sec, 7.9e-05/7.9e-05 sec, 0.012652/0.012652 sec, 0/0 sec )
[LOG] Total clause size reduction: 20925 --> 193 (2100 --> 35, 419 --> 1, 418 --> 0, 417 --> 0, 416 --> 0, 415 --> 0, 414 --> 0, 413 --> 0, 824 --> 10, 0 --> 0, 410 --> 0, 409 --> 0, 408 --> 0, 407 --> 0, 406 --> 0, 810 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 371 --> 0, 370 --> 0, 369 --> 0, 0 --> 0, 367 --> 0, 366 --> 0, 365 --> 0, 364 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4472 --> 44, 343 --> 1, 342 --> 0, 4433 --> 27, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 44 --> 42, 1 --> 1, 0 --> 0, 27 --> 27, 0 --> 0 )
[LOG] Average clause size reduction: 111.898 --> 1.03209 (350 --> 5.83333, 209.5 --> 0.5, 209 --> 0, 208.5 --> 0, 208 --> 0, 207.5 --> 0, 207 --> 0, 206.5 --> 0, 274.667 --> 3.33333, 0 --> 0, 205 --> 0, 204.5 --> 0, 204 --> 0, 203.5 --> 0, 203 --> 0, 270 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 185.5 --> 0, 185 --> 0, 184.5 --> 0, 0 --> 0, 183.5 --> 0, 183 --> 0, 182.5 --> 0, 182 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 319.429 --> 3.14286, 171.5 --> 0.5, 171 --> 0, 316.643 --> 1.92857, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.38462 --> 3.23077, 1 --> 1, 0 --> 0, 2.07692 --> 2.07692, 0 --> 0 )
[LOG] Overall execution time: 0.215387 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2076 98 241 1 1736
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.032937 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 36 new AND gates.
[LOG] Size before ABC: 41 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020828/0 sec (0.003468/0 sec, 0.000356/0 sec, 0.000247/0 sec, 0.000627/0 sec, 0.000127/0 sec, 8.5e-05/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3.7e-05/0 sec, 0.000169/0 sec, 1.7e-05/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 0.005345/0 sec, 0.000652/0 sec, 0.000295/0 sec, 0.002549/0 sec, 0.000234/0 sec, 0.001092/0 sec, 0.000182/0 sec, 1.6e-05/0 sec, 0.000304/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0.002386/0 sec, 0.000361/0 sec, 4.3e-05/0 sec, 0.002197/0 sec, 2e-06/0 sec )
[LOG] Nr of iterations: 53 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 6, 2, 2, 5, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 1, 1, 4, 0 )
[LOG] Total clause computation time: 0.006534/0 sec (0.001327/0.001327 sec, 0.000181/0.000181 sec, 0.000184/0.000184 sec, 0.000241/0.000241 sec, 0.000124/0.000124 sec, 8.3e-05/8.3e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 3.4e-05/3.4e-05 sec, 0.000168/0.000168 sec, 1.6e-05/1.6e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0.001091/0.001091 sec, 0.000226/0.000226 sec, 0.00016/0.00016 sec, 0.000777/0.000777 sec, 0.000231/0.000231 sec, 0.000311/0.000311 sec, 1e-06/1e-06 sec, 0/0 sec, 5.7e-05/5.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000593/0.000593 sec, 3.5e-05/3.5e-05 sec, 1e-06/1e-06 sec, 0.000687/0.000687 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.014051/0 sec (0.002117/0.002117 sec, 0.000163/0.000163 sec, 5.7e-05/5.7e-05 sec, 0.000381/0.000381 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004214/0.004214 sec, 0.000421/0.000421 sec, 0.000127/0.000127 sec, 0.001743/0.001743 sec, 0/0 sec, 0.000767/0.000767 sec, 0.000176/0.000176 sec, 1.1e-05/1.1e-05 sec, 0.000243/0.000243 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001777/0.001777 sec, 0.000322/0.000322 sec, 3.7e-05/3.7e-05 sec, 0.001495/0.001495 sec, 0/0 sec )
[LOG] Total clause size reduction: 1906 --> 58 (264 --> 8, 131 --> 0, 130 --> 0, 129 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 565 --> 18, 112 --> 1, 111 --> 0, 440 --> 8, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 9, 1 --> 1, 0 --> 0, 8 --> 8, 0 --> 0 )
[LOG] Average clause size reduction: 35.9623 --> 1.09434 (88 --> 2.66667, 65.5 --> 0, 65 --> 0, 64.5 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 94.1667 --> 3, 56 --> 0.5, 55.5 --> 0, 88 --> 1.6, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.33333 --> 3, 1 --> 1, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Overall execution time: 0.037785 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 733 28 80 1 624
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.029154 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 39 new AND gates.
[LOG] Size before ABC: 47 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019926/0 sec (0.003091/0 sec, 0.000363/0 sec, 0.000197/0 sec, 0.000994/0 sec, 5.2e-05/0 sec, 9.3e-05/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2.7e-05/0 sec, 0.000359/0 sec, 6e-05/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 0.004315/0 sec, 0.000539/0 sec, 0.000242/0 sec, 0.002379/0 sec, 0.000264/0 sec, 0.001043/0 sec, 0.000227/0 sec, 2.4e-05/0 sec, 0.000387/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0/0 sec, 0/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 1e-06/0 sec, 0.002618/0 sec, 0.000315/0 sec, 3.9e-05/0 sec, 0.002259/0 sec, 2e-06/0 sec )
[LOG] Nr of iterations: 57 (3, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 6, 2, 2, 6, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 1, 1, 5, 0 )
[LOG] Total clause computation time: 0.006757/0 sec (0.001268/0.001268 sec, 0.000172/0.000172 sec, 0.000144/0.000144 sec, 0.000338/0.000338 sec, 5e-05/5e-05 sec, 9.1e-05/9.1e-05 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2.4e-05/2.4e-05 sec, 0.000353/0.000353 sec, 5.8e-05/5.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.001059/0.001059 sec, 0.000192/0.000192 sec, 0.00013/0.00013 sec, 0.000777/0.000777 sec, 0.000263/0.000263 sec, 0.000376/0.000376 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 8.2e-05/8.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000616/0.000616 sec, 3.2e-05/3.2e-05 sec, 0/0 sec, 0.000726/0.000726 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.012903/0 sec (0.001802/0.001802 sec, 0.000182/0.000182 sec, 4.7e-05/4.7e-05 sec, 0.000644/0.000644 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00321/0.00321 sec, 0.000342/0.000342 sec, 0.000102/0.000102 sec, 0.00157/0.00157 sec, 0/0 sec, 0.000654/0.000654 sec, 0.000222/0.000222 sec, 2e-05/2e-05 sec, 0.0003/0.0003 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001982/0.001982 sec, 0.000279/0.000279 sec, 3.4e-05/3.4e-05 sec, 0.001513/0.001513 sec, 0/0 sec )
[LOG] Total clause size reduction: 1503 --> 68 (192 --> 8, 95 --> 0, 94 --> 0, 186 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 385 --> 18, 76 --> 1, 75 --> 0, 370 --> 10, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 13, 1 --> 1, 0 --> 0, 10 --> 10, 0 --> 0 )
[LOG] Average clause size reduction: 26.3684 --> 1.19298 (64 --> 2.66667, 47.5 --> 0, 47 --> 0, 62 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 64.1667 --> 3, 38 --> 0.5, 37.5 --> 0, 61.6667 --> 1.66667, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.5 --> 3.25, 1 --> 1, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Overall execution time: 0.032827 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 552 16 56 1 479
