`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 26 2023 15:23:27 CST (May 26 2023 07:23:27 UTC)

module dut_entirecomputation_alt7_0(in1, in2, in3, out1);
  input in1, in2;
  input [5:0] in3;
  output [6:0] out1;
  wire in1, in2;
  wire [5:0] in3;
  wire [6:0] out1;
  wire n_0, n_1, n_3, n_9, n_12, n_18, n_64, n_65;
  wire n_66, n_67, n_68, n_96, n_141, n_152, n_184, n_185;
  wire n_186, n_187, n_194, n_196, n_201, n_203, n_204, n_206;
  wire n_207, n_208, n_217, n_220, n_222, n_223, n_224, n_226;
  wire n_227, n_231, n_232, n_233, n_234, n_235, n_236, n_251;
  wire n_252, n_253, n_269, n_270, n_271, n_272, n_285, n_286;
  OAI22X1 g3178(.A0 (n_186), .A1 (n_18), .B0 (n_269), .B1 (n_12), .Y
       (out1[3]));
  OAI32X1 g3183(.A0 (in2), .A1 (in1), .A2 (n_0), .B0 (in3[0]), .B1
       (n_270), .Y (out1[0]));
  NAND2X1 g3193(.A (n_9), .B (n_3), .Y (n_18));
  NOR2X1 g3190(.A (n_208), .B (n_186), .Y (n_12));
  NOR2X2 g3204(.A (in3[3]), .B (n_96), .Y (n_9));
  NOR2X1 g3206(.A (in1), .B (n_1), .Y (n_3));
  INVX3 g3211(.A (in3[1]), .Y (n_1));
  INVX1 g3214(.A (in3[0]), .Y (n_0));
  OAI32X1 g482(.A0 (in1), .A1 (n_96), .A2 (n_65), .B0 (n_66), .B1
       (n_68), .Y (out1[2]));
  NOR2BX1 g484(.AN (in3[1]), .B (n_64), .Y (n_65));
  NAND2X2 g485(.A (in3[0]), .B (in2), .Y (n_64));
  NAND2X1 g486(.A (in3[1]), .B (n_96), .Y (n_66));
  NAND3X1 g483(.A (in3[0]), .B (in2), .C (n_67), .Y (n_68));
  CLKINVX4 g581(.A (in3[2]), .Y (n_96));
  OAI21X2 g3221(.A0 (n_141), .A1 (n_187), .B0 (n_152), .Y (out1[5]));
  NAND2BX1 g3222(.AN (in1), .B (in3[5]), .Y (n_141));
  NAND2X2 g3226(.A (n_234), .B (n_220), .Y (n_152));
  NOR3X4 g48(.A (n_184), .B (n_185), .C (n_186), .Y (n_187));
  NAND2X8 g51(.A (in3[2]), .B (in3[1]), .Y (n_184));
  NAND2X4 g49(.A (in3[3]), .B (in3[4]), .Y (n_185));
  NAND2X8 g50(.A (in3[0]), .B (in2), .Y (n_186));
  NAND2X2 g418_0(.A (in3[3]), .B (in3[0]), .Y (n_194));
  NAND2X2 g419(.A (in3[1]), .B (in3[2]), .Y (n_196));
  NOR2X1 g67(.A (n_207), .B (n_285), .Y (out1[6]));
  NAND2X1 g69(.A (n_203), .B (n_206), .Y (n_207));
  NOR2X1 g72(.A (n_201), .B (n_235), .Y (n_203));
  INVX2 g80(.A (in2), .Y (n_201));
  NOR2X1 g71(.A (n_204), .B (n_0), .Y (n_206));
  INVX1 g81(.A (in3[3]), .Y (n_204));
  NAND2X2 g74(.A (in3[2]), .B (in3[1]), .Y (n_208));
  NOR2X2 g29(.A (n_217), .B (n_236), .Y (n_220));
  NAND2X2 g30(.A (in3[3]), .B (in3[4]), .Y (n_217));
  INVX2 g272(.A (in3[1]), .Y (n_222));
  NAND2X6 g270(.A (in3[3]), .B (in3[0]), .Y (n_223));
  NAND2X2 g267(.A (in3[2]), .B (in2), .Y (n_224));
  NOR2X1 g268(.A (in3[4]), .B (n_194), .Y (n_226));
  NOR2X2 g269(.A (n_196), .B (n_270), .Y (n_227));
  NOR2X4 g23(.A (n_231), .B (n_233), .Y (n_234));
  NAND2X4 g24(.A (in3[0]), .B (in3[1]), .Y (n_231));
  NAND2X4 g3240(.A (in3[2]), .B (n_232), .Y (n_233));
  CLKINVX6 g3241(.A (in1), .Y (n_232));
  NAND2X4 g8(.A (in2), .B (n_235), .Y (n_236));
  CLKINVX4 g10(.A (in3[5]), .Y (n_235));
  OAI21X1 g90(.A0 (n_251), .A1 (n_252), .B0 (n_253), .Y (out1[4]));
  NAND2BX1 g93(.AN (in1), .B (in3[4]), .Y (n_251));
  NOR3X4 g91(.A (n_222), .B (n_223), .C (n_224), .Y (n_252));
  NAND2X1 g92(.A (n_226), .B (n_227), .Y (n_253));
  MXI2X1 g62(.A (n_272), .B (n_271), .S0 (n_186), .Y (out1[1]));
  CLKINVX8 g3249(.A (in1), .Y (n_67));
  NAND2X1 g3250(.A (in3[3]), .B (n_67), .Y (n_269));
  NAND2X4 g3252(.A (in2), .B (n_67), .Y (n_270));
  NAND2X1 g3253(.A (in3[1]), .B (n_67), .Y (n_271));
  NAND2X1 g3254(.A (n_1), .B (n_67), .Y (n_272));
  NAND2BX1 g2(.AN (n_208), .B (n_286), .Y (n_285));
  NOR2BX1 g3262(.AN (in3[4]), .B (in1), .Y (n_286));
endmodule


