	component platform is
		port (
			clk_clk                                    : in  std_logic                    := 'X';             -- clk
			pio_7segments_0_external_connection_export : out std_logic_vector(6 downto 0);                    -- export
			pio_7segments_1_external_connection_export : out std_logic_vector(6 downto 0);                    -- export
			pio_7segments_2_external_connection_export : out std_logic_vector(6 downto 0);                    -- export
			pio_7segments_3_external_connection_export : out std_logic_vector(6 downto 0);                    -- export
			pio_7segments_4_external_connection_export : out std_logic_vector(6 downto 0);                    -- export
			pio_7segments_5_external_connection_export : out std_logic_vector(6 downto 0);                    -- export
			pio_button_0_external_connection_export    : in  std_logic                    := 'X';             -- export
			pio_switch_0_external_connection_export    : in  std_logic_vector(1 downto 0) := (others => 'X'); -- export
			reset_reset_n                              : in  std_logic                    := 'X'              -- reset_n
		);
	end component platform;

