$date
	Sat Jan 07 11:04:02 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module d_flipflop_test $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # Clear $end
$var reg 1 $ Clock $end
$var reg 1 % Data $end
$scope module dflpflp $end
$var wire 1 # Clear $end
$var wire 1 $ Clock $end
$var wire 1 % Data $end
$var reg 1 " Q $end
$var reg 1 ! Qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
1#
x"
x!
$end
#2000
1%
#4000
0%
#5000
1!
0"
1$
#6000
1%
#8000
0%
#10000
1%
0$
0#
#12000
0%
#14000
1%
#15000
1$
#16000
0%
#18000
1%
#20000
0%
0$
#22000
1%
#24000
0%
#25000
1$
#26000
1%
#28000
0%
#30000
1%
0$
#32000
0%
#34000
1%
#35000
1$
#36000
0%
#38000
1%
#40000
0%
0$
#42000
1%
#44000
0%
#45000
1$
#46000
1%
#48000
0%
#50000
1%
0$
#52000
0%
#54000
1%
#55000
1$
#56000
0%
#58000
1%
#60000
0%
0$
#62000
1%
#64000
0%
#65000
1$
#66000
1%
#68000
0%
#70000
1%
0$
#72000
0%
#74000
1%
#75000
1$
#76000
0%
#78000
1%
#80000
0%
0$
#82000
1%
#84000
0%
#85000
1$
#86000
1%
#88000
0%
#90000
1%
0$
#92000
0%
#94000
1%
#95000
1$
#96000
0%
#98000
1%
#100000
0%
0$
