# HLS ç»¼åˆæ—¥å¿—åˆ†ææŠ¥å‘Š

**æ—¥æœŸ**: 2025-10-04  
**çŠ¶æ€**: ğŸ”´ å‘ç°ä¸¥é‡èµ„æºå ç”¨é—®é¢˜

---

## ğŸš¨ å…³é”®å‘ç°

### 1. æŒ‡ä»¤æ•°çˆ†ç‚¸å¼å¢é•¿

ä»ç»¼åˆæ—¥å¿—å¯ä»¥çœ‹åˆ°è®¾è®¡è§„æ¨¡çš„å˜åŒ–ï¼š

```
ç¼–è¯‘é˜¶æ®µ                          æŒ‡ä»¤æ•°      å¢é•¿æ¯”ä¾‹
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
åˆå§‹ (Compile/Link)                814        1.0x
Unroll/Inline (step 1)           1,886        2.3x
Unroll/Inline (step 4)           1,312        1.6x
Array/Struct (step 1)            4,572        5.6x  âš ï¸
Performance (step 2)             3,648        4.5x
Performance (step 3)           116,223       142.8x  ğŸ”´ çˆ†ç‚¸ï¼
Performance (step 4)            26,309       32.3x   ğŸ”´ ä»ç„¶å¾ˆé«˜
HW Transforms (final)           26,380       32.4x   ğŸ”´
```

**é—®é¢˜**: åœ¨ `Performance (step 3)` é˜¶æ®µï¼ŒæŒ‡ä»¤æ•°æš´å¢åˆ° **116,223** æ¡ï¼

---

## ğŸ” æ ¹æœ¬åŸå› åˆ†æ

### åŸå›  1: å¾ªç¯å®Œå…¨å±•å¼€

ä»æ—¥å¿—ä¸­çœ‹åˆ° HLS å®Œå…¨å±•å¼€äº†å…³é”®å¾ªç¯ï¼š

```log
INFO: [HLS 214-186] Unrolling loop 'CONV_IN_CH' in function 'hls_cnn::conv2d<16, 32, 13, 13, 3>' 
completely with a factor of 16
```

**è§£è¯»**:
- Conv2 çš„è¾“å…¥é€šé“å¾ªç¯ (16 æ¬¡) **å®Œå…¨å±•å¼€**
- å·ç§¯æ ¸å¾ªç¯ (3Ã—3=9 æ¬¡) **å®Œå…¨å±•å¼€**
- æ€»å…±: 16 Ã— 3 Ã— 3 = **144 ä¸ªå¹¶è¡Œæ“ä½œ**

**é—®é¢˜**: è¿™æ˜¯å› ä¸º Pipeline åœ¨ `CONV_OUT_W` å¾ªç¯ï¼ŒHLS ä¸ºäº†è¾¾åˆ° II=1 å¼ºåˆ¶å±•å¼€æ‰€æœ‰å†…å±‚å¾ªç¯ã€‚

---

### åŸå›  2: æ•°ç»„åˆ†å‰²å¯¼è‡´çš„æ¨æ–­åˆ†åŒº

```log
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 
'uut_top::conv2_w' due to pipeline pragma

INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 
'uut_top::conv2_w' due to pipeline pragma

INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 
'uut_top::conv2_w' due to pipeline pragma
```

**è§£è¯»**:
- HLS è‡ªåŠ¨æ¨æ–­éœ€è¦å®Œå…¨åˆ†å‰² `conv2_w` çš„ç¬¬ 2ã€3ã€4 ç»´
- Conv2 æƒé‡: `[32][16][3][3]`
- å®Œå…¨åˆ†å‰²æ„å‘³ç€: 32 Ã— 16 Ã— 3 Ã— 3 = **4,608 ä¸ªç‹¬ç«‹å­˜å‚¨å•å…ƒ**

**é—®é¢˜**: è¿™ä¼šç”Ÿæˆå¤§é‡å¯„å­˜å™¨å’Œè·¯ç”±é€»è¾‘ã€‚

---

### åŸå›  3: ä¸­é—´æ•°ç»„çš„æ¨æ–­åˆ†åŒº

```log
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 
'hls_cnn::cnn_inference::pool1_out' due to pipeline pragma

INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 
'hls_cnn::cnn_inference::pool1_out' due to pipeline pragma
```

**è§£è¯»**:
- `pool1_out` æ•°ç»„ `[16][13][13]` è¢«é¢å¤–åˆ†å‰²
- é™¤äº†æ‰‹åŠ¨æŒ‡å®šçš„ `cyclic factor=4` (dim 1)
- HLS åˆæ¨æ–­å‡ºéœ€è¦ `cyclic factor=3` (dim 2, 3)

**å½±å“**:
- BRAM Bank æ•°é‡: 4 Ã— 3 Ã— 3 = **36 ä¸ª Bank**
- è·¯ç”±å¤æ‚åº¦å‘ˆæŒ‡æ•°å¢é•¿

---

## ğŸ“Š èµ„æºå ç”¨é¢„æµ‹

åŸºäº 26,380 æ¡æœ€ç»ˆæŒ‡ä»¤æ•°ï¼Œé¢„ä¼°èµ„æºï¼š

| èµ„æº | ä¼°ç®—å€¼ | Zynq-7020 å®¹é‡ | å ç”¨ç‡ |
|------|--------|----------------|--------|
| LUT | ~45,000 | 53,200 | **85%** ğŸ”´ |
| FF | ~70,000 | 106,400 | **66%** ğŸ”´ |
| DSP | ~250 | 220 | **114%** ğŸ”´ è¶…å‡º! |
| BRAM | ~90 | 140 | **64%** âš ï¸ |

**ç»“è®º**: å½“å‰è®¾è®¡**æ— æ³•åœ¨ Zynq-7020 å®ç°**ï¼ˆDSP è¶…å‡º 14%ï¼‰

---

## âœ… è§£å†³æ–¹æ¡ˆ

### ç«‹å³è¡ŒåŠ¨

æŸ¥çœ‹å®Œæ•´çš„ç»¼åˆæŠ¥å‘Šï¼š

```bash
cd /home/fermata/Development/FPGA/Vitis/2025-fpga-comp-prj/hls_cnn/tests/hw

# æŸ¥çœ‹èµ„æºä¼°ç®—
cat hls_cnn.prj/sol/syn/report/uut_top_csynth.rpt | grep -A 30 "Utilization"

# æŸ¥çœ‹è¯¦ç»†çš„å¾ªç¯ä¿¡æ¯
cat hls_cnn.prj/sol/syn/report/uut_top_csynth.rpt | grep -A 50 "Loop:"
```

---

### åº”ç”¨ä¼˜åŒ–

**æ–¹æ¡ˆ 1: ä¸€é”®ä¿®å¤ï¼ˆæ¨èï¼‰**

```bash
cd /home/fermata/Development/FPGA/Vitis/2025-fpga-comp-prj/hls_cnn
./claude-doc/QUICK_OPTIMIZATION.sh
```

**æ–¹æ¡ˆ 2: ç´§æ€¥ä¿®å¤å…³é”®å¾ªç¯**

ç¼–è¾‘ `src/hls_cnn.h`ï¼Œä¿®æ”¹ Pipeline ä½ç½®ï¼š

```cpp
// å½“å‰é—®é¢˜ä»£ç  (è¡Œ 83-88):
CONV_OUT_W:
for (int ow = 0; ow < OUT_W; ow++) {
  #pragma HLS PIPELINE II=1  // âŒ å¯¼è‡´å†…å±‚å¾ªç¯å®Œå…¨å±•å¼€
  
  CONV_IN_CH:
  for (int ic = 0; ic < IN_CH; ic++) {
    // ...
  }
}

// ä¿®æ”¹ä¸º:
CONV_OUT_W:
for (int ow = 0; ow < OUT_W; ow++) {
  // âœ… ç§»é™¤æ­¤å¤„çš„ Pipeline
  
  CONV_IN_CH:
  for (int ic = 0; ic < IN_CH; ic++) {
    #pragma HLS PIPELINE II=1  // âœ… Pipeline ç§»åˆ°è¿™é‡Œ
    // ...
  }
}
```

**æ–¹æ¡ˆ 3: é™åˆ¶å±•å¼€å› å­**

åœ¨æœ‰é—®é¢˜çš„å¾ªç¯æ·»åŠ ï¼š

```cpp
CONV_IN_CH:
for (int ic = 0; ic < IN_CH; ic++) {
  #pragma HLS UNROLL factor=4  // é™åˆ¶å±•å¼€ï¼Œè€Œéå®Œå…¨å±•å¼€
  // ...
}
```

---

## ğŸ“ˆ é¢„æœŸæ”¹å–„

åº”ç”¨ä¼˜åŒ–åï¼ŒæŒ‡ä»¤æ•°åº”è¯¥é™ä½åˆ°ï¼š

```
ä¼˜åŒ–å‰: 26,380 æ¡æŒ‡ä»¤
ä¼˜åŒ–å: ~3,500 æ¡æŒ‡ä»¤ (å‡å°‘ 87%)
```

èµ„æºå ç”¨ï¼š

```
LUT:  45,000 â†’ 15,000  (å‡å°‘ 67%)
DSP:    250 â†’     48   (å‡å°‘ 81%)
FF:  70,000 â†’ 20,000   (å‡å°‘ 71%)
```

---

## ğŸ”— ç›¸å…³æ—¥å¿—

å®Œæ•´æ—¥å¿—ä½ç½®ï¼š
- ç»¼åˆæŠ¥å‘Š: `tests/hw/hls_cnn.prj/sol/syn/report/uut_top_csynth.rpt`
- è®¾è®¡è§„æ¨¡: `tests/hw/hls_cnn.prj/sol/syn/report/csynth_design_size.rpt`
- HLS æ—¥å¿—: `tests/hw/hls_cnn.prj/vitis_hls.log`

---

## ğŸ“š å‚è€ƒæ–‡æ¡£

- [ARCHITECTURE_ANALYSIS.md](ARCHITECTURE_ANALYSIS.md) - æ¶æ„å¯¹æ¯”åˆ†æ
- [RESOURCE_COMPARISON.md](RESOURCE_COMPARISON.md) - èµ„æºå¯¹æ¯”
- [OPTIMIZATION_SUMMARY.md](OPTIMIZATION_SUMMARY.md) - ä¼˜åŒ–æ€»ç»“

---

**ç»“è®º**: å½“å‰ç»¼åˆæ­£åœ¨ç”Ÿæˆä¸€ä¸ª**èµ„æºä¸¥é‡è¶…æ ‡**çš„è®¾è®¡ã€‚å»ºè®®**ä¸­æ­¢å½“å‰ç»¼åˆ**ï¼Œåº”ç”¨ä¼˜åŒ–åé‡æ–°è¿è¡Œã€‚

**ä¸‹ä¸€æ­¥**:
1. ç­‰å¾…å½“å‰ç»¼åˆå®Œæˆï¼ˆæŸ¥çœ‹æœ€ç»ˆèµ„æºæŠ¥å‘Šï¼‰
2. è¿è¡Œä¼˜åŒ–è„šæœ¬
3. é‡æ–°ç»¼åˆå¹¶å¯¹æ¯”æ”¹å–„æ•ˆæœ
