.nf
.P Product Version     22.14    Cadence Design Systems, Inc. 
.fi
.TH editPowerVia  22.14 "Fri Oct 06 02:12:27 2023" 
.SH Name \fBeditPowerVia\fR \-  Modifies or deletes existing power vias or adds new power vias to the design
.SH Syntax   \fBeditPowerVia\fR     [-help]    {-add_vias {0 | 1}         | -modify_vias {0 | 1}         | -delete_vias {0 | 1}}   [-area {{<x1 y1 x2 y2>} {<x3 y3 x4 y4>}
...}]  [-between_selected_wires {0 | 1}         | -selected_blocks {0 | 1}       | -selected_wires {0 | 1}       | -selected_vias {0 | 1} ]  [-bottom_layer <layername>]  [-create_via_on_merged_target_on_layer <layerName>]   [-create_via_on_merged_target_within micron]  [-create_via_on_signal_pins {0 | 1}]  [-exclude_stack_vias {0 | 1}]  [-followpin_via_stapling {<cutclass1 weight1 cutclass2 weight2>}]  [-nets <net_list>]  [-orthogonal_only {0 | 1}]  [-split_long_via {<threshold step offset length>}]   [-split_vias {0 | 1}   [-same_sized_stack_vias {0 | 1}   [-skip_via_on_wire_shape {[Blockring] [Stripe] [Followpin]       [Corewire] [Blockwire] [Iowire] [Padring] [Ring] [Fillwire] [Noshape]}   [-skip_via_on_pin {[Pad] [Block] [Cover] [Standardcell] [Physicalpin]}]   [-skip_via_on_wire_status {[routed] [fixed] [cover] [shield]}]  [-top_layer <layername>]  [-uda]  [{-via_scale_height integer -via_scale_width <integer>        | -via_rows <integer> -via_columns <integer>        | -via_height real_number -via_width <real_number>}]   [-via_using_exact_crossover_size {0 | 1} ] 
.P Modifies or deletes existing power vias or adds new power vias to the design.
.P 
.SH Parameters   "\fB-help\fR" Outputs a brief description that includes the type and default information for each editPowerVia parameter.  For a detailed description of the command and all its parameters, use the man command:    man editPowerVia  "\fB-add_vias {0 | 1}\fR" When set to 1, adds power vias to the design.  Default: 0  "\fB-area {{<x1 y1 x2 y2>} {<x3 y3 x4 y4>}
...}\fR" Adds, modifies, or deletes power vias within the area regions enclosed by the specified coordinates.  Note: If you need to add power vias within the specified area only, run setViaGenMode -area_only 1 before editPowerVia.  "\fB-between_selected_wires {0 | 1}\fR" When set to 1, adds, modifies, or deletes power vias between selected wires only.   You can select the wires interactively in the design display area or by using the select_obj command.  Default: 0  "\fB-bottom_layer layername\fR" Specifies the lowest layer to which vias can connect.   Default: The lowest metal layer in the design.  "\fB-create_via_on_merged_target_within micron\fR" Helps viaGen merge the targets within the halo distance on the specified layer.  "\fB-create_via_on_merged_target_on_layer <layerName>\fR" Helps viaGen add a virtual target internally, ignore the original targets, and drop vias to the virtual target instead.  (<Image> To view the image, refer to the Innovus Text Command Reference - Release 22.1 manual.)   "\fB-create_via_on_signal_pins {0 | 1}\fR" When set to 1, allows generation of vias from special wire to signal pins. editPowerVia drops vias between special route and PG/signal pins, including the flipchip route.  Default: 0  Note: This parameter can be used with the -area parameter to specify the area for adding vias. It mainly occurs at the tie-high and tie-low cell pins.  "\fB-delete_vias {0 | 1}\fR" Deletes power vias from your design.  Default: 0  "\fB-exclude_stack_vias {0 | 1}\fR" Avoids generation of stack vias between two non-adjacent layers to handle the intersection cases of cross multiple layers. See the examples below to understand the behavior of this parameter with different values:
.RS  "*" 2 editPowerVia -exclude_stack_vias 0  -add_vias 1    
...  (<Image> To view the image, refer to the Innovus Text Command Reference - Release 22.1 manual.)  "*" 2 editPowerVia -exclude_stack_vias 1  -add_vias 1    
...  (<Image> To view the image, refer to the Innovus Text Command Reference - Release 22.1 manual.) 
.RE   Default: 0  "\fB-followpin_via_stapling {<cutclass1 weight1 cutclass2 weight2>}\fR" Defines two cut classes to be tried in priority in the followpin via stapling to maximize the effective number of cuts. The weight value is for via insertion ratio calculation.   "\fB-modify_vias\fR" Modifies vias in the design.   "\fB-nets <net_list>\fR" Specifies the list of nets on which to add, delete, or edit vias.   "\fB-orthogonal_only {0 | 1}\fR" When set to 1, creates vias only for orthogonal wires and pin intersections.  Default: If you do not specify this parameter or if you specify it with a value of 1, the software creates vias for orthogonal wires and pin intersections.  "\fB-same_sized_stack_vias {0 | 1}\fR" When set to 1, the software only generates same-sized stacked vias. If set to 0, the software trims the vias as needed to meet the DRC rules.  Default: 0  "\fB-selected_blocks {0 | 1}\fR" Specifies whether vias in the selected blocks only should be looked up.   "\fB-selected_vias {0 | 1}\fR" When set to 1, modifies or deletes the selected vias only. You can select the wires interactively in the design display area or by using the  select_obj command.   "\fB-selected_wires {0 | 1}\fR" When set to 1, drops vias between selected wires and all same net objects across the selected wires. You can select the wires interactively in the design display area or by using the  select_obj command.   "\fB-skip_via_on_pin {[Pad] [Block] [Cover] [Standardcell] [Physicalpin]}\fR" Prevents vias from being generated on the specified types of pins.  If you specify -skip_via_on_pin {}, the power planning software makes connections to all five categories of pins.  Default: If you do not specify this parameter, vias are generated for block pins, pad pins, and cover macro pins, but not for standard cell pins.  "\fB-skip_via_on_wire_shape {[Blockring] [Stripe] [Followpin] [Corewire] [Blockwire] [Iowire] [Padring] [Ring] [Fillwire] [Noshape]}\fR" Prevents vias from being generated for the specified wire shapes.  Default: If you do not specify this parameter, vias are generated for all wire shapes.  "\fB-skip_via_on_wire_status {[routed] [fixed] [cover] [shield]}\fR" Prevents vias between wires with routed, cover, fixed, or shield status and other power wires.  Default: If you do not specify this parameter, vias are generated for any wire status.  "\fB-split_long_via {<threshold step offset length>}\fR" Splits vias longer than the specified length (threshold, in micrometers) into smaller vias with specified center-to-center spacing (step, in micrometers), left/bottom end offset (offset, in micrometers) and vertical/horizontal length (length, in micrometers) values
. This is independent of the option -split_via.  Default: If you do not specify this parameter, the software does not split vias.  Note: If the offset is given as negative, the vias will be placed symmetrically on both ends. The default value of offset is -1.  "\fB-split_vias {0 | 1}\fR" When set to 1, two or more partial vias can be created at the crossover between a stripe and any target (pin or wire) if an obstruction (macro obstruction; wire or pin on a different net) prevents the creation of a full-size via. This can be useful, for example, if several metal blockages partially obstruct the area where a full-size via would normally be placed.  This parameter permits the creation of partial vias that would not violate the process rules, in the open areas. A value of 1 allows multiple partial vias to be created. A value of 0 prevents multiple partial vias from being created.  Default: 0  "\fB-top_layer <layername>\fR" Specifies the highest layer to which vias can connect.  Default: The highest metal layer in the design.  "\fB-uda\fR" Indicates the user defined attribute subclass for wires to route. This option is of type string and is optional.  "\fB-via_height <real_number>\fR" Specifies the absolute height of the added or modified power vias. You can use this parameter only if you choose the -add_vias or -modify_vias parameter.  Default: 0.0  "\fB-via_width r<eal_number>\fR" Specifies the absolute width of the added or modified power vias. You can use this parameter only if you choose the -add_vias or  -modify_vias parameter.   "\fB-via_rows <integer>\fR" Specifies the number of cuts to make in the power vias (for both stack and non-stack). You can use this parameter only if you choose the -add_vias or -modify_vias parameter.  Default: 0  "\fB-via_columns <integer>\fR" Specifies the number of cuts to make in the power vias (for both stack and non-stack). You can use this parameter only if you choose the -add_vias or -modify_vias parameter.  Default: 0  "\fB-via_scale_height <integer>\fR" Specifies the percentage to scale the power via height. You can use this parameter only if you choose the -modify_vias or -add_vias parameter.  "\fB-via_scale_width <integer>\fR" Specifies the percentage to scale the power via width. You can use this parameter only if you choose the -modify_vias or  -add_vias parameter.   "\fB-via_using_exact_crossover_size {0| 1}\fR" When set to 1, generates partial vias of the exact crossover size. A value of 1 allows partial vias to be generated. A value of 0 prevents partial vias, and the software always generates full-size vias.  Default: 1 
.SH Examples
.RS  "*" 2 The following command creates a power via between selected wires with a cut pattern of 3 by 3:  editPowerVia -add_vias 1 -between_selected_wires 1 -via_rows 3 -via_columns 3  "*" 2 The below command deletes all power vias in the area defined by {0 0 500 600}:  editPowerVia -delete_vias 1 -area {0 0 500 600}  "*" 2 The following command adds power vias on the VDD net, in the area defined by {0 0 100 100}:  editPowerVia -add_vias 1 -net VDD -area {0 0 100 100}
.RE 
.SH Related Information
.RS  "*" 2  Power Planning and Routing chapter in the Innovus User Guide.  "*" 2 setViaGenMode  "*" 2  setPreference (see SelectByArea in Preference Variables section)  "*" 2 editSelect  "*" 2 addSplitPowerVia  "*" 2 verifyPowerVia  "*" 2 select_obj
.RE
.P
