# Assign inputs/outputs to actual pins on the FPGA
set_property PACKAGE_PIN M15 [get_ports {parallelin[3]}]
set_property PACKAGE_PIN H17 [get_ports {parallelin[2]}]
set_property PACKAGE_PIN H18 [get_ports {parallelin[1]}]
set_property PACKAGE_PIN H19 [get_ports {parallelin[0]}]
set_property PACKAGE_PIN F21 [get_ports {shiftin}]
set_property PACKAGE_PIN H22 [get_ports {shiftenable}]
set_property PACKAGE_PIN G22 [get_ports {load}]
set_property PACKAGE_PIN F22 [get_ports {clk}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {clk}]
set_property PACKAGE_PIN U14 [get_ports {regcontent[3]}]
set_property PACKAGE_PIN U19 [get_ports {regcontent[2]}]
set_property PACKAGE_PIN W22 [get_ports {regcontent[1]}]
set_property PACKAGE_PIN V22 [get_ports {regcontent[0]}]
set_property PACKAGE_PIN U21 [get_ports {shiftout}]
# Define voltage levels (3.3 for LEDs and 1.8 for Switches)
set_property IOSTANDARD LVCMOS18 [get_ports {parallelin[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {parallelin[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {parallelin[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {parallelin[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {shiftin}]
set_property IOSTANDARD LVCMOS18 [get_ports {shiftenable}]
set_property IOSTANDARD LVCMOS18 [get_ports {load}]
set_property IOSTANDARD LVCMOS18 [get_ports {clk}]
set_property IOSTANDARD LVCMOS33 [get_ports {regcontent[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {regcontent[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {regcontent[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {regcontent[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {shiftout}]