[{"commit":{"message":"Plural form"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp"}],"sha":"fc3657c52688dbe72a182911c2cf9ade88b2ac6c"},{"commit":{"message":"comment polishment"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"16f22b08f8486adc0a8586f2d9155301783439e7"},{"commit":{"message":"patchable nop's code style"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp"}],"sha":"5a450061ddaa18833ed94e9848cf0119933fc5e1"},{"commit":{"message":"Merge remote-tracking branch 'github-openjdk\/master' into riscv-rvc-checkin-first-half-part"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp"}],"sha":"0b5dc6b8673e35e0e0814f9f1d3d9fab389e70dd"},{"commit":{"message":"Merge remote-tracking branch 'github-openjdk\/master' into riscv-rvc-checkin-first-half-part"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.cpp"}],"sha":"10bd139f6cc600069fe74fdeb5f6f22e4c5d6328"},{"commit":{"message":"[5] RVC: IncompressibleRegions for patchable labels"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"692b8f86aaa70f7740ae3832dfc65b860ed90995"},{"commit":{"message":"[4] RVC: IncompressibleRegions for fixed length code slices"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"8ec6c59bb592e9d87f0792593bb7da88ce48c8c5"},{"commit":{"message":"[3] RVC: IncompressibleRegions for patchable nops"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp"}],"sha":"04d9b56c4bed3a799208e880f9ed8fccc5099a38"},{"commit":{"message":"[2] RVC: Disable auto transformations for branch instructions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"debd8baebfb5a8260870d6134ebf8106a6acce50"},{"commit":{"message":"[1] RVC: Add the IncompressibleRegion"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"c976ff6cccb7ee74fe4d15f557110299b2c2d1be"}]