\hypertarget{assembler-riscv_8h}{}\doxysection{/mnt/\+V8\+Source\+Code/src/codegen/riscv/assembler-\/riscv.h File Reference}
\label{assembler-riscv_8h}\index{/mnt/V8SourceCode/src/codegen/riscv/assembler-\/riscv.h@{/mnt/V8SourceCode/src/codegen/riscv/assembler-\/riscv.h}}
{\ttfamily \#include $<$stdio.\+h$>$}\newline
{\ttfamily \#include $<$memory$>$}\newline
{\ttfamily \#include $<$set$>$}\newline
{\ttfamily \#include \char`\"{}src/codegen/assembler.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/constant-\/pool.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/constants-\/arch.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/external-\/reference.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/flush-\/instruction-\/cache.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/label.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/riscv/base-\/assembler-\/riscv.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/riscv/base-\/riscv-\/i.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/riscv/extension-\/riscv-\/a.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/riscv/extension-\/riscv-\/b.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/riscv/extension-\/riscv-\/c.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/riscv/extension-\/riscv-\/d.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/riscv/extension-\/riscv-\/f.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/riscv/extension-\/riscv-\/m.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/riscv/extension-\/riscv-\/v.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/riscv/extension-\/riscv-\/zfh.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/riscv/extension-\/riscv-\/zicond.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/riscv/extension-\/riscv-\/zicsr.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/riscv/extension-\/riscv-\/zifencei.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/codegen/riscv/register-\/riscv.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/common/code-\/memory-\/access.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/objects/contexts.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/objects/smi.\+h\char`\"{}}\newline
Include dependency graph for assembler-\/riscv.h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{assembler-riscv_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{assembler-riscv_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{v8\+::internal\+::\+Operand}}
\item 
union \mbox{\hyperlink{unionv8_1_1internal_1_1Operand_1_1Value}{v8\+::internal\+::\+Operand\+::\+Value}}
\item 
class \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{v8\+::internal\+::\+Mem\+Operand}}
\item 
class \mbox{\hyperlink{classv8_1_1internal_1_1Assembler}{v8\+::internal\+::\+Assembler}}
\item 
class \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_1_1BlockTrampolinePoolScope}{v8\+::internal\+::\+Assembler\+::\+Block\+Trampoline\+Pool\+Scope}}
\item 
class \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_1_1BlockPoolsScope}{v8\+::internal\+::\+Assembler\+::\+Block\+Pools\+Scope}}
\item 
class \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_1_1BlockGrowBufferScope}{v8\+::internal\+::\+Assembler\+::\+Block\+Grow\+Buffer\+Scope}}
\item 
class \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_1_1VectorUnit}{v8\+::internal\+::\+Assembler\+::\+Vector\+Unit}}
\item 
class \mbox{\hyperlink{classv8_1_1internal_1_1Assembler_1_1Trampoline}{v8\+::internal\+::\+Assembler\+::\+Trampoline}}
\item 
class \mbox{\hyperlink{classv8_1_1internal_1_1EnsureSpace}{v8\+::internal\+::\+Ensure\+Space}}
\item 
class \mbox{\hyperlink{classv8_1_1internal_1_1UseScratchRegisterScope}{v8\+::internal\+::\+Use\+Scratch\+Register\+Scope}}
\end{DoxyCompactItemize}
\doxysubsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
 \mbox{\hyperlink{namespacev8}{v8}}
\begin{DoxyCompactList}\small\item\em This file provides additional API on top of the default one for making API calls, which come from embedder C++ functions. \end{DoxyCompactList}\item 
 \mbox{\hyperlink{namespacev8_1_1internal}{v8\+::internal}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{assembler-riscv_8h_a5c8ef3c24dad2c469a42784a9a39403b}{DEBUG\+\_\+\+PRINTF}}(...)
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
static Instr \mbox{\hyperlink{namespacev8_1_1internal_a4bc4c9e0873bc531bcb89dcd518168c1}{v8\+::internal\+::\+Set\+Hi20\+Offset}} (int32\+\_\+t hi29, Instr instr)
\item 
static Instr \mbox{\hyperlink{namespacev8_1_1internal_aebea10643c8a1bf075e3660df08f45a3}{v8\+::internal\+::\+Set\+Lo12\+Offset}} (int32\+\_\+t lo12, Instr instr)
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{assembler-riscv_8h_a5c8ef3c24dad2c469a42784a9a39403b}\label{assembler-riscv_8h_a5c8ef3c24dad2c469a42784a9a39403b}} 
\index{assembler-\/riscv.h@{assembler-\/riscv.h}!DEBUG\_PRINTF@{DEBUG\_PRINTF}}
\index{DEBUG\_PRINTF@{DEBUG\_PRINTF}!assembler-\/riscv.h@{assembler-\/riscv.h}}
\doxysubsubsection{\texorpdfstring{DEBUG\_PRINTF}{DEBUG\_PRINTF}}
{\footnotesize\ttfamily \#define DEBUG\+\_\+\+PRINTF(\begin{DoxyParamCaption}\item[{}]{... }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_aa9db791c05a0359859a321dcfec42e37}{v8\_flags}}.riscv\_debug) \{ \(\backslash\)}
\DoxyCodeLine{    printf(\_\_VA\_ARGS\_\_);      \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}


Definition at line 70 of file assembler-\/riscv.\+h.

