report_constraint -verbose                       
 
****************************************
Report : constraint
        -verbose
Design : bp_softcore
Version: O-2018.06-SP4
Date   : Fri Mar 13 10:41:21 2020
****************************************


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  io_resp_v_i (in)                                        0.00       0.10 f
  U2002/ZN (INVX0)                                        0.02 *     0.12 r
  U2003/QN (NOR4X0)                                       0.09 *     0.20 f
  U2020/QN (NAND2X0)                                      0.09 *     0.29 r
  U2021/ZN (INVX0)                                        0.08 *     0.37 f
  U2022/QN (NOR2X4)                                       0.41 *     0.78 r
  U2063/Z (NBUFFX2)                                       0.24 *     1.03 r
  U3197/Q (AO222X1)                                       0.16 *     1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.08 *     1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.30 *     1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.10 *     1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.07 *     2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.07 *     2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.07 *     2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.12 *     2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.05 *     2.32 r
  uce_1__uce/U720/QN (NAND3X0)                            0.17 *     2.50 f
  U3127/Q (OA221X1)                                       0.15 *     2.65 f
  mem_resp_yumi_o (out)                                   0.00 *     2.65 f
  data arrival time                                                  2.65

  clock core_clk (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.00       7.00
  clock uncertainty                                      -1.00       6.00
  output external delay                                  -0.10       5.90
  data required time                                                 5.90
  --------------------------------------------------------------------------
  data required time                                                 5.90
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        3.25


  Startpoint: io_resp_v_i
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/data_mem_1__data_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  io_resp_v_i (in)                                        0.00       0.10 f
  U2002/ZN (INVX0)                                        0.02 *     0.12 r
  U2003/QN (NOR4X0)                                       0.09 *     0.20 f
  U2020/QN (NAND2X0)                                      0.09 *     0.29 r
  U2021/ZN (INVX0)                                        0.08 *     0.37 f
  U2022/QN (NOR2X4)                                       0.41 *     0.78 r
  U2063/Z (NBUFFX2)                                       0.24 *     1.03 r
  U3197/Q (AO222X1)                                       0.16 *     1.18 r
  uce_1__uce/U21/Q (AO22X1)                               0.08 *     1.26 r
  core/be/U11/Z (NBUFFX2)                                 0.30 *     1.56 r
  core/be/be_mem/dcache/wbuf/U380/Q (MUX21X1)             0.17 *     1.73 r
  core/be/be_mem/dcache/wbuf/U382/QN (NAND4X0)            0.05 *     1.78 f
  core/be/be_mem/dcache/wbuf/U388/QN (NOR4X0)             0.08 *     1.85 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)               0.10 *     1.96 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.07 *     2.03 f
  uce_1__uce/U51/QN (NAND2X0)                             0.07 *     2.09 r
  uce_1__uce/U52/ZN (INVX0)                               0.07 *     2.16 f
  uce_1__uce/U53/Q (OA221X1)                              0.12 *     2.28 f
  uce_1__uce/U72/ZN (INVX0)                               0.05 *     2.32 r
  uce_1__uce/U74/QN (NAND2X0)                             0.11 *     2.43 f
  core/be/be_mem/dcache/U141/ZN (INVX0)                   0.04 *     2.47 r
  core/be/be_mem/dcache/U142/QN (NOR2X0)                  0.05 *     2.52 f
  core/be/be_mem/dcache/U144/Q (AO21X1)                   0.09 *     2.60 f
  core/be/be_mem/dcache/U1826/Z (NBUFFX8)                 0.11 *     2.71 f
  core/be/be_mem/dcache/data_mem_1__data_mem/U11/ZN (INVX0)
                                                          0.06 *     2.77 r
  core/be/be_mem/dcache/data_mem_1__data_mem/U12/Z (NBUFFX16)
                                                          0.09 *     2.86 r
  core/be/be_mem/dcache/data_mem_1__data_mem/macro_mem/WEB1 (saed90_64x512_1P_BM)
                                                          0.01 *     2.87 r
  data arrival time                                                  2.87

  clock core_clk (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.00       7.00
  clock uncertainty                                      -1.00       6.00
  core/be/be_mem/dcache/data_mem_1__data_mem/macro_mem/CE1 (saed90_64x512_1P_BM)
                                                          0.00       6.00 r
  library setup time                                     -0.05       5.95
  data required time                                                 5.95
  --------------------------------------------------------------------------
  data required time                                                 5.95
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                        3.08


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)
                                                          0.00 #     0.00 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)
                                                          0.18       0.18 f
  core/be/U8/Z (NBUFFX8)                                  0.08 *     0.26 f
  core/be/be_mem/csr/U21/ZN (INVX1)                       0.07 *     0.33 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                      0.06 *     0.39 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                     0.05 *     0.44 r
  core/be/be_mem/csr/U91/QN (NOR2X1)                      0.06 *     0.50 f
  core/be/be_mem/csr/U106/QN (NAND2X0)                    0.06 *     0.56 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                     0.05 *     0.61 f
  core/be/be_mem/csr/U168/Z (NBUFFX2)                     0.12 *     0.73 f
  core/be/be_mem/csr/U213/ZN (INVX0)                      0.06 *     0.78 r
  core/be/be_mem/csr/U1196/QN (NAND2X1)                   0.04 *     0.82 f
  core/be/be_mem/csr/U1197/QN (NOR2X2)                    0.03 *     0.85 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                   0.04 *     0.89 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                    0.03 *     0.92 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                   0.04 *     0.96 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                     0.02 *     0.99 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                   0.04 *     1.03 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                   0.05 *     1.08 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                   0.04 *     1.12 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                   0.03 *     1.14 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                   0.03 *     1.17 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                   0.10 *     1.27 r
  core/be/be_mem/U13/QN (NAND2X1)                         0.04 *     1.30 f
  core/be/be_mem/U18/QN (NAND2X2)                         0.04 *     1.35 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)
                                                          0.07 *     1.41 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)
                                                          0.07 *     1.48 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)
                                                          0.07 *     1.55 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)
                                                          0.06 *     1.62 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)
                                                          0.07 *     1.69 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)
                                                          0.07 *     1.76 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)
                                                          0.06 *     1.82 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)
                                                          0.07 *     1.89 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)
                                                          0.07 *     1.96 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)
                                                          0.06 *     2.02 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)
                                                          0.05 *     2.07 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)
                                                          0.05 *     2.12 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)
                                                          0.05 *     2.18 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)
                                                          0.06 *     2.24 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)
                                                          0.07 *     2.30 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)
                                                          0.06 *     2.36 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                   0.06 *     2.42 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                     0.05 *     2.46 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                    0.05 *     2.51 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                     0.23 *     2.74 f
  core/be/be_checker/director/U11/Q (OR3X2)               0.13 *     2.87 f
  core/be/be_checker/director/U161/QN (NAND2X1)           0.09 *     2.97 r
  core/be/be_checker/director/U410/QN (NAND4X1)           0.17 *     3.13 f
  core/be/be_calculator/U23/Q (OR2X2)                     0.09 *     3.22 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)         0.12 *     3.34 r
  core/be/be_mem/U270/Q (MUX21X2)                         0.17 *     3.52 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                 0.15 *     3.67 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                  0.10 *     3.76 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                 0.20 *     3.97 f
  core/be/be_mem/dcache/U1190/ZN (INVX0)                  0.05 *     4.01 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.09 *     4.11 f
  uce_1__uce/U51/QN (NAND2X0)                             0.07 *     4.17 r
  uce_1__uce/U52/ZN (INVX0)                               0.07 *     4.24 f
  uce_1__uce/U53/Q (OA221X1)                              0.12 *     4.36 f
  uce_1__uce/U72/ZN (INVX0)                               0.05 *     4.41 r
  uce_1__uce/U720/QN (NAND3X0)                            0.17 *     4.58 f
  U3127/Q (OA221X1)                                       0.15 *     4.73 f
  mem_resp_yumi_o (out)                                   0.00 *     4.73 f
  data arrival time                                                  4.73

  clock core_clk (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.00       7.00
  clock uncertainty                                      -1.00       6.00
  output external delay                                  -0.10       5.90
  data required time                                                 5.90
  --------------------------------------------------------------------------
  data required time                                                 5.90
  data arrival time                                                 -4.73
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: core/be/be_calculator/reservation_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/be/be_calculator/reservation_reg/data_r_reg_193_/CLK (DFFX1)
                                                          0.00 #     0.00 r
  core/be/be_calculator/reservation_reg/data_r_reg_193_/Q (DFFX1)
                                                          0.22       0.22 f
  core/be/be_calculator/pipe_mem/U132/ZN (INVX8)          0.05 *     0.27 r
  core/be/be_calculator/pipe_mem/U261/Q (AND2X1)          0.07 *     0.33 r
  core/be/be_calculator/pipe_mem/add_x_2/U81/C1 (HADDX1)
                                                          0.09 *     0.42 r
  core/be/be_calculator/pipe_mem/add_x_2/U44/CO (FADDX1)
                                                          0.10 *     0.52 r
  core/be/be_calculator/pipe_mem/add_x_2/U45/CO (FADDX1)
                                                          0.10 *     0.62 r
  core/be/be_calculator/pipe_mem/add_x_2/U52/CO (FADDX1)
                                                          0.10 *     0.73 r
  core/be/be_calculator/pipe_mem/add_x_2/U51/CO (FADDX1)
                                                          0.10 *     0.83 r
  core/be/be_calculator/pipe_mem/add_x_2/U50/CO (FADDX1)
                                                          0.10 *     0.93 r
  core/be/be_calculator/pipe_mem/add_x_2/U49/CO (FADDX1)
                                                          0.10 *     1.03 r
  core/be/be_calculator/pipe_mem/add_x_2/U48/CO (FADDX1)
                                                          0.10 *     1.13 r
  core/be/be_calculator/pipe_mem/add_x_2/U47/CO (FADDX1)
                                                          0.10 *     1.24 r
  core/be/be_calculator/pipe_mem/add_x_2/U46/CO (FADDX1)
                                                          0.10 *     1.34 r
  core/be/be_calculator/pipe_mem/add_x_2/U53/CO (FADDX1)
                                                          0.10 *     1.45 r
  core/be/be_calculator/pipe_mem/add_x_2/U54/CO (FADDX1)
                                                          0.10 *     1.55 r
  core/be/be_calculator/pipe_mem/add_x_2/U66/CO (FADDX1)
                                                          0.10 *     1.65 r
  core/be/be_calculator/pipe_mem/add_x_2/U60/CO (FADDX1)
                                                          0.10 *     1.76 r
  core/be/be_calculator/pipe_mem/add_x_2/U77/CO (FADDX2)
                                                          0.10 *     1.86 r
  core/be/be_calculator/pipe_mem/add_x_2/U65/CO (FADDX1)
                                                          0.10 *     1.96 r
  core/be/be_calculator/pipe_mem/add_x_2/U68/CO (FADDX1)
                                                          0.10 *     2.06 r
  core/be/be_calculator/pipe_mem/add_x_2/U62/CO (FADDX1)
                                                          0.10 *     2.17 r
  core/be/be_calculator/pipe_mem/add_x_2/U55/CO (FADDX1)
                                                          0.10 *     2.27 r
  core/be/be_calculator/pipe_mem/add_x_2/U56/CO (FADDX1)
                                                          0.10 *     2.37 r
  core/be/be_calculator/pipe_mem/add_x_2/U63/CO (FADDX1)
                                                          0.10 *     2.47 r
  core/be/be_calculator/pipe_mem/add_x_2/U64/CO (FADDX1)
                                                          0.10 *     2.57 r
  core/be/be_calculator/pipe_mem/add_x_2/U72/CO (FADDX1)
                                                          0.10 *     2.67 r
  core/be/be_calculator/pipe_mem/add_x_2/U75/CO (FADDX1)
                                                          0.10 *     2.77 r
  core/be/be_calculator/pipe_mem/add_x_2/U73/CO (FADDX1)
                                                          0.10 *     2.87 r
  core/be/be_calculator/pipe_mem/add_x_2/U61/CO (FADDX1)
                                                          0.10 *     2.98 r
  core/be/be_calculator/pipe_mem/add_x_2/U67/CO (FADDX1)
                                                          0.10 *     3.08 r
  core/be/be_calculator/pipe_mem/add_x_2/U74/CO (FADDX1)
                                                          0.10 *     3.18 r
  core/be/be_calculator/pipe_mem/add_x_2/U57/CO (FADDX1)
                                                          0.10 *     3.28 r
  core/be/be_calculator/pipe_mem/add_x_2/U58/CO (FADDX1)
                                                          0.10 *     3.38 r
  core/be/be_calculator/pipe_mem/add_x_2/U59/CO (FADDX1)
                                                          0.11 *     3.49 r
  core/be/be_calculator/pipe_mem/add_x_2/U69/CO (FADDX1)
                                                          0.11 *     3.59 r
  core/be/be_calculator/pipe_mem/add_x_2/U71/CO (FADDX1)
                                                          0.10 *     3.70 r
  core/be/be_calculator/pipe_mem/add_x_2/U70/CO (FADDX1)
                                                          0.10 *     3.80 r
  core/be/be_calculator/pipe_mem/add_x_2/U76/CO (FADDX1)
                                                          0.10 *     3.90 r
  core/be/be_calculator/pipe_mem/add_x_2/U78/CO (FADDX1)
                                                          0.10 *     4.00 r
  core/be/be_calculator/pipe_mem/add_x_2/U79/CO (FADDX1)
                                                          0.10 *     4.10 r
  core/be/be_calculator/pipe_mem/add_x_2/U82/CO (FADDX1)
                                                          0.09 *     4.20 r
  core/be/be_calculator/pipe_mem/add_x_2/U80/Q (XOR3X1)
                                                          0.17 *     4.37 f
  core/be/be_calculator/pipe_mem/U258/Q (MUX21X1)         0.08 *     4.45 f
  core/be/be_mem/U65/Q (MUX21X2)                          0.14 *     4.59 f
  core/be/be_mem/dtlb/vtag_cam/U61/ZN (INVX2)             0.04 *     4.63 r
  core/be/be_mem/dtlb/vtag_cam/U330/Q (MUX21X1)           0.08 *     4.72 r
  core/be/be_mem/dtlb/vtag_cam/U332/QN (NAND4X0)          0.05 *     4.76 f
  core/be/be_mem/dtlb/vtag_cam/U363/QN (NOR4X0)           0.05 *     4.81 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)
                                                          0.07 *     4.88 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/aligned_right/U1/Q (OR2X1)
                                                          0.06 *     4.94 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/aligned_right/U1/Q (OR2X2)
                                                          0.08 *     5.02 r
  core/be/be_mem/dtlb/vtag_cam/fi4_ohe/U3/Q (OR2X1)       0.06 *     5.07 r
  core/be/be_mem/dtlb/vtag_cam/U209/Q (AND2X2)            0.09 *     5.16 r
  core/be/be_mem/dtlb/U10/Q (OR2X1)                       0.06 *     5.22 r
  core/be/be_mem/dtlb/entry_ram/U3/Q (AND2X2)             0.07 *     5.30 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U41/QN (NAND4X1)
                                                          0.38 *     5.67 f
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/U60/Q (MUX21X1)
                                                          0.14 *     5.81 r
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__17_/D (DFFX1)
                                                          0.00 *     5.81 r
  data arrival time                                                  5.81

  clock core_clk (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.00       7.00
  clock uncertainty                                      -1.00       6.00
  core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__17_/CLK (DFFX1)
                                                          0.00       6.00 r
  library setup time                                     -0.07       5.93
  data required time                                                 5.93
  --------------------------------------------------------------------------
  data required time                                                 5.93
  data arrival time                                                 -5.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: mem_resp_i[54]
              (input port clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock core_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  mem_resp_i[54] (in)                      0.00       0.10 f
  U3127/Q (OA221X1)                        0.11 *     0.21 f
  mem_resp_yumi_o (out)                    0.00 *     0.21 f
  data arrival time                                   0.21

  clock core_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        1.00       1.00
  output external delay                   -0.10       0.90
  data required time                                  0.90
  -----------------------------------------------------------
  data required time                                  0.90
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.69


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock core_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  reset_i (in)                             0.00       0.10 r
  uce_0__uce/U152/QN (NOR2X0)              0.06 *     0.16 f
  uce_0__uce/state_r_reg_2_/D (DFFX1)      0.00 *     0.16 f
  data arrival time                                   0.16

  clock core_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        1.00       1.00
  uce_0__uce/state_r_reg_2_/CLK (DFFX1)
                                           0.00       1.00 r
  library hold time                       -0.01       0.99
  data required time                                  0.99
  -----------------------------------------------------------
  data required time                                  0.99
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_0_/CLK (DFFX1)          0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_0_/Q (DFFX1)            0.18       0.18 r
  U5077/Q (AND2X1)                                        0.12 *     0.30 r
  io_cmd_o[0] (out)                                       0.00 *     0.30 r
  data arrival time                                                  0.30

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       1.00       1.00
  output external delay                                  -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_203_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_203_/CLK (DFFX1)
                                                          0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_203_/Q (DFFX1)
                                                          0.17       0.17 r
  core/be/be_checker/scheduler/int_regfile/U195/Z (NBUFFX2)
                                                          0.06 *     0.22 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[11] (saed90_64x32_2P)
                                                          0.00 *     0.22 r
  data arrival time                                                  0.22

  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)
                                                          0.00       1.00 r
  library hold time                                       0.05       1.05
  data required time                                                 1.05
  --------------------------------------------------------------------------
  data required time                                                 1.05
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.83


    Net: core/fe/mem/icache/n86

    max_transition         0.05
  - Transition Time        0.06
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "core/fe/mem/icache/n86" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[217]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[219]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[221]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[223]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[225]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[227]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[229]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[231]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[233]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[235]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[237]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[239]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[241]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[243]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[245]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[247]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[218]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[220]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[222]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[224]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[226]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[228]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[230]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[232]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[234]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[236]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[238]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[240]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[242]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[244]
                                0.05           0.06          -0.01  (VIOLATED)
       PIN :   core/fe/mem/icache/tag_mem/macro_mem/WBM1[246]
                                0.05           0.06          -0.01  (VIOLATED)

    Net: core/fe/pc_gen/btb/tag_mem/z_s1r1w_mem/synth/n5737

    max_capacitance      104.00
  - Capacitance          103.72
  ------------------------------
    Slack                  0.28  (MET)


    Net: io_cmd_o[122]

    Capacitance            0.08
  - min_capacitance        0.10
  ------------------------------
    Slack                 -0.02  (VIOLATED)


    Design: bp_softcore

    max_leakage_power          0.00
  - Current Leakage Power  5814449152.00
  ----------------------------------
    Slack                  -5814449152.00  (VIOLATED)


Min pulse width constraints

                       Required      Actual
  Pin                pulse width   pulse width   Slack           Scenario
--------------------------------------------------------------------------------
  core/be/be_calculator/comp_stage_reg/data_r_reg_196_/CLK(low)
                      0.12          2.50          2.38 (MET)



