-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_Compute is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fifo_SA_A_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_empty_n : IN STD_LOGIC;
    fifo_SA_A_read : OUT STD_LOGIC;
    fifo_SA_A_1_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_1_empty_n : IN STD_LOGIC;
    fifo_SA_A_1_read : OUT STD_LOGIC;
    fifo_SA_A_2_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_2_empty_n : IN STD_LOGIC;
    fifo_SA_A_2_read : OUT STD_LOGIC;
    fifo_SA_A_3_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_3_empty_n : IN STD_LOGIC;
    fifo_SA_A_3_read : OUT STD_LOGIC;
    fifo_SA_A_4_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_4_empty_n : IN STD_LOGIC;
    fifo_SA_A_4_read : OUT STD_LOGIC;
    fifo_SA_A_5_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_5_empty_n : IN STD_LOGIC;
    fifo_SA_A_5_read : OUT STD_LOGIC;
    fifo_SA_A_6_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_6_empty_n : IN STD_LOGIC;
    fifo_SA_A_6_read : OUT STD_LOGIC;
    fifo_SA_A_7_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_7_empty_n : IN STD_LOGIC;
    fifo_SA_A_7_read : OUT STD_LOGIC;
    fifo_SA_A_8_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_8_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_8_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_8_empty_n : IN STD_LOGIC;
    fifo_SA_A_8_read : OUT STD_LOGIC;
    fifo_SA_A_9_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_9_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_9_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_9_empty_n : IN STD_LOGIC;
    fifo_SA_A_9_read : OUT STD_LOGIC;
    fifo_SA_A_10_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_10_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_10_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_10_empty_n : IN STD_LOGIC;
    fifo_SA_A_10_read : OUT STD_LOGIC;
    fifo_SA_A_11_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_11_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_11_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_11_empty_n : IN STD_LOGIC;
    fifo_SA_A_11_read : OUT STD_LOGIC;
    fifo_SA_A_12_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_12_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_12_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_12_empty_n : IN STD_LOGIC;
    fifo_SA_A_12_read : OUT STD_LOGIC;
    fifo_SA_A_13_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_13_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_13_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_13_empty_n : IN STD_LOGIC;
    fifo_SA_A_13_read : OUT STD_LOGIC;
    fifo_SA_A_14_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_14_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_14_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_14_empty_n : IN STD_LOGIC;
    fifo_SA_A_14_read : OUT STD_LOGIC;
    fifo_SA_A_15_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_A_15_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_15_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fifo_SA_A_15_empty_n : IN STD_LOGIC;
    fifo_SA_A_15_read : OUT STD_LOGIC;
    fifo_SA_W_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_empty_n : IN STD_LOGIC;
    fifo_SA_W_read : OUT STD_LOGIC;
    fifo_SA_W_1_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_1_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_1_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_1_empty_n : IN STD_LOGIC;
    fifo_SA_W_1_read : OUT STD_LOGIC;
    fifo_SA_W_2_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_2_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_2_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_2_empty_n : IN STD_LOGIC;
    fifo_SA_W_2_read : OUT STD_LOGIC;
    fifo_SA_W_3_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_3_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_3_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_3_empty_n : IN STD_LOGIC;
    fifo_SA_W_3_read : OUT STD_LOGIC;
    fifo_SA_W_4_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_4_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_4_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_4_empty_n : IN STD_LOGIC;
    fifo_SA_W_4_read : OUT STD_LOGIC;
    fifo_SA_W_5_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_5_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_5_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_5_empty_n : IN STD_LOGIC;
    fifo_SA_W_5_read : OUT STD_LOGIC;
    fifo_SA_W_6_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_6_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_6_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_6_empty_n : IN STD_LOGIC;
    fifo_SA_W_6_read : OUT STD_LOGIC;
    fifo_SA_W_7_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_7_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_7_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_7_empty_n : IN STD_LOGIC;
    fifo_SA_W_7_read : OUT STD_LOGIC;
    fifo_SA_W_8_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_8_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_8_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_8_empty_n : IN STD_LOGIC;
    fifo_SA_W_8_read : OUT STD_LOGIC;
    fifo_SA_W_9_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_9_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_9_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_9_empty_n : IN STD_LOGIC;
    fifo_SA_W_9_read : OUT STD_LOGIC;
    fifo_SA_W_10_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_10_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_10_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_10_empty_n : IN STD_LOGIC;
    fifo_SA_W_10_read : OUT STD_LOGIC;
    fifo_SA_W_11_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_11_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_11_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_11_empty_n : IN STD_LOGIC;
    fifo_SA_W_11_read : OUT STD_LOGIC;
    fifo_SA_W_12_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_12_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_12_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_12_empty_n : IN STD_LOGIC;
    fifo_SA_W_12_read : OUT STD_LOGIC;
    fifo_SA_W_13_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_13_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_13_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_13_empty_n : IN STD_LOGIC;
    fifo_SA_W_13_read : OUT STD_LOGIC;
    fifo_SA_W_14_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_14_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_14_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_14_empty_n : IN STD_LOGIC;
    fifo_SA_W_14_read : OUT STD_LOGIC;
    fifo_SA_W_15_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    fifo_SA_W_15_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_15_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    fifo_SA_W_15_empty_n : IN STD_LOGIC;
    fifo_SA_W_15_read : OUT STD_LOGIC;
    fifo_SA_O_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_full_n : IN STD_LOGIC;
    fifo_SA_O_write : OUT STD_LOGIC;
    fifo_SA_O_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_1_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_1_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_1_full_n : IN STD_LOGIC;
    fifo_SA_O_1_write : OUT STD_LOGIC;
    fifo_SA_O_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_2_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_2_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_2_full_n : IN STD_LOGIC;
    fifo_SA_O_2_write : OUT STD_LOGIC;
    fifo_SA_O_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_3_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_3_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_3_full_n : IN STD_LOGIC;
    fifo_SA_O_3_write : OUT STD_LOGIC;
    fifo_SA_O_4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_4_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_4_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_4_full_n : IN STD_LOGIC;
    fifo_SA_O_4_write : OUT STD_LOGIC;
    fifo_SA_O_5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_5_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_5_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_5_full_n : IN STD_LOGIC;
    fifo_SA_O_5_write : OUT STD_LOGIC;
    fifo_SA_O_6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_6_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_6_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_6_full_n : IN STD_LOGIC;
    fifo_SA_O_6_write : OUT STD_LOGIC;
    fifo_SA_O_7_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_7_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_7_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_7_full_n : IN STD_LOGIC;
    fifo_SA_O_7_write : OUT STD_LOGIC;
    fifo_SA_O_8_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_8_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_8_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_8_full_n : IN STD_LOGIC;
    fifo_SA_O_8_write : OUT STD_LOGIC;
    fifo_SA_O_9_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_9_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_9_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_9_full_n : IN STD_LOGIC;
    fifo_SA_O_9_write : OUT STD_LOGIC;
    fifo_SA_O_10_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_10_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_10_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_10_full_n : IN STD_LOGIC;
    fifo_SA_O_10_write : OUT STD_LOGIC;
    fifo_SA_O_11_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_11_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_11_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_11_full_n : IN STD_LOGIC;
    fifo_SA_O_11_write : OUT STD_LOGIC;
    fifo_SA_O_12_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_12_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_12_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_12_full_n : IN STD_LOGIC;
    fifo_SA_O_12_write : OUT STD_LOGIC;
    fifo_SA_O_13_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_13_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_13_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_13_full_n : IN STD_LOGIC;
    fifo_SA_O_13_write : OUT STD_LOGIC;
    fifo_SA_O_14_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_14_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_14_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_14_full_n : IN STD_LOGIC;
    fifo_SA_O_14_write : OUT STD_LOGIC;
    fifo_SA_O_15_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_15_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_15_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_15_full_n : IN STD_LOGIC;
    fifo_SA_O_15_write : OUT STD_LOGIC;
    fifo_SA_O_16_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_16_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_16_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_16_full_n : IN STD_LOGIC;
    fifo_SA_O_16_write : OUT STD_LOGIC;
    fifo_SA_O_17_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_17_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_17_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_17_full_n : IN STD_LOGIC;
    fifo_SA_O_17_write : OUT STD_LOGIC;
    fifo_SA_O_18_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_18_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_18_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_18_full_n : IN STD_LOGIC;
    fifo_SA_O_18_write : OUT STD_LOGIC;
    fifo_SA_O_19_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_19_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_19_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_19_full_n : IN STD_LOGIC;
    fifo_SA_O_19_write : OUT STD_LOGIC;
    fifo_SA_O_20_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_20_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_20_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_20_full_n : IN STD_LOGIC;
    fifo_SA_O_20_write : OUT STD_LOGIC;
    fifo_SA_O_21_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_21_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_21_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_21_full_n : IN STD_LOGIC;
    fifo_SA_O_21_write : OUT STD_LOGIC;
    fifo_SA_O_22_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_22_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_22_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_22_full_n : IN STD_LOGIC;
    fifo_SA_O_22_write : OUT STD_LOGIC;
    fifo_SA_O_23_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_23_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_23_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_23_full_n : IN STD_LOGIC;
    fifo_SA_O_23_write : OUT STD_LOGIC;
    fifo_SA_O_24_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_24_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_24_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_24_full_n : IN STD_LOGIC;
    fifo_SA_O_24_write : OUT STD_LOGIC;
    fifo_SA_O_25_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_25_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_25_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_25_full_n : IN STD_LOGIC;
    fifo_SA_O_25_write : OUT STD_LOGIC;
    fifo_SA_O_26_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_26_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_26_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_26_full_n : IN STD_LOGIC;
    fifo_SA_O_26_write : OUT STD_LOGIC;
    fifo_SA_O_27_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_27_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_27_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_27_full_n : IN STD_LOGIC;
    fifo_SA_O_27_write : OUT STD_LOGIC;
    fifo_SA_O_28_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_28_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_28_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_28_full_n : IN STD_LOGIC;
    fifo_SA_O_28_write : OUT STD_LOGIC;
    fifo_SA_O_29_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_29_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_29_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_29_full_n : IN STD_LOGIC;
    fifo_SA_O_29_write : OUT STD_LOGIC;
    fifo_SA_O_30_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_30_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_30_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_30_full_n : IN STD_LOGIC;
    fifo_SA_O_30_write : OUT STD_LOGIC;
    fifo_SA_O_31_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_31_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_31_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_31_full_n : IN STD_LOGIC;
    fifo_SA_O_31_write : OUT STD_LOGIC;
    fifo_SA_O_32_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_32_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_32_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_32_full_n : IN STD_LOGIC;
    fifo_SA_O_32_write : OUT STD_LOGIC;
    fifo_SA_O_33_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_33_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_33_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_33_full_n : IN STD_LOGIC;
    fifo_SA_O_33_write : OUT STD_LOGIC;
    fifo_SA_O_34_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_34_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_34_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_34_full_n : IN STD_LOGIC;
    fifo_SA_O_34_write : OUT STD_LOGIC;
    fifo_SA_O_35_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_35_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_35_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_35_full_n : IN STD_LOGIC;
    fifo_SA_O_35_write : OUT STD_LOGIC;
    fifo_SA_O_36_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_36_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_36_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_36_full_n : IN STD_LOGIC;
    fifo_SA_O_36_write : OUT STD_LOGIC;
    fifo_SA_O_37_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_37_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_37_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_37_full_n : IN STD_LOGIC;
    fifo_SA_O_37_write : OUT STD_LOGIC;
    fifo_SA_O_38_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_38_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_38_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_38_full_n : IN STD_LOGIC;
    fifo_SA_O_38_write : OUT STD_LOGIC;
    fifo_SA_O_39_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_39_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_39_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_39_full_n : IN STD_LOGIC;
    fifo_SA_O_39_write : OUT STD_LOGIC;
    fifo_SA_O_40_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_40_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_40_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_40_full_n : IN STD_LOGIC;
    fifo_SA_O_40_write : OUT STD_LOGIC;
    fifo_SA_O_41_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_41_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_41_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_41_full_n : IN STD_LOGIC;
    fifo_SA_O_41_write : OUT STD_LOGIC;
    fifo_SA_O_42_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_42_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_42_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_42_full_n : IN STD_LOGIC;
    fifo_SA_O_42_write : OUT STD_LOGIC;
    fifo_SA_O_43_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_43_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_43_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_43_full_n : IN STD_LOGIC;
    fifo_SA_O_43_write : OUT STD_LOGIC;
    fifo_SA_O_44_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_44_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_44_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_44_full_n : IN STD_LOGIC;
    fifo_SA_O_44_write : OUT STD_LOGIC;
    fifo_SA_O_45_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_45_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_45_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_45_full_n : IN STD_LOGIC;
    fifo_SA_O_45_write : OUT STD_LOGIC;
    fifo_SA_O_46_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_46_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_46_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_46_full_n : IN STD_LOGIC;
    fifo_SA_O_46_write : OUT STD_LOGIC;
    fifo_SA_O_47_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_47_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_47_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_47_full_n : IN STD_LOGIC;
    fifo_SA_O_47_write : OUT STD_LOGIC;
    fifo_SA_O_48_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_48_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_48_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_48_full_n : IN STD_LOGIC;
    fifo_SA_O_48_write : OUT STD_LOGIC;
    fifo_SA_O_49_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_49_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_49_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_49_full_n : IN STD_LOGIC;
    fifo_SA_O_49_write : OUT STD_LOGIC;
    fifo_SA_O_50_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_50_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_50_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_50_full_n : IN STD_LOGIC;
    fifo_SA_O_50_write : OUT STD_LOGIC;
    fifo_SA_O_51_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_51_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_51_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_51_full_n : IN STD_LOGIC;
    fifo_SA_O_51_write : OUT STD_LOGIC;
    fifo_SA_O_52_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_52_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_52_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_52_full_n : IN STD_LOGIC;
    fifo_SA_O_52_write : OUT STD_LOGIC;
    fifo_SA_O_53_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_53_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_53_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_53_full_n : IN STD_LOGIC;
    fifo_SA_O_53_write : OUT STD_LOGIC;
    fifo_SA_O_54_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_54_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_54_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_54_full_n : IN STD_LOGIC;
    fifo_SA_O_54_write : OUT STD_LOGIC;
    fifo_SA_O_55_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_55_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_55_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_55_full_n : IN STD_LOGIC;
    fifo_SA_O_55_write : OUT STD_LOGIC;
    fifo_SA_O_56_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_56_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_56_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_56_full_n : IN STD_LOGIC;
    fifo_SA_O_56_write : OUT STD_LOGIC;
    fifo_SA_O_57_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_57_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_57_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_57_full_n : IN STD_LOGIC;
    fifo_SA_O_57_write : OUT STD_LOGIC;
    fifo_SA_O_58_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_58_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_58_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_58_full_n : IN STD_LOGIC;
    fifo_SA_O_58_write : OUT STD_LOGIC;
    fifo_SA_O_59_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_59_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_59_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_59_full_n : IN STD_LOGIC;
    fifo_SA_O_59_write : OUT STD_LOGIC;
    fifo_SA_O_60_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_60_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_60_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_60_full_n : IN STD_LOGIC;
    fifo_SA_O_60_write : OUT STD_LOGIC;
    fifo_SA_O_61_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_61_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_61_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_61_full_n : IN STD_LOGIC;
    fifo_SA_O_61_write : OUT STD_LOGIC;
    fifo_SA_O_62_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_62_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_62_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_62_full_n : IN STD_LOGIC;
    fifo_SA_O_62_write : OUT STD_LOGIC;
    fifo_SA_O_63_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_63_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_63_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    fifo_SA_O_63_full_n : IN STD_LOGIC;
    fifo_SA_O_63_write : OUT STD_LOGIC;
    num_a_sa_2_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    num_a_sa_2_loc_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    num_a_sa_2_loc_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    num_a_sa_2_loc_empty_n : IN STD_LOGIC;
    num_a_sa_2_loc_read : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    mode_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    mode_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    mode_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    mode_empty_n : IN STD_LOGIC;
    mode_read : OUT STD_LOGIC;
    out_c_1_loc_c40_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_c_1_loc_c40_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    out_c_1_loc_c40_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    out_c_1_loc_c40_full_n : IN STD_LOGIC;
    out_c_1_loc_c40_write : OUT STD_LOGIC;
    num_a_sa_2_loc_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    num_a_sa_2_loc_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    num_a_sa_2_loc_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    num_a_sa_2_loc_c_full_n : IN STD_LOGIC;
    num_a_sa_2_loc_c_write : OUT STD_LOGIC;
    mode_c65_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    mode_c65_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    mode_c65_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    mode_c65_full_n : IN STD_LOGIC;
    mode_c65_write : OUT STD_LOGIC );
end;


architecture behav of top_Compute is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal num_a_sa_2_loc_blk_n : STD_LOGIC;
    signal mode_blk_n : STD_LOGIC;
    signal out_c_1_loc_c40_blk_n : STD_LOGIC;
    signal num_a_sa_2_loc_c_blk_n : STD_LOGIC;
    signal mode_c65_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal mode_12_reg_650 : STD_LOGIC_VECTOR (0 downto 0);
    signal num_a_sa_reg_670 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_278_ap_start : STD_LOGIC;
    signal grp_PE_fu_278_ap_done : STD_LOGIC;
    signal grp_PE_fu_278_ap_idle : STD_LOGIC;
    signal grp_PE_fu_278_ap_ready : STD_LOGIC;
    signal grp_PE_fu_278_fifo_SA_A_0_0_read : STD_LOGIC;
    signal grp_PE_fu_278_fifo_SA_W_0_0_read : STD_LOGIC;
    signal grp_PE_fu_278_fifo_SA_O_0_0_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_278_fifo_SA_O_0_0_0_write : STD_LOGIC;
    signal grp_PE_fu_278_fifo_SA_O_0_0_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_278_fifo_SA_O_0_0_1_write : STD_LOGIC;
    signal grp_PE_fu_278_fifo_SA_O_0_0_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_278_fifo_SA_O_0_0_2_write : STD_LOGIC;
    signal grp_PE_fu_278_fifo_SA_O_0_0_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_278_fifo_SA_O_0_0_3_write : STD_LOGIC;
    signal grp_PE_fu_300_ap_start : STD_LOGIC;
    signal grp_PE_fu_300_ap_done : STD_LOGIC;
    signal grp_PE_fu_300_ap_idle : STD_LOGIC;
    signal grp_PE_fu_300_ap_ready : STD_LOGIC;
    signal grp_PE_fu_300_fifo_SA_A_0_0_read : STD_LOGIC;
    signal grp_PE_fu_300_fifo_SA_W_0_0_read : STD_LOGIC;
    signal grp_PE_fu_300_fifo_SA_O_0_0_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_300_fifo_SA_O_0_0_0_write : STD_LOGIC;
    signal grp_PE_fu_300_fifo_SA_O_0_0_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_300_fifo_SA_O_0_0_1_write : STD_LOGIC;
    signal grp_PE_fu_300_fifo_SA_O_0_0_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_300_fifo_SA_O_0_0_2_write : STD_LOGIC;
    signal grp_PE_fu_300_fifo_SA_O_0_0_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_300_fifo_SA_O_0_0_3_write : STD_LOGIC;
    signal grp_PE_fu_322_ap_start : STD_LOGIC;
    signal grp_PE_fu_322_ap_done : STD_LOGIC;
    signal grp_PE_fu_322_ap_idle : STD_LOGIC;
    signal grp_PE_fu_322_ap_ready : STD_LOGIC;
    signal grp_PE_fu_322_fifo_SA_A_0_0_read : STD_LOGIC;
    signal grp_PE_fu_322_fifo_SA_W_0_0_read : STD_LOGIC;
    signal grp_PE_fu_322_fifo_SA_O_0_0_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_322_fifo_SA_O_0_0_0_write : STD_LOGIC;
    signal grp_PE_fu_322_fifo_SA_O_0_0_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_322_fifo_SA_O_0_0_1_write : STD_LOGIC;
    signal grp_PE_fu_322_fifo_SA_O_0_0_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_322_fifo_SA_O_0_0_2_write : STD_LOGIC;
    signal grp_PE_fu_322_fifo_SA_O_0_0_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_322_fifo_SA_O_0_0_3_write : STD_LOGIC;
    signal grp_PE_fu_344_ap_start : STD_LOGIC;
    signal grp_PE_fu_344_ap_done : STD_LOGIC;
    signal grp_PE_fu_344_ap_idle : STD_LOGIC;
    signal grp_PE_fu_344_ap_ready : STD_LOGIC;
    signal grp_PE_fu_344_fifo_SA_A_0_0_read : STD_LOGIC;
    signal grp_PE_fu_344_fifo_SA_W_0_0_read : STD_LOGIC;
    signal grp_PE_fu_344_fifo_SA_O_0_0_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_344_fifo_SA_O_0_0_0_write : STD_LOGIC;
    signal grp_PE_fu_344_fifo_SA_O_0_0_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_344_fifo_SA_O_0_0_1_write : STD_LOGIC;
    signal grp_PE_fu_344_fifo_SA_O_0_0_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_344_fifo_SA_O_0_0_2_write : STD_LOGIC;
    signal grp_PE_fu_344_fifo_SA_O_0_0_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_344_fifo_SA_O_0_0_3_write : STD_LOGIC;
    signal grp_PE_fu_366_ap_start : STD_LOGIC;
    signal grp_PE_fu_366_ap_done : STD_LOGIC;
    signal grp_PE_fu_366_ap_idle : STD_LOGIC;
    signal grp_PE_fu_366_ap_ready : STD_LOGIC;
    signal grp_PE_fu_366_fifo_SA_A_0_0_read : STD_LOGIC;
    signal grp_PE_fu_366_fifo_SA_W_0_0_read : STD_LOGIC;
    signal grp_PE_fu_366_fifo_SA_O_0_0_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_366_fifo_SA_O_0_0_0_write : STD_LOGIC;
    signal grp_PE_fu_366_fifo_SA_O_0_0_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_366_fifo_SA_O_0_0_1_write : STD_LOGIC;
    signal grp_PE_fu_366_fifo_SA_O_0_0_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_366_fifo_SA_O_0_0_2_write : STD_LOGIC;
    signal grp_PE_fu_366_fifo_SA_O_0_0_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_366_fifo_SA_O_0_0_3_write : STD_LOGIC;
    signal grp_PE_fu_388_ap_start : STD_LOGIC;
    signal grp_PE_fu_388_ap_done : STD_LOGIC;
    signal grp_PE_fu_388_ap_idle : STD_LOGIC;
    signal grp_PE_fu_388_ap_ready : STD_LOGIC;
    signal grp_PE_fu_388_fifo_SA_A_0_0_read : STD_LOGIC;
    signal grp_PE_fu_388_fifo_SA_W_0_0_read : STD_LOGIC;
    signal grp_PE_fu_388_fifo_SA_O_0_0_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_388_fifo_SA_O_0_0_0_write : STD_LOGIC;
    signal grp_PE_fu_388_fifo_SA_O_0_0_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_388_fifo_SA_O_0_0_1_write : STD_LOGIC;
    signal grp_PE_fu_388_fifo_SA_O_0_0_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_388_fifo_SA_O_0_0_2_write : STD_LOGIC;
    signal grp_PE_fu_388_fifo_SA_O_0_0_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_388_fifo_SA_O_0_0_3_write : STD_LOGIC;
    signal grp_PE_fu_410_ap_start : STD_LOGIC;
    signal grp_PE_fu_410_ap_done : STD_LOGIC;
    signal grp_PE_fu_410_ap_idle : STD_LOGIC;
    signal grp_PE_fu_410_ap_ready : STD_LOGIC;
    signal grp_PE_fu_410_fifo_SA_A_0_0_read : STD_LOGIC;
    signal grp_PE_fu_410_fifo_SA_W_0_0_read : STD_LOGIC;
    signal grp_PE_fu_410_fifo_SA_O_0_0_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_410_fifo_SA_O_0_0_0_write : STD_LOGIC;
    signal grp_PE_fu_410_fifo_SA_O_0_0_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_410_fifo_SA_O_0_0_1_write : STD_LOGIC;
    signal grp_PE_fu_410_fifo_SA_O_0_0_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_410_fifo_SA_O_0_0_2_write : STD_LOGIC;
    signal grp_PE_fu_410_fifo_SA_O_0_0_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_410_fifo_SA_O_0_0_3_write : STD_LOGIC;
    signal grp_PE_fu_432_ap_start : STD_LOGIC;
    signal grp_PE_fu_432_ap_done : STD_LOGIC;
    signal grp_PE_fu_432_ap_idle : STD_LOGIC;
    signal grp_PE_fu_432_ap_ready : STD_LOGIC;
    signal grp_PE_fu_432_fifo_SA_A_0_0_read : STD_LOGIC;
    signal grp_PE_fu_432_fifo_SA_W_0_0_read : STD_LOGIC;
    signal grp_PE_fu_432_fifo_SA_O_0_0_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_432_fifo_SA_O_0_0_0_write : STD_LOGIC;
    signal grp_PE_fu_432_fifo_SA_O_0_0_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_432_fifo_SA_O_0_0_1_write : STD_LOGIC;
    signal grp_PE_fu_432_fifo_SA_O_0_0_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_432_fifo_SA_O_0_0_2_write : STD_LOGIC;
    signal grp_PE_fu_432_fifo_SA_O_0_0_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_432_fifo_SA_O_0_0_3_write : STD_LOGIC;
    signal grp_PE_fu_454_ap_start : STD_LOGIC;
    signal grp_PE_fu_454_ap_done : STD_LOGIC;
    signal grp_PE_fu_454_ap_idle : STD_LOGIC;
    signal grp_PE_fu_454_ap_ready : STD_LOGIC;
    signal grp_PE_fu_454_fifo_SA_A_0_0_read : STD_LOGIC;
    signal grp_PE_fu_454_fifo_SA_W_0_0_read : STD_LOGIC;
    signal grp_PE_fu_454_fifo_SA_O_0_0_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_454_fifo_SA_O_0_0_0_write : STD_LOGIC;
    signal grp_PE_fu_454_fifo_SA_O_0_0_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_454_fifo_SA_O_0_0_1_write : STD_LOGIC;
    signal grp_PE_fu_454_fifo_SA_O_0_0_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_454_fifo_SA_O_0_0_2_write : STD_LOGIC;
    signal grp_PE_fu_454_fifo_SA_O_0_0_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_454_fifo_SA_O_0_0_3_write : STD_LOGIC;
    signal grp_PE_fu_476_ap_start : STD_LOGIC;
    signal grp_PE_fu_476_ap_done : STD_LOGIC;
    signal grp_PE_fu_476_ap_idle : STD_LOGIC;
    signal grp_PE_fu_476_ap_ready : STD_LOGIC;
    signal grp_PE_fu_476_fifo_SA_A_0_0_read : STD_LOGIC;
    signal grp_PE_fu_476_fifo_SA_W_0_0_read : STD_LOGIC;
    signal grp_PE_fu_476_fifo_SA_O_0_0_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_476_fifo_SA_O_0_0_0_write : STD_LOGIC;
    signal grp_PE_fu_476_fifo_SA_O_0_0_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_476_fifo_SA_O_0_0_1_write : STD_LOGIC;
    signal grp_PE_fu_476_fifo_SA_O_0_0_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_476_fifo_SA_O_0_0_2_write : STD_LOGIC;
    signal grp_PE_fu_476_fifo_SA_O_0_0_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_476_fifo_SA_O_0_0_3_write : STD_LOGIC;
    signal grp_PE_fu_498_ap_start : STD_LOGIC;
    signal grp_PE_fu_498_ap_done : STD_LOGIC;
    signal grp_PE_fu_498_ap_idle : STD_LOGIC;
    signal grp_PE_fu_498_ap_ready : STD_LOGIC;
    signal grp_PE_fu_498_fifo_SA_A_0_0_read : STD_LOGIC;
    signal grp_PE_fu_498_fifo_SA_W_0_0_read : STD_LOGIC;
    signal grp_PE_fu_498_fifo_SA_O_0_0_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_498_fifo_SA_O_0_0_0_write : STD_LOGIC;
    signal grp_PE_fu_498_fifo_SA_O_0_0_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_498_fifo_SA_O_0_0_1_write : STD_LOGIC;
    signal grp_PE_fu_498_fifo_SA_O_0_0_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_498_fifo_SA_O_0_0_2_write : STD_LOGIC;
    signal grp_PE_fu_498_fifo_SA_O_0_0_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_498_fifo_SA_O_0_0_3_write : STD_LOGIC;
    signal grp_PE_fu_520_ap_start : STD_LOGIC;
    signal grp_PE_fu_520_ap_done : STD_LOGIC;
    signal grp_PE_fu_520_ap_idle : STD_LOGIC;
    signal grp_PE_fu_520_ap_ready : STD_LOGIC;
    signal grp_PE_fu_520_fifo_SA_A_0_0_read : STD_LOGIC;
    signal grp_PE_fu_520_fifo_SA_W_0_0_read : STD_LOGIC;
    signal grp_PE_fu_520_fifo_SA_O_0_0_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_520_fifo_SA_O_0_0_0_write : STD_LOGIC;
    signal grp_PE_fu_520_fifo_SA_O_0_0_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_520_fifo_SA_O_0_0_1_write : STD_LOGIC;
    signal grp_PE_fu_520_fifo_SA_O_0_0_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_520_fifo_SA_O_0_0_2_write : STD_LOGIC;
    signal grp_PE_fu_520_fifo_SA_O_0_0_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_520_fifo_SA_O_0_0_3_write : STD_LOGIC;
    signal grp_PE_fu_542_ap_start : STD_LOGIC;
    signal grp_PE_fu_542_ap_done : STD_LOGIC;
    signal grp_PE_fu_542_ap_idle : STD_LOGIC;
    signal grp_PE_fu_542_ap_ready : STD_LOGIC;
    signal grp_PE_fu_542_fifo_SA_A_0_0_read : STD_LOGIC;
    signal grp_PE_fu_542_fifo_SA_W_0_0_read : STD_LOGIC;
    signal grp_PE_fu_542_fifo_SA_O_0_0_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_542_fifo_SA_O_0_0_0_write : STD_LOGIC;
    signal grp_PE_fu_542_fifo_SA_O_0_0_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_542_fifo_SA_O_0_0_1_write : STD_LOGIC;
    signal grp_PE_fu_542_fifo_SA_O_0_0_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_542_fifo_SA_O_0_0_2_write : STD_LOGIC;
    signal grp_PE_fu_542_fifo_SA_O_0_0_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_542_fifo_SA_O_0_0_3_write : STD_LOGIC;
    signal grp_PE_fu_564_ap_start : STD_LOGIC;
    signal grp_PE_fu_564_ap_done : STD_LOGIC;
    signal grp_PE_fu_564_ap_idle : STD_LOGIC;
    signal grp_PE_fu_564_ap_ready : STD_LOGIC;
    signal grp_PE_fu_564_fifo_SA_A_0_0_read : STD_LOGIC;
    signal grp_PE_fu_564_fifo_SA_W_0_0_read : STD_LOGIC;
    signal grp_PE_fu_564_fifo_SA_O_0_0_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_564_fifo_SA_O_0_0_0_write : STD_LOGIC;
    signal grp_PE_fu_564_fifo_SA_O_0_0_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_564_fifo_SA_O_0_0_1_write : STD_LOGIC;
    signal grp_PE_fu_564_fifo_SA_O_0_0_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_564_fifo_SA_O_0_0_2_write : STD_LOGIC;
    signal grp_PE_fu_564_fifo_SA_O_0_0_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_564_fifo_SA_O_0_0_3_write : STD_LOGIC;
    signal grp_PE_fu_586_ap_start : STD_LOGIC;
    signal grp_PE_fu_586_ap_done : STD_LOGIC;
    signal grp_PE_fu_586_ap_idle : STD_LOGIC;
    signal grp_PE_fu_586_ap_ready : STD_LOGIC;
    signal grp_PE_fu_586_fifo_SA_A_0_0_read : STD_LOGIC;
    signal grp_PE_fu_586_fifo_SA_W_0_0_read : STD_LOGIC;
    signal grp_PE_fu_586_fifo_SA_O_0_0_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_586_fifo_SA_O_0_0_0_write : STD_LOGIC;
    signal grp_PE_fu_586_fifo_SA_O_0_0_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_586_fifo_SA_O_0_0_1_write : STD_LOGIC;
    signal grp_PE_fu_586_fifo_SA_O_0_0_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_586_fifo_SA_O_0_0_2_write : STD_LOGIC;
    signal grp_PE_fu_586_fifo_SA_O_0_0_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_586_fifo_SA_O_0_0_3_write : STD_LOGIC;
    signal grp_PE_fu_608_ap_start : STD_LOGIC;
    signal grp_PE_fu_608_ap_done : STD_LOGIC;
    signal grp_PE_fu_608_ap_idle : STD_LOGIC;
    signal grp_PE_fu_608_ap_ready : STD_LOGIC;
    signal grp_PE_fu_608_fifo_SA_A_0_0_read : STD_LOGIC;
    signal grp_PE_fu_608_fifo_SA_W_0_0_read : STD_LOGIC;
    signal grp_PE_fu_608_fifo_SA_O_0_0_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_608_fifo_SA_O_0_0_0_write : STD_LOGIC;
    signal grp_PE_fu_608_fifo_SA_O_0_0_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_608_fifo_SA_O_0_0_1_write : STD_LOGIC;
    signal grp_PE_fu_608_fifo_SA_O_0_0_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_608_fifo_SA_O_0_0_2_write : STD_LOGIC;
    signal grp_PE_fu_608_fifo_SA_O_0_0_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_PE_fu_608_fifo_SA_O_0_0_3_write : STD_LOGIC;
    signal grp_PE_fu_278_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call107 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_PE_fu_300_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call108 : BOOLEAN;
    signal grp_PE_fu_322_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call109 : BOOLEAN;
    signal grp_PE_fu_344_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call110 : BOOLEAN;
    signal grp_PE_fu_366_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call111 : BOOLEAN;
    signal grp_PE_fu_388_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call112 : BOOLEAN;
    signal grp_PE_fu_410_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call113 : BOOLEAN;
    signal grp_PE_fu_432_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call114 : BOOLEAN;
    signal grp_PE_fu_454_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call115 : BOOLEAN;
    signal grp_PE_fu_476_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call116 : BOOLEAN;
    signal grp_PE_fu_498_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call117 : BOOLEAN;
    signal grp_PE_fu_520_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call118 : BOOLEAN;
    signal grp_PE_fu_542_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call119 : BOOLEAN;
    signal grp_PE_fu_564_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call120 : BOOLEAN;
    signal grp_PE_fu_586_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call121 : BOOLEAN;
    signal grp_PE_fu_608_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call122 : BOOLEAN;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_PE IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fifo_SA_A_0_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_A_0_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_0_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        fifo_SA_A_0_0_empty_n : IN STD_LOGIC;
        fifo_SA_A_0_0_read : OUT STD_LOGIC;
        fifo_SA_W_0_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        fifo_SA_W_0_0_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_0_0_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        fifo_SA_W_0_0_empty_n : IN STD_LOGIC;
        fifo_SA_W_0_0_read : OUT STD_LOGIC;
        fifo_SA_O_0_0_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_SA_O_0_0_0_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        fifo_SA_O_0_0_0_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        fifo_SA_O_0_0_0_full_n : IN STD_LOGIC;
        fifo_SA_O_0_0_0_write : OUT STD_LOGIC;
        fifo_SA_O_0_0_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_SA_O_0_0_1_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        fifo_SA_O_0_0_1_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        fifo_SA_O_0_0_1_full_n : IN STD_LOGIC;
        fifo_SA_O_0_0_1_write : OUT STD_LOGIC;
        fifo_SA_O_0_0_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_SA_O_0_0_2_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        fifo_SA_O_0_0_2_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        fifo_SA_O_0_0_2_full_n : IN STD_LOGIC;
        fifo_SA_O_0_0_2_write : OUT STD_LOGIC;
        fifo_SA_O_0_0_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        fifo_SA_O_0_0_3_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        fifo_SA_O_0_0_3_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        fifo_SA_O_0_0_3_full_n : IN STD_LOGIC;
        fifo_SA_O_0_0_3_write : OUT STD_LOGIC;
        num : IN STD_LOGIC_VECTOR (31 downto 0);
        num_a_sa : IN STD_LOGIC_VECTOR (31 downto 0);
        mode : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_PE_fu_278 : component top_PE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_PE_fu_278_ap_start,
        ap_done => grp_PE_fu_278_ap_done,
        ap_idle => grp_PE_fu_278_ap_idle,
        ap_ready => grp_PE_fu_278_ap_ready,
        fifo_SA_A_0_0_dout => fifo_SA_A_dout,
        fifo_SA_A_0_0_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_0_0_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_0_0_empty_n => fifo_SA_A_empty_n,
        fifo_SA_A_0_0_read => grp_PE_fu_278_fifo_SA_A_0_0_read,
        fifo_SA_W_0_0_dout => fifo_SA_W_dout,
        fifo_SA_W_0_0_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_0_0_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_0_0_empty_n => fifo_SA_W_empty_n,
        fifo_SA_W_0_0_read => grp_PE_fu_278_fifo_SA_W_0_0_read,
        fifo_SA_O_0_0_0_din => grp_PE_fu_278_fifo_SA_O_0_0_0_din,
        fifo_SA_O_0_0_0_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_0_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_0_full_n => fifo_SA_O_full_n,
        fifo_SA_O_0_0_0_write => grp_PE_fu_278_fifo_SA_O_0_0_0_write,
        fifo_SA_O_0_0_1_din => grp_PE_fu_278_fifo_SA_O_0_0_1_din,
        fifo_SA_O_0_0_1_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_1_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_1_full_n => fifo_SA_O_1_full_n,
        fifo_SA_O_0_0_1_write => grp_PE_fu_278_fifo_SA_O_0_0_1_write,
        fifo_SA_O_0_0_2_din => grp_PE_fu_278_fifo_SA_O_0_0_2_din,
        fifo_SA_O_0_0_2_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_2_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_2_full_n => fifo_SA_O_2_full_n,
        fifo_SA_O_0_0_2_write => grp_PE_fu_278_fifo_SA_O_0_0_2_write,
        fifo_SA_O_0_0_3_din => grp_PE_fu_278_fifo_SA_O_0_0_3_din,
        fifo_SA_O_0_0_3_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_3_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_3_full_n => fifo_SA_O_3_full_n,
        fifo_SA_O_0_0_3_write => grp_PE_fu_278_fifo_SA_O_0_0_3_write,
        num => p_read,
        num_a_sa => num_a_sa_reg_670,
        mode => mode_12_reg_650);

    grp_PE_fu_300 : component top_PE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_PE_fu_300_ap_start,
        ap_done => grp_PE_fu_300_ap_done,
        ap_idle => grp_PE_fu_300_ap_idle,
        ap_ready => grp_PE_fu_300_ap_ready,
        fifo_SA_A_0_0_dout => fifo_SA_A_1_dout,
        fifo_SA_A_0_0_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_0_0_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_0_0_empty_n => fifo_SA_A_1_empty_n,
        fifo_SA_A_0_0_read => grp_PE_fu_300_fifo_SA_A_0_0_read,
        fifo_SA_W_0_0_dout => fifo_SA_W_1_dout,
        fifo_SA_W_0_0_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_0_0_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_0_0_empty_n => fifo_SA_W_1_empty_n,
        fifo_SA_W_0_0_read => grp_PE_fu_300_fifo_SA_W_0_0_read,
        fifo_SA_O_0_0_0_din => grp_PE_fu_300_fifo_SA_O_0_0_0_din,
        fifo_SA_O_0_0_0_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_0_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_0_full_n => fifo_SA_O_4_full_n,
        fifo_SA_O_0_0_0_write => grp_PE_fu_300_fifo_SA_O_0_0_0_write,
        fifo_SA_O_0_0_1_din => grp_PE_fu_300_fifo_SA_O_0_0_1_din,
        fifo_SA_O_0_0_1_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_1_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_1_full_n => fifo_SA_O_5_full_n,
        fifo_SA_O_0_0_1_write => grp_PE_fu_300_fifo_SA_O_0_0_1_write,
        fifo_SA_O_0_0_2_din => grp_PE_fu_300_fifo_SA_O_0_0_2_din,
        fifo_SA_O_0_0_2_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_2_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_2_full_n => fifo_SA_O_6_full_n,
        fifo_SA_O_0_0_2_write => grp_PE_fu_300_fifo_SA_O_0_0_2_write,
        fifo_SA_O_0_0_3_din => grp_PE_fu_300_fifo_SA_O_0_0_3_din,
        fifo_SA_O_0_0_3_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_3_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_3_full_n => fifo_SA_O_7_full_n,
        fifo_SA_O_0_0_3_write => grp_PE_fu_300_fifo_SA_O_0_0_3_write,
        num => p_read,
        num_a_sa => num_a_sa_reg_670,
        mode => mode_12_reg_650);

    grp_PE_fu_322 : component top_PE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_PE_fu_322_ap_start,
        ap_done => grp_PE_fu_322_ap_done,
        ap_idle => grp_PE_fu_322_ap_idle,
        ap_ready => grp_PE_fu_322_ap_ready,
        fifo_SA_A_0_0_dout => fifo_SA_A_2_dout,
        fifo_SA_A_0_0_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_0_0_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_0_0_empty_n => fifo_SA_A_2_empty_n,
        fifo_SA_A_0_0_read => grp_PE_fu_322_fifo_SA_A_0_0_read,
        fifo_SA_W_0_0_dout => fifo_SA_W_2_dout,
        fifo_SA_W_0_0_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_0_0_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_0_0_empty_n => fifo_SA_W_2_empty_n,
        fifo_SA_W_0_0_read => grp_PE_fu_322_fifo_SA_W_0_0_read,
        fifo_SA_O_0_0_0_din => grp_PE_fu_322_fifo_SA_O_0_0_0_din,
        fifo_SA_O_0_0_0_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_0_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_0_full_n => fifo_SA_O_8_full_n,
        fifo_SA_O_0_0_0_write => grp_PE_fu_322_fifo_SA_O_0_0_0_write,
        fifo_SA_O_0_0_1_din => grp_PE_fu_322_fifo_SA_O_0_0_1_din,
        fifo_SA_O_0_0_1_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_1_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_1_full_n => fifo_SA_O_9_full_n,
        fifo_SA_O_0_0_1_write => grp_PE_fu_322_fifo_SA_O_0_0_1_write,
        fifo_SA_O_0_0_2_din => grp_PE_fu_322_fifo_SA_O_0_0_2_din,
        fifo_SA_O_0_0_2_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_2_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_2_full_n => fifo_SA_O_10_full_n,
        fifo_SA_O_0_0_2_write => grp_PE_fu_322_fifo_SA_O_0_0_2_write,
        fifo_SA_O_0_0_3_din => grp_PE_fu_322_fifo_SA_O_0_0_3_din,
        fifo_SA_O_0_0_3_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_3_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_3_full_n => fifo_SA_O_11_full_n,
        fifo_SA_O_0_0_3_write => grp_PE_fu_322_fifo_SA_O_0_0_3_write,
        num => p_read,
        num_a_sa => num_a_sa_reg_670,
        mode => mode_12_reg_650);

    grp_PE_fu_344 : component top_PE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_PE_fu_344_ap_start,
        ap_done => grp_PE_fu_344_ap_done,
        ap_idle => grp_PE_fu_344_ap_idle,
        ap_ready => grp_PE_fu_344_ap_ready,
        fifo_SA_A_0_0_dout => fifo_SA_A_3_dout,
        fifo_SA_A_0_0_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_0_0_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_0_0_empty_n => fifo_SA_A_3_empty_n,
        fifo_SA_A_0_0_read => grp_PE_fu_344_fifo_SA_A_0_0_read,
        fifo_SA_W_0_0_dout => fifo_SA_W_3_dout,
        fifo_SA_W_0_0_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_0_0_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_0_0_empty_n => fifo_SA_W_3_empty_n,
        fifo_SA_W_0_0_read => grp_PE_fu_344_fifo_SA_W_0_0_read,
        fifo_SA_O_0_0_0_din => grp_PE_fu_344_fifo_SA_O_0_0_0_din,
        fifo_SA_O_0_0_0_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_0_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_0_full_n => fifo_SA_O_12_full_n,
        fifo_SA_O_0_0_0_write => grp_PE_fu_344_fifo_SA_O_0_0_0_write,
        fifo_SA_O_0_0_1_din => grp_PE_fu_344_fifo_SA_O_0_0_1_din,
        fifo_SA_O_0_0_1_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_1_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_1_full_n => fifo_SA_O_13_full_n,
        fifo_SA_O_0_0_1_write => grp_PE_fu_344_fifo_SA_O_0_0_1_write,
        fifo_SA_O_0_0_2_din => grp_PE_fu_344_fifo_SA_O_0_0_2_din,
        fifo_SA_O_0_0_2_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_2_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_2_full_n => fifo_SA_O_14_full_n,
        fifo_SA_O_0_0_2_write => grp_PE_fu_344_fifo_SA_O_0_0_2_write,
        fifo_SA_O_0_0_3_din => grp_PE_fu_344_fifo_SA_O_0_0_3_din,
        fifo_SA_O_0_0_3_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_3_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_3_full_n => fifo_SA_O_15_full_n,
        fifo_SA_O_0_0_3_write => grp_PE_fu_344_fifo_SA_O_0_0_3_write,
        num => p_read,
        num_a_sa => num_a_sa_reg_670,
        mode => mode_12_reg_650);

    grp_PE_fu_366 : component top_PE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_PE_fu_366_ap_start,
        ap_done => grp_PE_fu_366_ap_done,
        ap_idle => grp_PE_fu_366_ap_idle,
        ap_ready => grp_PE_fu_366_ap_ready,
        fifo_SA_A_0_0_dout => fifo_SA_A_4_dout,
        fifo_SA_A_0_0_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_0_0_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_0_0_empty_n => fifo_SA_A_4_empty_n,
        fifo_SA_A_0_0_read => grp_PE_fu_366_fifo_SA_A_0_0_read,
        fifo_SA_W_0_0_dout => fifo_SA_W_4_dout,
        fifo_SA_W_0_0_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_0_0_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_0_0_empty_n => fifo_SA_W_4_empty_n,
        fifo_SA_W_0_0_read => grp_PE_fu_366_fifo_SA_W_0_0_read,
        fifo_SA_O_0_0_0_din => grp_PE_fu_366_fifo_SA_O_0_0_0_din,
        fifo_SA_O_0_0_0_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_0_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_0_full_n => fifo_SA_O_16_full_n,
        fifo_SA_O_0_0_0_write => grp_PE_fu_366_fifo_SA_O_0_0_0_write,
        fifo_SA_O_0_0_1_din => grp_PE_fu_366_fifo_SA_O_0_0_1_din,
        fifo_SA_O_0_0_1_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_1_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_1_full_n => fifo_SA_O_17_full_n,
        fifo_SA_O_0_0_1_write => grp_PE_fu_366_fifo_SA_O_0_0_1_write,
        fifo_SA_O_0_0_2_din => grp_PE_fu_366_fifo_SA_O_0_0_2_din,
        fifo_SA_O_0_0_2_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_2_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_2_full_n => fifo_SA_O_18_full_n,
        fifo_SA_O_0_0_2_write => grp_PE_fu_366_fifo_SA_O_0_0_2_write,
        fifo_SA_O_0_0_3_din => grp_PE_fu_366_fifo_SA_O_0_0_3_din,
        fifo_SA_O_0_0_3_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_3_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_3_full_n => fifo_SA_O_19_full_n,
        fifo_SA_O_0_0_3_write => grp_PE_fu_366_fifo_SA_O_0_0_3_write,
        num => p_read,
        num_a_sa => num_a_sa_reg_670,
        mode => mode_12_reg_650);

    grp_PE_fu_388 : component top_PE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_PE_fu_388_ap_start,
        ap_done => grp_PE_fu_388_ap_done,
        ap_idle => grp_PE_fu_388_ap_idle,
        ap_ready => grp_PE_fu_388_ap_ready,
        fifo_SA_A_0_0_dout => fifo_SA_A_5_dout,
        fifo_SA_A_0_0_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_0_0_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_0_0_empty_n => fifo_SA_A_5_empty_n,
        fifo_SA_A_0_0_read => grp_PE_fu_388_fifo_SA_A_0_0_read,
        fifo_SA_W_0_0_dout => fifo_SA_W_5_dout,
        fifo_SA_W_0_0_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_0_0_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_0_0_empty_n => fifo_SA_W_5_empty_n,
        fifo_SA_W_0_0_read => grp_PE_fu_388_fifo_SA_W_0_0_read,
        fifo_SA_O_0_0_0_din => grp_PE_fu_388_fifo_SA_O_0_0_0_din,
        fifo_SA_O_0_0_0_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_0_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_0_full_n => fifo_SA_O_20_full_n,
        fifo_SA_O_0_0_0_write => grp_PE_fu_388_fifo_SA_O_0_0_0_write,
        fifo_SA_O_0_0_1_din => grp_PE_fu_388_fifo_SA_O_0_0_1_din,
        fifo_SA_O_0_0_1_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_1_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_1_full_n => fifo_SA_O_21_full_n,
        fifo_SA_O_0_0_1_write => grp_PE_fu_388_fifo_SA_O_0_0_1_write,
        fifo_SA_O_0_0_2_din => grp_PE_fu_388_fifo_SA_O_0_0_2_din,
        fifo_SA_O_0_0_2_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_2_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_2_full_n => fifo_SA_O_22_full_n,
        fifo_SA_O_0_0_2_write => grp_PE_fu_388_fifo_SA_O_0_0_2_write,
        fifo_SA_O_0_0_3_din => grp_PE_fu_388_fifo_SA_O_0_0_3_din,
        fifo_SA_O_0_0_3_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_3_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_3_full_n => fifo_SA_O_23_full_n,
        fifo_SA_O_0_0_3_write => grp_PE_fu_388_fifo_SA_O_0_0_3_write,
        num => p_read,
        num_a_sa => num_a_sa_reg_670,
        mode => mode_12_reg_650);

    grp_PE_fu_410 : component top_PE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_PE_fu_410_ap_start,
        ap_done => grp_PE_fu_410_ap_done,
        ap_idle => grp_PE_fu_410_ap_idle,
        ap_ready => grp_PE_fu_410_ap_ready,
        fifo_SA_A_0_0_dout => fifo_SA_A_6_dout,
        fifo_SA_A_0_0_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_0_0_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_0_0_empty_n => fifo_SA_A_6_empty_n,
        fifo_SA_A_0_0_read => grp_PE_fu_410_fifo_SA_A_0_0_read,
        fifo_SA_W_0_0_dout => fifo_SA_W_6_dout,
        fifo_SA_W_0_0_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_0_0_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_0_0_empty_n => fifo_SA_W_6_empty_n,
        fifo_SA_W_0_0_read => grp_PE_fu_410_fifo_SA_W_0_0_read,
        fifo_SA_O_0_0_0_din => grp_PE_fu_410_fifo_SA_O_0_0_0_din,
        fifo_SA_O_0_0_0_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_0_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_0_full_n => fifo_SA_O_24_full_n,
        fifo_SA_O_0_0_0_write => grp_PE_fu_410_fifo_SA_O_0_0_0_write,
        fifo_SA_O_0_0_1_din => grp_PE_fu_410_fifo_SA_O_0_0_1_din,
        fifo_SA_O_0_0_1_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_1_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_1_full_n => fifo_SA_O_25_full_n,
        fifo_SA_O_0_0_1_write => grp_PE_fu_410_fifo_SA_O_0_0_1_write,
        fifo_SA_O_0_0_2_din => grp_PE_fu_410_fifo_SA_O_0_0_2_din,
        fifo_SA_O_0_0_2_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_2_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_2_full_n => fifo_SA_O_26_full_n,
        fifo_SA_O_0_0_2_write => grp_PE_fu_410_fifo_SA_O_0_0_2_write,
        fifo_SA_O_0_0_3_din => grp_PE_fu_410_fifo_SA_O_0_0_3_din,
        fifo_SA_O_0_0_3_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_3_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_3_full_n => fifo_SA_O_27_full_n,
        fifo_SA_O_0_0_3_write => grp_PE_fu_410_fifo_SA_O_0_0_3_write,
        num => p_read,
        num_a_sa => num_a_sa_reg_670,
        mode => mode_12_reg_650);

    grp_PE_fu_432 : component top_PE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_PE_fu_432_ap_start,
        ap_done => grp_PE_fu_432_ap_done,
        ap_idle => grp_PE_fu_432_ap_idle,
        ap_ready => grp_PE_fu_432_ap_ready,
        fifo_SA_A_0_0_dout => fifo_SA_A_7_dout,
        fifo_SA_A_0_0_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_0_0_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_0_0_empty_n => fifo_SA_A_7_empty_n,
        fifo_SA_A_0_0_read => grp_PE_fu_432_fifo_SA_A_0_0_read,
        fifo_SA_W_0_0_dout => fifo_SA_W_7_dout,
        fifo_SA_W_0_0_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_0_0_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_0_0_empty_n => fifo_SA_W_7_empty_n,
        fifo_SA_W_0_0_read => grp_PE_fu_432_fifo_SA_W_0_0_read,
        fifo_SA_O_0_0_0_din => grp_PE_fu_432_fifo_SA_O_0_0_0_din,
        fifo_SA_O_0_0_0_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_0_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_0_full_n => fifo_SA_O_28_full_n,
        fifo_SA_O_0_0_0_write => grp_PE_fu_432_fifo_SA_O_0_0_0_write,
        fifo_SA_O_0_0_1_din => grp_PE_fu_432_fifo_SA_O_0_0_1_din,
        fifo_SA_O_0_0_1_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_1_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_1_full_n => fifo_SA_O_29_full_n,
        fifo_SA_O_0_0_1_write => grp_PE_fu_432_fifo_SA_O_0_0_1_write,
        fifo_SA_O_0_0_2_din => grp_PE_fu_432_fifo_SA_O_0_0_2_din,
        fifo_SA_O_0_0_2_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_2_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_2_full_n => fifo_SA_O_30_full_n,
        fifo_SA_O_0_0_2_write => grp_PE_fu_432_fifo_SA_O_0_0_2_write,
        fifo_SA_O_0_0_3_din => grp_PE_fu_432_fifo_SA_O_0_0_3_din,
        fifo_SA_O_0_0_3_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_3_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_3_full_n => fifo_SA_O_31_full_n,
        fifo_SA_O_0_0_3_write => grp_PE_fu_432_fifo_SA_O_0_0_3_write,
        num => p_read,
        num_a_sa => num_a_sa_reg_670,
        mode => mode_12_reg_650);

    grp_PE_fu_454 : component top_PE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_PE_fu_454_ap_start,
        ap_done => grp_PE_fu_454_ap_done,
        ap_idle => grp_PE_fu_454_ap_idle,
        ap_ready => grp_PE_fu_454_ap_ready,
        fifo_SA_A_0_0_dout => fifo_SA_A_8_dout,
        fifo_SA_A_0_0_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_0_0_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_0_0_empty_n => fifo_SA_A_8_empty_n,
        fifo_SA_A_0_0_read => grp_PE_fu_454_fifo_SA_A_0_0_read,
        fifo_SA_W_0_0_dout => fifo_SA_W_8_dout,
        fifo_SA_W_0_0_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_0_0_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_0_0_empty_n => fifo_SA_W_8_empty_n,
        fifo_SA_W_0_0_read => grp_PE_fu_454_fifo_SA_W_0_0_read,
        fifo_SA_O_0_0_0_din => grp_PE_fu_454_fifo_SA_O_0_0_0_din,
        fifo_SA_O_0_0_0_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_0_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_0_full_n => fifo_SA_O_32_full_n,
        fifo_SA_O_0_0_0_write => grp_PE_fu_454_fifo_SA_O_0_0_0_write,
        fifo_SA_O_0_0_1_din => grp_PE_fu_454_fifo_SA_O_0_0_1_din,
        fifo_SA_O_0_0_1_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_1_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_1_full_n => fifo_SA_O_33_full_n,
        fifo_SA_O_0_0_1_write => grp_PE_fu_454_fifo_SA_O_0_0_1_write,
        fifo_SA_O_0_0_2_din => grp_PE_fu_454_fifo_SA_O_0_0_2_din,
        fifo_SA_O_0_0_2_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_2_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_2_full_n => fifo_SA_O_34_full_n,
        fifo_SA_O_0_0_2_write => grp_PE_fu_454_fifo_SA_O_0_0_2_write,
        fifo_SA_O_0_0_3_din => grp_PE_fu_454_fifo_SA_O_0_0_3_din,
        fifo_SA_O_0_0_3_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_3_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_3_full_n => fifo_SA_O_35_full_n,
        fifo_SA_O_0_0_3_write => grp_PE_fu_454_fifo_SA_O_0_0_3_write,
        num => p_read,
        num_a_sa => num_a_sa_reg_670,
        mode => mode_12_reg_650);

    grp_PE_fu_476 : component top_PE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_PE_fu_476_ap_start,
        ap_done => grp_PE_fu_476_ap_done,
        ap_idle => grp_PE_fu_476_ap_idle,
        ap_ready => grp_PE_fu_476_ap_ready,
        fifo_SA_A_0_0_dout => fifo_SA_A_9_dout,
        fifo_SA_A_0_0_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_0_0_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_0_0_empty_n => fifo_SA_A_9_empty_n,
        fifo_SA_A_0_0_read => grp_PE_fu_476_fifo_SA_A_0_0_read,
        fifo_SA_W_0_0_dout => fifo_SA_W_9_dout,
        fifo_SA_W_0_0_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_0_0_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_0_0_empty_n => fifo_SA_W_9_empty_n,
        fifo_SA_W_0_0_read => grp_PE_fu_476_fifo_SA_W_0_0_read,
        fifo_SA_O_0_0_0_din => grp_PE_fu_476_fifo_SA_O_0_0_0_din,
        fifo_SA_O_0_0_0_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_0_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_0_full_n => fifo_SA_O_36_full_n,
        fifo_SA_O_0_0_0_write => grp_PE_fu_476_fifo_SA_O_0_0_0_write,
        fifo_SA_O_0_0_1_din => grp_PE_fu_476_fifo_SA_O_0_0_1_din,
        fifo_SA_O_0_0_1_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_1_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_1_full_n => fifo_SA_O_37_full_n,
        fifo_SA_O_0_0_1_write => grp_PE_fu_476_fifo_SA_O_0_0_1_write,
        fifo_SA_O_0_0_2_din => grp_PE_fu_476_fifo_SA_O_0_0_2_din,
        fifo_SA_O_0_0_2_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_2_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_2_full_n => fifo_SA_O_38_full_n,
        fifo_SA_O_0_0_2_write => grp_PE_fu_476_fifo_SA_O_0_0_2_write,
        fifo_SA_O_0_0_3_din => grp_PE_fu_476_fifo_SA_O_0_0_3_din,
        fifo_SA_O_0_0_3_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_3_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_3_full_n => fifo_SA_O_39_full_n,
        fifo_SA_O_0_0_3_write => grp_PE_fu_476_fifo_SA_O_0_0_3_write,
        num => p_read,
        num_a_sa => num_a_sa_reg_670,
        mode => mode_12_reg_650);

    grp_PE_fu_498 : component top_PE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_PE_fu_498_ap_start,
        ap_done => grp_PE_fu_498_ap_done,
        ap_idle => grp_PE_fu_498_ap_idle,
        ap_ready => grp_PE_fu_498_ap_ready,
        fifo_SA_A_0_0_dout => fifo_SA_A_10_dout,
        fifo_SA_A_0_0_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_0_0_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_0_0_empty_n => fifo_SA_A_10_empty_n,
        fifo_SA_A_0_0_read => grp_PE_fu_498_fifo_SA_A_0_0_read,
        fifo_SA_W_0_0_dout => fifo_SA_W_10_dout,
        fifo_SA_W_0_0_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_0_0_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_0_0_empty_n => fifo_SA_W_10_empty_n,
        fifo_SA_W_0_0_read => grp_PE_fu_498_fifo_SA_W_0_0_read,
        fifo_SA_O_0_0_0_din => grp_PE_fu_498_fifo_SA_O_0_0_0_din,
        fifo_SA_O_0_0_0_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_0_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_0_full_n => fifo_SA_O_40_full_n,
        fifo_SA_O_0_0_0_write => grp_PE_fu_498_fifo_SA_O_0_0_0_write,
        fifo_SA_O_0_0_1_din => grp_PE_fu_498_fifo_SA_O_0_0_1_din,
        fifo_SA_O_0_0_1_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_1_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_1_full_n => fifo_SA_O_41_full_n,
        fifo_SA_O_0_0_1_write => grp_PE_fu_498_fifo_SA_O_0_0_1_write,
        fifo_SA_O_0_0_2_din => grp_PE_fu_498_fifo_SA_O_0_0_2_din,
        fifo_SA_O_0_0_2_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_2_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_2_full_n => fifo_SA_O_42_full_n,
        fifo_SA_O_0_0_2_write => grp_PE_fu_498_fifo_SA_O_0_0_2_write,
        fifo_SA_O_0_0_3_din => grp_PE_fu_498_fifo_SA_O_0_0_3_din,
        fifo_SA_O_0_0_3_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_3_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_3_full_n => fifo_SA_O_43_full_n,
        fifo_SA_O_0_0_3_write => grp_PE_fu_498_fifo_SA_O_0_0_3_write,
        num => p_read,
        num_a_sa => num_a_sa_reg_670,
        mode => mode_12_reg_650);

    grp_PE_fu_520 : component top_PE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_PE_fu_520_ap_start,
        ap_done => grp_PE_fu_520_ap_done,
        ap_idle => grp_PE_fu_520_ap_idle,
        ap_ready => grp_PE_fu_520_ap_ready,
        fifo_SA_A_0_0_dout => fifo_SA_A_11_dout,
        fifo_SA_A_0_0_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_0_0_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_0_0_empty_n => fifo_SA_A_11_empty_n,
        fifo_SA_A_0_0_read => grp_PE_fu_520_fifo_SA_A_0_0_read,
        fifo_SA_W_0_0_dout => fifo_SA_W_11_dout,
        fifo_SA_W_0_0_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_0_0_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_0_0_empty_n => fifo_SA_W_11_empty_n,
        fifo_SA_W_0_0_read => grp_PE_fu_520_fifo_SA_W_0_0_read,
        fifo_SA_O_0_0_0_din => grp_PE_fu_520_fifo_SA_O_0_0_0_din,
        fifo_SA_O_0_0_0_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_0_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_0_full_n => fifo_SA_O_44_full_n,
        fifo_SA_O_0_0_0_write => grp_PE_fu_520_fifo_SA_O_0_0_0_write,
        fifo_SA_O_0_0_1_din => grp_PE_fu_520_fifo_SA_O_0_0_1_din,
        fifo_SA_O_0_0_1_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_1_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_1_full_n => fifo_SA_O_45_full_n,
        fifo_SA_O_0_0_1_write => grp_PE_fu_520_fifo_SA_O_0_0_1_write,
        fifo_SA_O_0_0_2_din => grp_PE_fu_520_fifo_SA_O_0_0_2_din,
        fifo_SA_O_0_0_2_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_2_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_2_full_n => fifo_SA_O_46_full_n,
        fifo_SA_O_0_0_2_write => grp_PE_fu_520_fifo_SA_O_0_0_2_write,
        fifo_SA_O_0_0_3_din => grp_PE_fu_520_fifo_SA_O_0_0_3_din,
        fifo_SA_O_0_0_3_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_3_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_3_full_n => fifo_SA_O_47_full_n,
        fifo_SA_O_0_0_3_write => grp_PE_fu_520_fifo_SA_O_0_0_3_write,
        num => p_read,
        num_a_sa => num_a_sa_reg_670,
        mode => mode_12_reg_650);

    grp_PE_fu_542 : component top_PE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_PE_fu_542_ap_start,
        ap_done => grp_PE_fu_542_ap_done,
        ap_idle => grp_PE_fu_542_ap_idle,
        ap_ready => grp_PE_fu_542_ap_ready,
        fifo_SA_A_0_0_dout => fifo_SA_A_12_dout,
        fifo_SA_A_0_0_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_0_0_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_0_0_empty_n => fifo_SA_A_12_empty_n,
        fifo_SA_A_0_0_read => grp_PE_fu_542_fifo_SA_A_0_0_read,
        fifo_SA_W_0_0_dout => fifo_SA_W_12_dout,
        fifo_SA_W_0_0_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_0_0_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_0_0_empty_n => fifo_SA_W_12_empty_n,
        fifo_SA_W_0_0_read => grp_PE_fu_542_fifo_SA_W_0_0_read,
        fifo_SA_O_0_0_0_din => grp_PE_fu_542_fifo_SA_O_0_0_0_din,
        fifo_SA_O_0_0_0_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_0_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_0_full_n => fifo_SA_O_48_full_n,
        fifo_SA_O_0_0_0_write => grp_PE_fu_542_fifo_SA_O_0_0_0_write,
        fifo_SA_O_0_0_1_din => grp_PE_fu_542_fifo_SA_O_0_0_1_din,
        fifo_SA_O_0_0_1_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_1_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_1_full_n => fifo_SA_O_49_full_n,
        fifo_SA_O_0_0_1_write => grp_PE_fu_542_fifo_SA_O_0_0_1_write,
        fifo_SA_O_0_0_2_din => grp_PE_fu_542_fifo_SA_O_0_0_2_din,
        fifo_SA_O_0_0_2_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_2_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_2_full_n => fifo_SA_O_50_full_n,
        fifo_SA_O_0_0_2_write => grp_PE_fu_542_fifo_SA_O_0_0_2_write,
        fifo_SA_O_0_0_3_din => grp_PE_fu_542_fifo_SA_O_0_0_3_din,
        fifo_SA_O_0_0_3_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_3_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_3_full_n => fifo_SA_O_51_full_n,
        fifo_SA_O_0_0_3_write => grp_PE_fu_542_fifo_SA_O_0_0_3_write,
        num => p_read,
        num_a_sa => num_a_sa_reg_670,
        mode => mode_12_reg_650);

    grp_PE_fu_564 : component top_PE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_PE_fu_564_ap_start,
        ap_done => grp_PE_fu_564_ap_done,
        ap_idle => grp_PE_fu_564_ap_idle,
        ap_ready => grp_PE_fu_564_ap_ready,
        fifo_SA_A_0_0_dout => fifo_SA_A_13_dout,
        fifo_SA_A_0_0_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_0_0_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_0_0_empty_n => fifo_SA_A_13_empty_n,
        fifo_SA_A_0_0_read => grp_PE_fu_564_fifo_SA_A_0_0_read,
        fifo_SA_W_0_0_dout => fifo_SA_W_13_dout,
        fifo_SA_W_0_0_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_0_0_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_0_0_empty_n => fifo_SA_W_13_empty_n,
        fifo_SA_W_0_0_read => grp_PE_fu_564_fifo_SA_W_0_0_read,
        fifo_SA_O_0_0_0_din => grp_PE_fu_564_fifo_SA_O_0_0_0_din,
        fifo_SA_O_0_0_0_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_0_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_0_full_n => fifo_SA_O_52_full_n,
        fifo_SA_O_0_0_0_write => grp_PE_fu_564_fifo_SA_O_0_0_0_write,
        fifo_SA_O_0_0_1_din => grp_PE_fu_564_fifo_SA_O_0_0_1_din,
        fifo_SA_O_0_0_1_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_1_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_1_full_n => fifo_SA_O_53_full_n,
        fifo_SA_O_0_0_1_write => grp_PE_fu_564_fifo_SA_O_0_0_1_write,
        fifo_SA_O_0_0_2_din => grp_PE_fu_564_fifo_SA_O_0_0_2_din,
        fifo_SA_O_0_0_2_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_2_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_2_full_n => fifo_SA_O_54_full_n,
        fifo_SA_O_0_0_2_write => grp_PE_fu_564_fifo_SA_O_0_0_2_write,
        fifo_SA_O_0_0_3_din => grp_PE_fu_564_fifo_SA_O_0_0_3_din,
        fifo_SA_O_0_0_3_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_3_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_3_full_n => fifo_SA_O_55_full_n,
        fifo_SA_O_0_0_3_write => grp_PE_fu_564_fifo_SA_O_0_0_3_write,
        num => p_read,
        num_a_sa => num_a_sa_reg_670,
        mode => mode_12_reg_650);

    grp_PE_fu_586 : component top_PE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_PE_fu_586_ap_start,
        ap_done => grp_PE_fu_586_ap_done,
        ap_idle => grp_PE_fu_586_ap_idle,
        ap_ready => grp_PE_fu_586_ap_ready,
        fifo_SA_A_0_0_dout => fifo_SA_A_14_dout,
        fifo_SA_A_0_0_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_0_0_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_0_0_empty_n => fifo_SA_A_14_empty_n,
        fifo_SA_A_0_0_read => grp_PE_fu_586_fifo_SA_A_0_0_read,
        fifo_SA_W_0_0_dout => fifo_SA_W_14_dout,
        fifo_SA_W_0_0_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_0_0_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_0_0_empty_n => fifo_SA_W_14_empty_n,
        fifo_SA_W_0_0_read => grp_PE_fu_586_fifo_SA_W_0_0_read,
        fifo_SA_O_0_0_0_din => grp_PE_fu_586_fifo_SA_O_0_0_0_din,
        fifo_SA_O_0_0_0_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_0_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_0_full_n => fifo_SA_O_56_full_n,
        fifo_SA_O_0_0_0_write => grp_PE_fu_586_fifo_SA_O_0_0_0_write,
        fifo_SA_O_0_0_1_din => grp_PE_fu_586_fifo_SA_O_0_0_1_din,
        fifo_SA_O_0_0_1_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_1_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_1_full_n => fifo_SA_O_57_full_n,
        fifo_SA_O_0_0_1_write => grp_PE_fu_586_fifo_SA_O_0_0_1_write,
        fifo_SA_O_0_0_2_din => grp_PE_fu_586_fifo_SA_O_0_0_2_din,
        fifo_SA_O_0_0_2_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_2_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_2_full_n => fifo_SA_O_58_full_n,
        fifo_SA_O_0_0_2_write => grp_PE_fu_586_fifo_SA_O_0_0_2_write,
        fifo_SA_O_0_0_3_din => grp_PE_fu_586_fifo_SA_O_0_0_3_din,
        fifo_SA_O_0_0_3_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_3_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_3_full_n => fifo_SA_O_59_full_n,
        fifo_SA_O_0_0_3_write => grp_PE_fu_586_fifo_SA_O_0_0_3_write,
        num => p_read,
        num_a_sa => num_a_sa_reg_670,
        mode => mode_12_reg_650);

    grp_PE_fu_608 : component top_PE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_PE_fu_608_ap_start,
        ap_done => grp_PE_fu_608_ap_done,
        ap_idle => grp_PE_fu_608_ap_idle,
        ap_ready => grp_PE_fu_608_ap_ready,
        fifo_SA_A_0_0_dout => fifo_SA_A_15_dout,
        fifo_SA_A_0_0_num_data_valid => ap_const_lv3_0,
        fifo_SA_A_0_0_fifo_cap => ap_const_lv3_0,
        fifo_SA_A_0_0_empty_n => fifo_SA_A_15_empty_n,
        fifo_SA_A_0_0_read => grp_PE_fu_608_fifo_SA_A_0_0_read,
        fifo_SA_W_0_0_dout => fifo_SA_W_15_dout,
        fifo_SA_W_0_0_num_data_valid => ap_const_lv4_0,
        fifo_SA_W_0_0_fifo_cap => ap_const_lv4_0,
        fifo_SA_W_0_0_empty_n => fifo_SA_W_15_empty_n,
        fifo_SA_W_0_0_read => grp_PE_fu_608_fifo_SA_W_0_0_read,
        fifo_SA_O_0_0_0_din => grp_PE_fu_608_fifo_SA_O_0_0_0_din,
        fifo_SA_O_0_0_0_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_0_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_0_full_n => fifo_SA_O_60_full_n,
        fifo_SA_O_0_0_0_write => grp_PE_fu_608_fifo_SA_O_0_0_0_write,
        fifo_SA_O_0_0_1_din => grp_PE_fu_608_fifo_SA_O_0_0_1_din,
        fifo_SA_O_0_0_1_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_1_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_1_full_n => fifo_SA_O_61_full_n,
        fifo_SA_O_0_0_1_write => grp_PE_fu_608_fifo_SA_O_0_0_1_write,
        fifo_SA_O_0_0_2_din => grp_PE_fu_608_fifo_SA_O_0_0_2_din,
        fifo_SA_O_0_0_2_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_2_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_2_full_n => fifo_SA_O_62_full_n,
        fifo_SA_O_0_0_2_write => grp_PE_fu_608_fifo_SA_O_0_0_2_write,
        fifo_SA_O_0_0_3_din => grp_PE_fu_608_fifo_SA_O_0_0_3_din,
        fifo_SA_O_0_0_3_num_data_valid => ap_const_lv5_0,
        fifo_SA_O_0_0_3_fifo_cap => ap_const_lv5_0,
        fifo_SA_O_0_0_3_full_n => fifo_SA_O_63_full_n,
        fifo_SA_O_0_0_3_write => grp_PE_fu_608_fifo_SA_O_0_0_3_write,
        num => p_read,
        num_a_sa => num_a_sa_reg_670,
        mode => mode_12_reg_650);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_PE_fu_278_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_PE_fu_278_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1_ignore_call107) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_PE_fu_278_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_PE_fu_278_ap_ready = ap_const_logic_1)) then 
                    grp_PE_fu_278_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_PE_fu_300_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_PE_fu_300_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1_ignore_call108) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_PE_fu_300_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_PE_fu_300_ap_ready = ap_const_logic_1)) then 
                    grp_PE_fu_300_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_PE_fu_322_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_PE_fu_322_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1_ignore_call109) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_PE_fu_322_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_PE_fu_322_ap_ready = ap_const_logic_1)) then 
                    grp_PE_fu_322_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_PE_fu_344_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_PE_fu_344_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1_ignore_call110) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_PE_fu_344_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_PE_fu_344_ap_ready = ap_const_logic_1)) then 
                    grp_PE_fu_344_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_PE_fu_366_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_PE_fu_366_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1_ignore_call111) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_PE_fu_366_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_PE_fu_366_ap_ready = ap_const_logic_1)) then 
                    grp_PE_fu_366_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_PE_fu_388_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_PE_fu_388_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1_ignore_call112) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_PE_fu_388_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_PE_fu_388_ap_ready = ap_const_logic_1)) then 
                    grp_PE_fu_388_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_PE_fu_410_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_PE_fu_410_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1_ignore_call113) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_PE_fu_410_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_PE_fu_410_ap_ready = ap_const_logic_1)) then 
                    grp_PE_fu_410_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_PE_fu_432_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_PE_fu_432_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1_ignore_call114) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_PE_fu_432_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_PE_fu_432_ap_ready = ap_const_logic_1)) then 
                    grp_PE_fu_432_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_PE_fu_454_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_PE_fu_454_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1_ignore_call115) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_PE_fu_454_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_PE_fu_454_ap_ready = ap_const_logic_1)) then 
                    grp_PE_fu_454_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_PE_fu_476_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_PE_fu_476_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1_ignore_call116) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_PE_fu_476_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_PE_fu_476_ap_ready = ap_const_logic_1)) then 
                    grp_PE_fu_476_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_PE_fu_498_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_PE_fu_498_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1_ignore_call117) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_PE_fu_498_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_PE_fu_498_ap_ready = ap_const_logic_1)) then 
                    grp_PE_fu_498_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_PE_fu_520_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_PE_fu_520_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1_ignore_call118) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_PE_fu_520_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_PE_fu_520_ap_ready = ap_const_logic_1)) then 
                    grp_PE_fu_520_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_PE_fu_542_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_PE_fu_542_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1_ignore_call119) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_PE_fu_542_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_PE_fu_542_ap_ready = ap_const_logic_1)) then 
                    grp_PE_fu_542_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_PE_fu_564_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_PE_fu_564_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1_ignore_call120) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_PE_fu_564_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_PE_fu_564_ap_ready = ap_const_logic_1)) then 
                    grp_PE_fu_564_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_PE_fu_586_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_PE_fu_586_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1_ignore_call121) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_PE_fu_586_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_PE_fu_586_ap_ready = ap_const_logic_1)) then 
                    grp_PE_fu_586_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_PE_fu_608_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_PE_fu_608_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state1_ignore_call122) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_PE_fu_608_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_PE_fu_608_ap_ready = ap_const_logic_1)) then 
                    grp_PE_fu_608_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                mode_12_reg_650 <= mode_dout;
                num_a_sa_reg_670 <= num_a_sa_2_loc_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1, ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, num_a_sa_2_loc_empty_n, mode_empty_n, out_c_1_loc_c40_full_n, num_a_sa_2_loc_c_full_n, mode_c65_full_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (mode_c65_full_n = ap_const_logic_0) or (num_a_sa_2_loc_c_full_n = ap_const_logic_0) or (out_c_1_loc_c40_full_n = ap_const_logic_0) or (mode_empty_n = ap_const_logic_0) or (num_a_sa_2_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call107_assign_proc : process(ap_start, ap_done_reg, num_a_sa_2_loc_empty_n, mode_empty_n, out_c_1_loc_c40_full_n, num_a_sa_2_loc_c_full_n, mode_c65_full_n)
    begin
                ap_block_state1_ignore_call107 <= ((ap_start = ap_const_logic_0) or (mode_c65_full_n = ap_const_logic_0) or (num_a_sa_2_loc_c_full_n = ap_const_logic_0) or (out_c_1_loc_c40_full_n = ap_const_logic_0) or (mode_empty_n = ap_const_logic_0) or (num_a_sa_2_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call108_assign_proc : process(ap_start, ap_done_reg, num_a_sa_2_loc_empty_n, mode_empty_n, out_c_1_loc_c40_full_n, num_a_sa_2_loc_c_full_n, mode_c65_full_n)
    begin
                ap_block_state1_ignore_call108 <= ((ap_start = ap_const_logic_0) or (mode_c65_full_n = ap_const_logic_0) or (num_a_sa_2_loc_c_full_n = ap_const_logic_0) or (out_c_1_loc_c40_full_n = ap_const_logic_0) or (mode_empty_n = ap_const_logic_0) or (num_a_sa_2_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call109_assign_proc : process(ap_start, ap_done_reg, num_a_sa_2_loc_empty_n, mode_empty_n, out_c_1_loc_c40_full_n, num_a_sa_2_loc_c_full_n, mode_c65_full_n)
    begin
                ap_block_state1_ignore_call109 <= ((ap_start = ap_const_logic_0) or (mode_c65_full_n = ap_const_logic_0) or (num_a_sa_2_loc_c_full_n = ap_const_logic_0) or (out_c_1_loc_c40_full_n = ap_const_logic_0) or (mode_empty_n = ap_const_logic_0) or (num_a_sa_2_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call110_assign_proc : process(ap_start, ap_done_reg, num_a_sa_2_loc_empty_n, mode_empty_n, out_c_1_loc_c40_full_n, num_a_sa_2_loc_c_full_n, mode_c65_full_n)
    begin
                ap_block_state1_ignore_call110 <= ((ap_start = ap_const_logic_0) or (mode_c65_full_n = ap_const_logic_0) or (num_a_sa_2_loc_c_full_n = ap_const_logic_0) or (out_c_1_loc_c40_full_n = ap_const_logic_0) or (mode_empty_n = ap_const_logic_0) or (num_a_sa_2_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call111_assign_proc : process(ap_start, ap_done_reg, num_a_sa_2_loc_empty_n, mode_empty_n, out_c_1_loc_c40_full_n, num_a_sa_2_loc_c_full_n, mode_c65_full_n)
    begin
                ap_block_state1_ignore_call111 <= ((ap_start = ap_const_logic_0) or (mode_c65_full_n = ap_const_logic_0) or (num_a_sa_2_loc_c_full_n = ap_const_logic_0) or (out_c_1_loc_c40_full_n = ap_const_logic_0) or (mode_empty_n = ap_const_logic_0) or (num_a_sa_2_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call112_assign_proc : process(ap_start, ap_done_reg, num_a_sa_2_loc_empty_n, mode_empty_n, out_c_1_loc_c40_full_n, num_a_sa_2_loc_c_full_n, mode_c65_full_n)
    begin
                ap_block_state1_ignore_call112 <= ((ap_start = ap_const_logic_0) or (mode_c65_full_n = ap_const_logic_0) or (num_a_sa_2_loc_c_full_n = ap_const_logic_0) or (out_c_1_loc_c40_full_n = ap_const_logic_0) or (mode_empty_n = ap_const_logic_0) or (num_a_sa_2_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call113_assign_proc : process(ap_start, ap_done_reg, num_a_sa_2_loc_empty_n, mode_empty_n, out_c_1_loc_c40_full_n, num_a_sa_2_loc_c_full_n, mode_c65_full_n)
    begin
                ap_block_state1_ignore_call113 <= ((ap_start = ap_const_logic_0) or (mode_c65_full_n = ap_const_logic_0) or (num_a_sa_2_loc_c_full_n = ap_const_logic_0) or (out_c_1_loc_c40_full_n = ap_const_logic_0) or (mode_empty_n = ap_const_logic_0) or (num_a_sa_2_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call114_assign_proc : process(ap_start, ap_done_reg, num_a_sa_2_loc_empty_n, mode_empty_n, out_c_1_loc_c40_full_n, num_a_sa_2_loc_c_full_n, mode_c65_full_n)
    begin
                ap_block_state1_ignore_call114 <= ((ap_start = ap_const_logic_0) or (mode_c65_full_n = ap_const_logic_0) or (num_a_sa_2_loc_c_full_n = ap_const_logic_0) or (out_c_1_loc_c40_full_n = ap_const_logic_0) or (mode_empty_n = ap_const_logic_0) or (num_a_sa_2_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call115_assign_proc : process(ap_start, ap_done_reg, num_a_sa_2_loc_empty_n, mode_empty_n, out_c_1_loc_c40_full_n, num_a_sa_2_loc_c_full_n, mode_c65_full_n)
    begin
                ap_block_state1_ignore_call115 <= ((ap_start = ap_const_logic_0) or (mode_c65_full_n = ap_const_logic_0) or (num_a_sa_2_loc_c_full_n = ap_const_logic_0) or (out_c_1_loc_c40_full_n = ap_const_logic_0) or (mode_empty_n = ap_const_logic_0) or (num_a_sa_2_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call116_assign_proc : process(ap_start, ap_done_reg, num_a_sa_2_loc_empty_n, mode_empty_n, out_c_1_loc_c40_full_n, num_a_sa_2_loc_c_full_n, mode_c65_full_n)
    begin
                ap_block_state1_ignore_call116 <= ((ap_start = ap_const_logic_0) or (mode_c65_full_n = ap_const_logic_0) or (num_a_sa_2_loc_c_full_n = ap_const_logic_0) or (out_c_1_loc_c40_full_n = ap_const_logic_0) or (mode_empty_n = ap_const_logic_0) or (num_a_sa_2_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call117_assign_proc : process(ap_start, ap_done_reg, num_a_sa_2_loc_empty_n, mode_empty_n, out_c_1_loc_c40_full_n, num_a_sa_2_loc_c_full_n, mode_c65_full_n)
    begin
                ap_block_state1_ignore_call117 <= ((ap_start = ap_const_logic_0) or (mode_c65_full_n = ap_const_logic_0) or (num_a_sa_2_loc_c_full_n = ap_const_logic_0) or (out_c_1_loc_c40_full_n = ap_const_logic_0) or (mode_empty_n = ap_const_logic_0) or (num_a_sa_2_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call118_assign_proc : process(ap_start, ap_done_reg, num_a_sa_2_loc_empty_n, mode_empty_n, out_c_1_loc_c40_full_n, num_a_sa_2_loc_c_full_n, mode_c65_full_n)
    begin
                ap_block_state1_ignore_call118 <= ((ap_start = ap_const_logic_0) or (mode_c65_full_n = ap_const_logic_0) or (num_a_sa_2_loc_c_full_n = ap_const_logic_0) or (out_c_1_loc_c40_full_n = ap_const_logic_0) or (mode_empty_n = ap_const_logic_0) or (num_a_sa_2_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call119_assign_proc : process(ap_start, ap_done_reg, num_a_sa_2_loc_empty_n, mode_empty_n, out_c_1_loc_c40_full_n, num_a_sa_2_loc_c_full_n, mode_c65_full_n)
    begin
                ap_block_state1_ignore_call119 <= ((ap_start = ap_const_logic_0) or (mode_c65_full_n = ap_const_logic_0) or (num_a_sa_2_loc_c_full_n = ap_const_logic_0) or (out_c_1_loc_c40_full_n = ap_const_logic_0) or (mode_empty_n = ap_const_logic_0) or (num_a_sa_2_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call120_assign_proc : process(ap_start, ap_done_reg, num_a_sa_2_loc_empty_n, mode_empty_n, out_c_1_loc_c40_full_n, num_a_sa_2_loc_c_full_n, mode_c65_full_n)
    begin
                ap_block_state1_ignore_call120 <= ((ap_start = ap_const_logic_0) or (mode_c65_full_n = ap_const_logic_0) or (num_a_sa_2_loc_c_full_n = ap_const_logic_0) or (out_c_1_loc_c40_full_n = ap_const_logic_0) or (mode_empty_n = ap_const_logic_0) or (num_a_sa_2_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call121_assign_proc : process(ap_start, ap_done_reg, num_a_sa_2_loc_empty_n, mode_empty_n, out_c_1_loc_c40_full_n, num_a_sa_2_loc_c_full_n, mode_c65_full_n)
    begin
                ap_block_state1_ignore_call121 <= ((ap_start = ap_const_logic_0) or (mode_c65_full_n = ap_const_logic_0) or (num_a_sa_2_loc_c_full_n = ap_const_logic_0) or (out_c_1_loc_c40_full_n = ap_const_logic_0) or (mode_empty_n = ap_const_logic_0) or (num_a_sa_2_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call122_assign_proc : process(ap_start, ap_done_reg, num_a_sa_2_loc_empty_n, mode_empty_n, out_c_1_loc_c40_full_n, num_a_sa_2_loc_c_full_n, mode_c65_full_n)
    begin
                ap_block_state1_ignore_call122 <= ((ap_start = ap_const_logic_0) or (mode_c65_full_n = ap_const_logic_0) or (num_a_sa_2_loc_c_full_n = ap_const_logic_0) or (out_c_1_loc_c40_full_n = ap_const_logic_0) or (mode_empty_n = ap_const_logic_0) or (num_a_sa_2_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_PE_fu_278_ap_done, grp_PE_fu_300_ap_done, grp_PE_fu_322_ap_done, grp_PE_fu_344_ap_done, grp_PE_fu_366_ap_done, grp_PE_fu_388_ap_done, grp_PE_fu_410_ap_done, grp_PE_fu_432_ap_done, grp_PE_fu_454_ap_done, grp_PE_fu_476_ap_done, grp_PE_fu_498_ap_done, grp_PE_fu_520_ap_done, grp_PE_fu_542_ap_done, grp_PE_fu_564_ap_done, grp_PE_fu_586_ap_done, grp_PE_fu_608_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_PE_fu_454_ap_done = ap_const_logic_0) or (grp_PE_fu_432_ap_done = ap_const_logic_0) or (grp_PE_fu_410_ap_done = ap_const_logic_0) or (grp_PE_fu_388_ap_done = ap_const_logic_0) or (grp_PE_fu_366_ap_done = ap_const_logic_0) or (grp_PE_fu_344_ap_done = ap_const_logic_0) or (grp_PE_fu_322_ap_done = ap_const_logic_0) or (grp_PE_fu_300_ap_done = ap_const_logic_0) or (grp_PE_fu_278_ap_done = ap_const_logic_0) or (grp_PE_fu_608_ap_done = ap_const_logic_0) or (grp_PE_fu_586_ap_done = ap_const_logic_0) or (grp_PE_fu_564_ap_done = ap_const_logic_0) or (grp_PE_fu_542_ap_done = ap_const_logic_0) or (grp_PE_fu_520_ap_done = ap_const_logic_0) or (grp_PE_fu_498_ap_done = ap_const_logic_0) or (grp_PE_fu_476_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, ap_block_state2_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_A_10_read_assign_proc : process(grp_PE_fu_498_fifo_SA_A_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_A_10_read <= grp_PE_fu_498_fifo_SA_A_0_0_read;
        else 
            fifo_SA_A_10_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_A_11_read_assign_proc : process(grp_PE_fu_520_fifo_SA_A_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_A_11_read <= grp_PE_fu_520_fifo_SA_A_0_0_read;
        else 
            fifo_SA_A_11_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_A_12_read_assign_proc : process(grp_PE_fu_542_fifo_SA_A_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_A_12_read <= grp_PE_fu_542_fifo_SA_A_0_0_read;
        else 
            fifo_SA_A_12_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_A_13_read_assign_proc : process(grp_PE_fu_564_fifo_SA_A_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_A_13_read <= grp_PE_fu_564_fifo_SA_A_0_0_read;
        else 
            fifo_SA_A_13_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_A_14_read_assign_proc : process(grp_PE_fu_586_fifo_SA_A_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_A_14_read <= grp_PE_fu_586_fifo_SA_A_0_0_read;
        else 
            fifo_SA_A_14_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_A_15_read_assign_proc : process(grp_PE_fu_608_fifo_SA_A_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_A_15_read <= grp_PE_fu_608_fifo_SA_A_0_0_read;
        else 
            fifo_SA_A_15_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_A_1_read_assign_proc : process(grp_PE_fu_300_fifo_SA_A_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_A_1_read <= grp_PE_fu_300_fifo_SA_A_0_0_read;
        else 
            fifo_SA_A_1_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_A_2_read_assign_proc : process(grp_PE_fu_322_fifo_SA_A_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_A_2_read <= grp_PE_fu_322_fifo_SA_A_0_0_read;
        else 
            fifo_SA_A_2_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_A_3_read_assign_proc : process(grp_PE_fu_344_fifo_SA_A_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_A_3_read <= grp_PE_fu_344_fifo_SA_A_0_0_read;
        else 
            fifo_SA_A_3_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_A_4_read_assign_proc : process(grp_PE_fu_366_fifo_SA_A_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_A_4_read <= grp_PE_fu_366_fifo_SA_A_0_0_read;
        else 
            fifo_SA_A_4_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_A_5_read_assign_proc : process(grp_PE_fu_388_fifo_SA_A_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_A_5_read <= grp_PE_fu_388_fifo_SA_A_0_0_read;
        else 
            fifo_SA_A_5_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_A_6_read_assign_proc : process(grp_PE_fu_410_fifo_SA_A_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_A_6_read <= grp_PE_fu_410_fifo_SA_A_0_0_read;
        else 
            fifo_SA_A_6_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_A_7_read_assign_proc : process(grp_PE_fu_432_fifo_SA_A_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_A_7_read <= grp_PE_fu_432_fifo_SA_A_0_0_read;
        else 
            fifo_SA_A_7_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_A_8_read_assign_proc : process(grp_PE_fu_454_fifo_SA_A_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_A_8_read <= grp_PE_fu_454_fifo_SA_A_0_0_read;
        else 
            fifo_SA_A_8_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_A_9_read_assign_proc : process(grp_PE_fu_476_fifo_SA_A_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_A_9_read <= grp_PE_fu_476_fifo_SA_A_0_0_read;
        else 
            fifo_SA_A_9_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_A_read_assign_proc : process(grp_PE_fu_278_fifo_SA_A_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_A_read <= grp_PE_fu_278_fifo_SA_A_0_0_read;
        else 
            fifo_SA_A_read <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_10_din <= grp_PE_fu_322_fifo_SA_O_0_0_2_din;

    fifo_SA_O_10_write_assign_proc : process(grp_PE_fu_322_fifo_SA_O_0_0_2_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_10_write <= grp_PE_fu_322_fifo_SA_O_0_0_2_write;
        else 
            fifo_SA_O_10_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_11_din <= grp_PE_fu_322_fifo_SA_O_0_0_3_din;

    fifo_SA_O_11_write_assign_proc : process(grp_PE_fu_322_fifo_SA_O_0_0_3_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_11_write <= grp_PE_fu_322_fifo_SA_O_0_0_3_write;
        else 
            fifo_SA_O_11_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_12_din <= grp_PE_fu_344_fifo_SA_O_0_0_0_din;

    fifo_SA_O_12_write_assign_proc : process(grp_PE_fu_344_fifo_SA_O_0_0_0_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_12_write <= grp_PE_fu_344_fifo_SA_O_0_0_0_write;
        else 
            fifo_SA_O_12_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_13_din <= grp_PE_fu_344_fifo_SA_O_0_0_1_din;

    fifo_SA_O_13_write_assign_proc : process(grp_PE_fu_344_fifo_SA_O_0_0_1_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_13_write <= grp_PE_fu_344_fifo_SA_O_0_0_1_write;
        else 
            fifo_SA_O_13_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_14_din <= grp_PE_fu_344_fifo_SA_O_0_0_2_din;

    fifo_SA_O_14_write_assign_proc : process(grp_PE_fu_344_fifo_SA_O_0_0_2_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_14_write <= grp_PE_fu_344_fifo_SA_O_0_0_2_write;
        else 
            fifo_SA_O_14_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_15_din <= grp_PE_fu_344_fifo_SA_O_0_0_3_din;

    fifo_SA_O_15_write_assign_proc : process(grp_PE_fu_344_fifo_SA_O_0_0_3_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_15_write <= grp_PE_fu_344_fifo_SA_O_0_0_3_write;
        else 
            fifo_SA_O_15_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_16_din <= grp_PE_fu_366_fifo_SA_O_0_0_0_din;

    fifo_SA_O_16_write_assign_proc : process(grp_PE_fu_366_fifo_SA_O_0_0_0_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_16_write <= grp_PE_fu_366_fifo_SA_O_0_0_0_write;
        else 
            fifo_SA_O_16_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_17_din <= grp_PE_fu_366_fifo_SA_O_0_0_1_din;

    fifo_SA_O_17_write_assign_proc : process(grp_PE_fu_366_fifo_SA_O_0_0_1_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_17_write <= grp_PE_fu_366_fifo_SA_O_0_0_1_write;
        else 
            fifo_SA_O_17_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_18_din <= grp_PE_fu_366_fifo_SA_O_0_0_2_din;

    fifo_SA_O_18_write_assign_proc : process(grp_PE_fu_366_fifo_SA_O_0_0_2_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_18_write <= grp_PE_fu_366_fifo_SA_O_0_0_2_write;
        else 
            fifo_SA_O_18_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_19_din <= grp_PE_fu_366_fifo_SA_O_0_0_3_din;

    fifo_SA_O_19_write_assign_proc : process(grp_PE_fu_366_fifo_SA_O_0_0_3_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_19_write <= grp_PE_fu_366_fifo_SA_O_0_0_3_write;
        else 
            fifo_SA_O_19_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_1_din <= grp_PE_fu_278_fifo_SA_O_0_0_1_din;

    fifo_SA_O_1_write_assign_proc : process(grp_PE_fu_278_fifo_SA_O_0_0_1_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_1_write <= grp_PE_fu_278_fifo_SA_O_0_0_1_write;
        else 
            fifo_SA_O_1_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_20_din <= grp_PE_fu_388_fifo_SA_O_0_0_0_din;

    fifo_SA_O_20_write_assign_proc : process(grp_PE_fu_388_fifo_SA_O_0_0_0_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_20_write <= grp_PE_fu_388_fifo_SA_O_0_0_0_write;
        else 
            fifo_SA_O_20_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_21_din <= grp_PE_fu_388_fifo_SA_O_0_0_1_din;

    fifo_SA_O_21_write_assign_proc : process(grp_PE_fu_388_fifo_SA_O_0_0_1_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_21_write <= grp_PE_fu_388_fifo_SA_O_0_0_1_write;
        else 
            fifo_SA_O_21_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_22_din <= grp_PE_fu_388_fifo_SA_O_0_0_2_din;

    fifo_SA_O_22_write_assign_proc : process(grp_PE_fu_388_fifo_SA_O_0_0_2_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_22_write <= grp_PE_fu_388_fifo_SA_O_0_0_2_write;
        else 
            fifo_SA_O_22_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_23_din <= grp_PE_fu_388_fifo_SA_O_0_0_3_din;

    fifo_SA_O_23_write_assign_proc : process(grp_PE_fu_388_fifo_SA_O_0_0_3_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_23_write <= grp_PE_fu_388_fifo_SA_O_0_0_3_write;
        else 
            fifo_SA_O_23_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_24_din <= grp_PE_fu_410_fifo_SA_O_0_0_0_din;

    fifo_SA_O_24_write_assign_proc : process(grp_PE_fu_410_fifo_SA_O_0_0_0_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_24_write <= grp_PE_fu_410_fifo_SA_O_0_0_0_write;
        else 
            fifo_SA_O_24_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_25_din <= grp_PE_fu_410_fifo_SA_O_0_0_1_din;

    fifo_SA_O_25_write_assign_proc : process(grp_PE_fu_410_fifo_SA_O_0_0_1_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_25_write <= grp_PE_fu_410_fifo_SA_O_0_0_1_write;
        else 
            fifo_SA_O_25_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_26_din <= grp_PE_fu_410_fifo_SA_O_0_0_2_din;

    fifo_SA_O_26_write_assign_proc : process(grp_PE_fu_410_fifo_SA_O_0_0_2_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_26_write <= grp_PE_fu_410_fifo_SA_O_0_0_2_write;
        else 
            fifo_SA_O_26_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_27_din <= grp_PE_fu_410_fifo_SA_O_0_0_3_din;

    fifo_SA_O_27_write_assign_proc : process(grp_PE_fu_410_fifo_SA_O_0_0_3_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_27_write <= grp_PE_fu_410_fifo_SA_O_0_0_3_write;
        else 
            fifo_SA_O_27_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_28_din <= grp_PE_fu_432_fifo_SA_O_0_0_0_din;

    fifo_SA_O_28_write_assign_proc : process(grp_PE_fu_432_fifo_SA_O_0_0_0_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_28_write <= grp_PE_fu_432_fifo_SA_O_0_0_0_write;
        else 
            fifo_SA_O_28_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_29_din <= grp_PE_fu_432_fifo_SA_O_0_0_1_din;

    fifo_SA_O_29_write_assign_proc : process(grp_PE_fu_432_fifo_SA_O_0_0_1_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_29_write <= grp_PE_fu_432_fifo_SA_O_0_0_1_write;
        else 
            fifo_SA_O_29_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_2_din <= grp_PE_fu_278_fifo_SA_O_0_0_2_din;

    fifo_SA_O_2_write_assign_proc : process(grp_PE_fu_278_fifo_SA_O_0_0_2_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_2_write <= grp_PE_fu_278_fifo_SA_O_0_0_2_write;
        else 
            fifo_SA_O_2_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_30_din <= grp_PE_fu_432_fifo_SA_O_0_0_2_din;

    fifo_SA_O_30_write_assign_proc : process(grp_PE_fu_432_fifo_SA_O_0_0_2_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_30_write <= grp_PE_fu_432_fifo_SA_O_0_0_2_write;
        else 
            fifo_SA_O_30_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_31_din <= grp_PE_fu_432_fifo_SA_O_0_0_3_din;

    fifo_SA_O_31_write_assign_proc : process(grp_PE_fu_432_fifo_SA_O_0_0_3_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_31_write <= grp_PE_fu_432_fifo_SA_O_0_0_3_write;
        else 
            fifo_SA_O_31_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_32_din <= grp_PE_fu_454_fifo_SA_O_0_0_0_din;

    fifo_SA_O_32_write_assign_proc : process(grp_PE_fu_454_fifo_SA_O_0_0_0_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_32_write <= grp_PE_fu_454_fifo_SA_O_0_0_0_write;
        else 
            fifo_SA_O_32_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_33_din <= grp_PE_fu_454_fifo_SA_O_0_0_1_din;

    fifo_SA_O_33_write_assign_proc : process(grp_PE_fu_454_fifo_SA_O_0_0_1_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_33_write <= grp_PE_fu_454_fifo_SA_O_0_0_1_write;
        else 
            fifo_SA_O_33_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_34_din <= grp_PE_fu_454_fifo_SA_O_0_0_2_din;

    fifo_SA_O_34_write_assign_proc : process(grp_PE_fu_454_fifo_SA_O_0_0_2_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_34_write <= grp_PE_fu_454_fifo_SA_O_0_0_2_write;
        else 
            fifo_SA_O_34_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_35_din <= grp_PE_fu_454_fifo_SA_O_0_0_3_din;

    fifo_SA_O_35_write_assign_proc : process(grp_PE_fu_454_fifo_SA_O_0_0_3_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_35_write <= grp_PE_fu_454_fifo_SA_O_0_0_3_write;
        else 
            fifo_SA_O_35_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_36_din <= grp_PE_fu_476_fifo_SA_O_0_0_0_din;

    fifo_SA_O_36_write_assign_proc : process(grp_PE_fu_476_fifo_SA_O_0_0_0_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_36_write <= grp_PE_fu_476_fifo_SA_O_0_0_0_write;
        else 
            fifo_SA_O_36_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_37_din <= grp_PE_fu_476_fifo_SA_O_0_0_1_din;

    fifo_SA_O_37_write_assign_proc : process(grp_PE_fu_476_fifo_SA_O_0_0_1_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_37_write <= grp_PE_fu_476_fifo_SA_O_0_0_1_write;
        else 
            fifo_SA_O_37_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_38_din <= grp_PE_fu_476_fifo_SA_O_0_0_2_din;

    fifo_SA_O_38_write_assign_proc : process(grp_PE_fu_476_fifo_SA_O_0_0_2_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_38_write <= grp_PE_fu_476_fifo_SA_O_0_0_2_write;
        else 
            fifo_SA_O_38_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_39_din <= grp_PE_fu_476_fifo_SA_O_0_0_3_din;

    fifo_SA_O_39_write_assign_proc : process(grp_PE_fu_476_fifo_SA_O_0_0_3_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_39_write <= grp_PE_fu_476_fifo_SA_O_0_0_3_write;
        else 
            fifo_SA_O_39_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_3_din <= grp_PE_fu_278_fifo_SA_O_0_0_3_din;

    fifo_SA_O_3_write_assign_proc : process(grp_PE_fu_278_fifo_SA_O_0_0_3_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_3_write <= grp_PE_fu_278_fifo_SA_O_0_0_3_write;
        else 
            fifo_SA_O_3_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_40_din <= grp_PE_fu_498_fifo_SA_O_0_0_0_din;

    fifo_SA_O_40_write_assign_proc : process(grp_PE_fu_498_fifo_SA_O_0_0_0_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_40_write <= grp_PE_fu_498_fifo_SA_O_0_0_0_write;
        else 
            fifo_SA_O_40_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_41_din <= grp_PE_fu_498_fifo_SA_O_0_0_1_din;

    fifo_SA_O_41_write_assign_proc : process(grp_PE_fu_498_fifo_SA_O_0_0_1_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_41_write <= grp_PE_fu_498_fifo_SA_O_0_0_1_write;
        else 
            fifo_SA_O_41_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_42_din <= grp_PE_fu_498_fifo_SA_O_0_0_2_din;

    fifo_SA_O_42_write_assign_proc : process(grp_PE_fu_498_fifo_SA_O_0_0_2_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_42_write <= grp_PE_fu_498_fifo_SA_O_0_0_2_write;
        else 
            fifo_SA_O_42_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_43_din <= grp_PE_fu_498_fifo_SA_O_0_0_3_din;

    fifo_SA_O_43_write_assign_proc : process(grp_PE_fu_498_fifo_SA_O_0_0_3_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_43_write <= grp_PE_fu_498_fifo_SA_O_0_0_3_write;
        else 
            fifo_SA_O_43_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_44_din <= grp_PE_fu_520_fifo_SA_O_0_0_0_din;

    fifo_SA_O_44_write_assign_proc : process(grp_PE_fu_520_fifo_SA_O_0_0_0_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_44_write <= grp_PE_fu_520_fifo_SA_O_0_0_0_write;
        else 
            fifo_SA_O_44_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_45_din <= grp_PE_fu_520_fifo_SA_O_0_0_1_din;

    fifo_SA_O_45_write_assign_proc : process(grp_PE_fu_520_fifo_SA_O_0_0_1_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_45_write <= grp_PE_fu_520_fifo_SA_O_0_0_1_write;
        else 
            fifo_SA_O_45_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_46_din <= grp_PE_fu_520_fifo_SA_O_0_0_2_din;

    fifo_SA_O_46_write_assign_proc : process(grp_PE_fu_520_fifo_SA_O_0_0_2_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_46_write <= grp_PE_fu_520_fifo_SA_O_0_0_2_write;
        else 
            fifo_SA_O_46_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_47_din <= grp_PE_fu_520_fifo_SA_O_0_0_3_din;

    fifo_SA_O_47_write_assign_proc : process(grp_PE_fu_520_fifo_SA_O_0_0_3_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_47_write <= grp_PE_fu_520_fifo_SA_O_0_0_3_write;
        else 
            fifo_SA_O_47_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_48_din <= grp_PE_fu_542_fifo_SA_O_0_0_0_din;

    fifo_SA_O_48_write_assign_proc : process(grp_PE_fu_542_fifo_SA_O_0_0_0_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_48_write <= grp_PE_fu_542_fifo_SA_O_0_0_0_write;
        else 
            fifo_SA_O_48_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_49_din <= grp_PE_fu_542_fifo_SA_O_0_0_1_din;

    fifo_SA_O_49_write_assign_proc : process(grp_PE_fu_542_fifo_SA_O_0_0_1_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_49_write <= grp_PE_fu_542_fifo_SA_O_0_0_1_write;
        else 
            fifo_SA_O_49_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_4_din <= grp_PE_fu_300_fifo_SA_O_0_0_0_din;

    fifo_SA_O_4_write_assign_proc : process(grp_PE_fu_300_fifo_SA_O_0_0_0_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_4_write <= grp_PE_fu_300_fifo_SA_O_0_0_0_write;
        else 
            fifo_SA_O_4_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_50_din <= grp_PE_fu_542_fifo_SA_O_0_0_2_din;

    fifo_SA_O_50_write_assign_proc : process(grp_PE_fu_542_fifo_SA_O_0_0_2_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_50_write <= grp_PE_fu_542_fifo_SA_O_0_0_2_write;
        else 
            fifo_SA_O_50_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_51_din <= grp_PE_fu_542_fifo_SA_O_0_0_3_din;

    fifo_SA_O_51_write_assign_proc : process(grp_PE_fu_542_fifo_SA_O_0_0_3_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_51_write <= grp_PE_fu_542_fifo_SA_O_0_0_3_write;
        else 
            fifo_SA_O_51_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_52_din <= grp_PE_fu_564_fifo_SA_O_0_0_0_din;

    fifo_SA_O_52_write_assign_proc : process(grp_PE_fu_564_fifo_SA_O_0_0_0_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_52_write <= grp_PE_fu_564_fifo_SA_O_0_0_0_write;
        else 
            fifo_SA_O_52_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_53_din <= grp_PE_fu_564_fifo_SA_O_0_0_1_din;

    fifo_SA_O_53_write_assign_proc : process(grp_PE_fu_564_fifo_SA_O_0_0_1_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_53_write <= grp_PE_fu_564_fifo_SA_O_0_0_1_write;
        else 
            fifo_SA_O_53_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_54_din <= grp_PE_fu_564_fifo_SA_O_0_0_2_din;

    fifo_SA_O_54_write_assign_proc : process(grp_PE_fu_564_fifo_SA_O_0_0_2_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_54_write <= grp_PE_fu_564_fifo_SA_O_0_0_2_write;
        else 
            fifo_SA_O_54_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_55_din <= grp_PE_fu_564_fifo_SA_O_0_0_3_din;

    fifo_SA_O_55_write_assign_proc : process(grp_PE_fu_564_fifo_SA_O_0_0_3_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_55_write <= grp_PE_fu_564_fifo_SA_O_0_0_3_write;
        else 
            fifo_SA_O_55_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_56_din <= grp_PE_fu_586_fifo_SA_O_0_0_0_din;

    fifo_SA_O_56_write_assign_proc : process(grp_PE_fu_586_fifo_SA_O_0_0_0_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_56_write <= grp_PE_fu_586_fifo_SA_O_0_0_0_write;
        else 
            fifo_SA_O_56_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_57_din <= grp_PE_fu_586_fifo_SA_O_0_0_1_din;

    fifo_SA_O_57_write_assign_proc : process(grp_PE_fu_586_fifo_SA_O_0_0_1_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_57_write <= grp_PE_fu_586_fifo_SA_O_0_0_1_write;
        else 
            fifo_SA_O_57_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_58_din <= grp_PE_fu_586_fifo_SA_O_0_0_2_din;

    fifo_SA_O_58_write_assign_proc : process(grp_PE_fu_586_fifo_SA_O_0_0_2_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_58_write <= grp_PE_fu_586_fifo_SA_O_0_0_2_write;
        else 
            fifo_SA_O_58_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_59_din <= grp_PE_fu_586_fifo_SA_O_0_0_3_din;

    fifo_SA_O_59_write_assign_proc : process(grp_PE_fu_586_fifo_SA_O_0_0_3_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_59_write <= grp_PE_fu_586_fifo_SA_O_0_0_3_write;
        else 
            fifo_SA_O_59_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_5_din <= grp_PE_fu_300_fifo_SA_O_0_0_1_din;

    fifo_SA_O_5_write_assign_proc : process(grp_PE_fu_300_fifo_SA_O_0_0_1_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_5_write <= grp_PE_fu_300_fifo_SA_O_0_0_1_write;
        else 
            fifo_SA_O_5_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_60_din <= grp_PE_fu_608_fifo_SA_O_0_0_0_din;

    fifo_SA_O_60_write_assign_proc : process(grp_PE_fu_608_fifo_SA_O_0_0_0_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_60_write <= grp_PE_fu_608_fifo_SA_O_0_0_0_write;
        else 
            fifo_SA_O_60_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_61_din <= grp_PE_fu_608_fifo_SA_O_0_0_1_din;

    fifo_SA_O_61_write_assign_proc : process(grp_PE_fu_608_fifo_SA_O_0_0_1_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_61_write <= grp_PE_fu_608_fifo_SA_O_0_0_1_write;
        else 
            fifo_SA_O_61_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_62_din <= grp_PE_fu_608_fifo_SA_O_0_0_2_din;

    fifo_SA_O_62_write_assign_proc : process(grp_PE_fu_608_fifo_SA_O_0_0_2_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_62_write <= grp_PE_fu_608_fifo_SA_O_0_0_2_write;
        else 
            fifo_SA_O_62_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_63_din <= grp_PE_fu_608_fifo_SA_O_0_0_3_din;

    fifo_SA_O_63_write_assign_proc : process(grp_PE_fu_608_fifo_SA_O_0_0_3_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_63_write <= grp_PE_fu_608_fifo_SA_O_0_0_3_write;
        else 
            fifo_SA_O_63_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_6_din <= grp_PE_fu_300_fifo_SA_O_0_0_2_din;

    fifo_SA_O_6_write_assign_proc : process(grp_PE_fu_300_fifo_SA_O_0_0_2_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_6_write <= grp_PE_fu_300_fifo_SA_O_0_0_2_write;
        else 
            fifo_SA_O_6_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_7_din <= grp_PE_fu_300_fifo_SA_O_0_0_3_din;

    fifo_SA_O_7_write_assign_proc : process(grp_PE_fu_300_fifo_SA_O_0_0_3_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_7_write <= grp_PE_fu_300_fifo_SA_O_0_0_3_write;
        else 
            fifo_SA_O_7_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_8_din <= grp_PE_fu_322_fifo_SA_O_0_0_0_din;

    fifo_SA_O_8_write_assign_proc : process(grp_PE_fu_322_fifo_SA_O_0_0_0_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_8_write <= grp_PE_fu_322_fifo_SA_O_0_0_0_write;
        else 
            fifo_SA_O_8_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_9_din <= grp_PE_fu_322_fifo_SA_O_0_0_1_din;

    fifo_SA_O_9_write_assign_proc : process(grp_PE_fu_322_fifo_SA_O_0_0_1_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_9_write <= grp_PE_fu_322_fifo_SA_O_0_0_1_write;
        else 
            fifo_SA_O_9_write <= ap_const_logic_0;
        end if; 
    end process;

    fifo_SA_O_din <= grp_PE_fu_278_fifo_SA_O_0_0_0_din;

    fifo_SA_O_write_assign_proc : process(grp_PE_fu_278_fifo_SA_O_0_0_0_write, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_O_write <= grp_PE_fu_278_fifo_SA_O_0_0_0_write;
        else 
            fifo_SA_O_write <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_W_10_read_assign_proc : process(grp_PE_fu_498_fifo_SA_W_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_W_10_read <= grp_PE_fu_498_fifo_SA_W_0_0_read;
        else 
            fifo_SA_W_10_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_W_11_read_assign_proc : process(grp_PE_fu_520_fifo_SA_W_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_W_11_read <= grp_PE_fu_520_fifo_SA_W_0_0_read;
        else 
            fifo_SA_W_11_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_W_12_read_assign_proc : process(grp_PE_fu_542_fifo_SA_W_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_W_12_read <= grp_PE_fu_542_fifo_SA_W_0_0_read;
        else 
            fifo_SA_W_12_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_W_13_read_assign_proc : process(grp_PE_fu_564_fifo_SA_W_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_W_13_read <= grp_PE_fu_564_fifo_SA_W_0_0_read;
        else 
            fifo_SA_W_13_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_W_14_read_assign_proc : process(grp_PE_fu_586_fifo_SA_W_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_W_14_read <= grp_PE_fu_586_fifo_SA_W_0_0_read;
        else 
            fifo_SA_W_14_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_W_15_read_assign_proc : process(grp_PE_fu_608_fifo_SA_W_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_W_15_read <= grp_PE_fu_608_fifo_SA_W_0_0_read;
        else 
            fifo_SA_W_15_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_W_1_read_assign_proc : process(grp_PE_fu_300_fifo_SA_W_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_W_1_read <= grp_PE_fu_300_fifo_SA_W_0_0_read;
        else 
            fifo_SA_W_1_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_W_2_read_assign_proc : process(grp_PE_fu_322_fifo_SA_W_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_W_2_read <= grp_PE_fu_322_fifo_SA_W_0_0_read;
        else 
            fifo_SA_W_2_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_W_3_read_assign_proc : process(grp_PE_fu_344_fifo_SA_W_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_W_3_read <= grp_PE_fu_344_fifo_SA_W_0_0_read;
        else 
            fifo_SA_W_3_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_W_4_read_assign_proc : process(grp_PE_fu_366_fifo_SA_W_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_W_4_read <= grp_PE_fu_366_fifo_SA_W_0_0_read;
        else 
            fifo_SA_W_4_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_W_5_read_assign_proc : process(grp_PE_fu_388_fifo_SA_W_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_W_5_read <= grp_PE_fu_388_fifo_SA_W_0_0_read;
        else 
            fifo_SA_W_5_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_W_6_read_assign_proc : process(grp_PE_fu_410_fifo_SA_W_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_W_6_read <= grp_PE_fu_410_fifo_SA_W_0_0_read;
        else 
            fifo_SA_W_6_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_W_7_read_assign_proc : process(grp_PE_fu_432_fifo_SA_W_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_W_7_read <= grp_PE_fu_432_fifo_SA_W_0_0_read;
        else 
            fifo_SA_W_7_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_W_8_read_assign_proc : process(grp_PE_fu_454_fifo_SA_W_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_W_8_read <= grp_PE_fu_454_fifo_SA_W_0_0_read;
        else 
            fifo_SA_W_8_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_W_9_read_assign_proc : process(grp_PE_fu_476_fifo_SA_W_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_W_9_read <= grp_PE_fu_476_fifo_SA_W_0_0_read;
        else 
            fifo_SA_W_9_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_W_read_assign_proc : process(grp_PE_fu_278_fifo_SA_W_0_0_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fifo_SA_W_read <= grp_PE_fu_278_fifo_SA_W_0_0_read;
        else 
            fifo_SA_W_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_PE_fu_278_ap_start <= grp_PE_fu_278_ap_start_reg;
    grp_PE_fu_300_ap_start <= grp_PE_fu_300_ap_start_reg;
    grp_PE_fu_322_ap_start <= grp_PE_fu_322_ap_start_reg;
    grp_PE_fu_344_ap_start <= grp_PE_fu_344_ap_start_reg;
    grp_PE_fu_366_ap_start <= grp_PE_fu_366_ap_start_reg;
    grp_PE_fu_388_ap_start <= grp_PE_fu_388_ap_start_reg;
    grp_PE_fu_410_ap_start <= grp_PE_fu_410_ap_start_reg;
    grp_PE_fu_432_ap_start <= grp_PE_fu_432_ap_start_reg;
    grp_PE_fu_454_ap_start <= grp_PE_fu_454_ap_start_reg;
    grp_PE_fu_476_ap_start <= grp_PE_fu_476_ap_start_reg;
    grp_PE_fu_498_ap_start <= grp_PE_fu_498_ap_start_reg;
    grp_PE_fu_520_ap_start <= grp_PE_fu_520_ap_start_reg;
    grp_PE_fu_542_ap_start <= grp_PE_fu_542_ap_start_reg;
    grp_PE_fu_564_ap_start <= grp_PE_fu_564_ap_start_reg;
    grp_PE_fu_586_ap_start <= grp_PE_fu_586_ap_start_reg;
    grp_PE_fu_608_ap_start <= grp_PE_fu_608_ap_start_reg;

    mode_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, mode_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mode_blk_n <= mode_empty_n;
        else 
            mode_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mode_c65_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, mode_c65_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mode_c65_blk_n <= mode_c65_full_n;
        else 
            mode_c65_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    mode_c65_din <= mode_dout;

    mode_c65_write_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mode_c65_write <= ap_const_logic_1;
        else 
            mode_c65_write <= ap_const_logic_0;
        end if; 
    end process;


    mode_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mode_read <= ap_const_logic_1;
        else 
            mode_read <= ap_const_logic_0;
        end if; 
    end process;


    num_a_sa_2_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, num_a_sa_2_loc_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            num_a_sa_2_loc_blk_n <= num_a_sa_2_loc_empty_n;
        else 
            num_a_sa_2_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    num_a_sa_2_loc_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, num_a_sa_2_loc_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            num_a_sa_2_loc_c_blk_n <= num_a_sa_2_loc_c_full_n;
        else 
            num_a_sa_2_loc_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    num_a_sa_2_loc_c_din <= num_a_sa_2_loc_dout;

    num_a_sa_2_loc_c_write_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            num_a_sa_2_loc_c_write <= ap_const_logic_1;
        else 
            num_a_sa_2_loc_c_write <= ap_const_logic_0;
        end if; 
    end process;


    num_a_sa_2_loc_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            num_a_sa_2_loc_read <= ap_const_logic_1;
        else 
            num_a_sa_2_loc_read <= ap_const_logic_0;
        end if; 
    end process;


    out_c_1_loc_c40_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, out_c_1_loc_c40_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_c_1_loc_c40_blk_n <= out_c_1_loc_c40_full_n;
        else 
            out_c_1_loc_c40_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_c_1_loc_c40_din <= p_read;

    out_c_1_loc_c40_write_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_c_1_loc_c40_write <= ap_const_logic_1;
        else 
            out_c_1_loc_c40_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
