Nitin Agrawal , Vijayan Prabhakaran , Ted Wobber , John D. Davis , Mark Manasse , Rina Panigrahy, Design tradeoffs for SSD performance, USENIX 2008 Annual Technical Conference on Annual Technical Conference, p.57-70, June 22-27, 2008, Boston, Massachusetts
Bez, R., Camerlenghi, E., Modelli, A., and Visconti, A. 2003. Introduction to Flash memory. Proc. IEEE 91, 489--502.
Blahut, R. 2003. Algebraic Codes for Data Transmission. Cambridge University Press.
Brewer, J. and Gill, M. 2007. Nonvolatile Memory Technologies with Emphasis on Flash. IEEE Whiley.
Yuan-Hao Chang , Jen-Wei Hsieh , Tei-Wei Kuo, Endurance enhancement of flash-memory storage systems: an efficient static wear leveling design, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278533]
Feng Chen , Tian Luo , Xiaodong Zhang, CAFTL: a content-aware flash translation layer enhancing the lifespan of flash memory based solid state drives, Proceedings of the 9th USENIX conference on File and stroage technologies, p.6-6, February 15-17, 2011, San Jose, California
Cagdas Dirik , Bruce Jacob, The performance of PC solid-state disks (SSDs) as a function of bandwidth, concurrency, device architecture, and system organization, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555790]
Duann, N. 2009. Error Correcting Techniques for Future NAND Flash Memory in SSD Applications. In Proceedings of the Flash Memory Summit.
Gregori, S., Cabrini, A., Khouri, O., and Torelli, G. 2003. On-chip error correcting techniques for new-generation flash memories. Proc. IEEE 91, 4, 602--616.
Aayush Gupta , Youngjae Kim , Bhuvan Urgaonkar, DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508271]
Aayush Gupta , Raghav Pisolkar , Bhuvan Urgaonkar , Anand Sivasubramaniam, Leveraging value locality in optimizing NAND flash-based SSDs, Proceedings of the 9th USENIX conference on File and stroage technologies, p.7-7, February 15-17, 2011, San Jose, California
Hp Lab. 2008. Cello99 Traces. http://tesla.hpl.hp.com/opensource/.
Hutsell, W., Bowen, J., and Ekker, N. 2008. Flash solid-state disk reliability. Tech. rep., Dynamic Solutions International.
Hwang, C., 2003. Nanotechnology enables a new memory growth model. Proc. IEEE 91, 11, 1765--1771.
Intel. 2010. Intel, Micron Introduce 25-Nanometer NAND - The Smallest, Most Advanced Process Technology in the Semiconductor Industry. http://www.intel.com/pressroom/archive/releases/20100201comp.htm.
Heeseung Jo , Jeong-Uk Kang , Seon-Yeong Park , Jin-Soo Kim , Joonwon Lee, FAB: flash-aware buffer management policy for portable media players, IEEE Transactions on Consumer Electronics, v.52 n.2, p.485-493, September 2006[doi>10.1109/TCE.2006.1649669]
William K. Josephson , Lars A. Bongo , David Flynn , Kai Li, DFS: a file system for virtualized flash storage, Proceedings of the 8th USENIX conference on File and storage technologies, p.7-7, February 23-26, 2010, San Jose, California
Asim Kadav , Mahesh Balakrishnan , Vijayan Prabhakaran , Dahlia Malkhi, Differential RAID: rethinking RAID for SSD reliability, ACM SIGOPS Operating Systems Review, v.44 n.1, January 2010[doi>10.1145/1740390.1740403]
Jeong-Uk Kang , Heeseung Jo , Jin-Soo Kim , Joonwon Lee, A superblock-based flash translation layer for NAND flash memory, Proceedings of the 6th ACM & IEEE International conference on Embedded software, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176887.1176911]
Sooyong Kang , Sungmin Park , Hoyoung Jung , Hyoki Shim , Jaehyuk Cha, Performance Trade-Offs in Using NVRAM Write Buffer for Flash Memory-Based Storage Devices, IEEE Transactions on Computers, v.58 n.6, p.744-758, June 2009[doi>10.1109/TC.2008.224]
Kavalanekar, S., Worthington, B., Zhang, Q., and Sharda, V. 2008. Characterization of Storage Workload Traces from Production Windows Servers. In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC'08).
Hyojun Kim , Seongjun Ahn, BPLRU: a buffer management scheme for improving random writes in flash storage, Proceedings of the 6th USENIX Conference on File and Storage Technologies, p.1-14, February 26-29, 2008, San Jose, California
Jesung Kim , Jong Min Kim , S. H. Noh , Sang Lyul Min , Yookun Cho, A space-efficient flash translation layer for CompactFlash systems, IEEE Transactions on Consumer Electronics, v.48 n.2, p.366-375, May 2002[doi>10.1109/TCE.2002.1010143]
Kryder, M. and Kim, C. 2009. After hard drives what comes next&quest; IEEE Trans. Magn. 45, 10.
Sungjin Lee , Keonsoo Ha , Kangwon Zhang , Jihong Kim , Junghwan Kim, FlexFS: a flexible flash file system for MLC NAND flash memory, Proceedings of the 2009 conference on USENIX Annual technical conference, p.9-9, June 14-19, 2009, San Diego, California
Sungjin Lee , Taejin Kim , Kyungho Kim , Jihong Kim, Lifetime management of flash-based SSDs using recovery-aware dynamic throttling, Proceedings of the 10th USENIX conference on File and Storage Technologies, p.26-26, February 14-17, 2012, San Jose, CA
Sang-Won Lee , Bongki Moon , Chanik Park, Advances in flash memory SSD technology for enterprise database applications, Proceedings of the 2009 ACM SIGMOD International Conference on Management of data, June 29-July 02, 2009, Providence, Rhode Island, USA[doi>10.1145/1559845.1559937]
Sungjin Lee , Dongkun Shin , Young-Jin Kim , Jihong Kim, LAST: locality-aware sector translation for NAND flash memory-based storage systems, ACM SIGOPS Operating Systems Review, v.42 n.6, October 2008[doi>10.1145/1453775.1453783]
Lee, S.-W., Choi, W.-K., and Park, D.-J. 2005. FAST: An FTL scheme with fully associative sector translations. In Proceedings of the USA-Korea Conference on Sciences, Technologies, & Entrepreneurship.
Yong-Goo Lee , Dawoon Jung , Dongwon Kang , Jin-Soo Kim, Î¼-FTL:: a memory-efficient flash translation layer supporting multiple mapping granularities, Proceedings of the 8th ACM international conference on Embedded software, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450058.1450063]
Li, Y., Lee, L., et al. 2009. A 16 Gb 3-bit per cell (X3) NAND flash memory on 56 nm technology with 8 MB/s write rate. IEEE J. Solid-State Circuits 44, 195--207.
Lin, S. and Costello, D. J. 1983. Error Control Coding: Fundamentals and Applications. Prentice Hall.
Ren-Shuo Liu , Chia-Lin Yang , Wei Wu, Optimizing NAND flash-based SSDs via retention relaxation, Proceedings of the 10th USENIX conference on File and Storage Technologies, p.11-11, February 14-17, 2012, San Jose, CA
Manning, C. 2010. Yet Another Flash File System.
Sang Lyul Min , Eyee Hyun Nam, Current trends in flash memory technology: invited paper, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118382]
Nitta, H., Kamigaichi, T., et al. 2009. Three bits per cell floating gate NAND flash memory technology for 30nm and beyond. In Proceedings of the IEEE International Reliability Physics Symposium. 307--310.
Alina Oprea , Ari Juels, A clean-slate look at disk scrubbing, Proceedings of the 8th USENIX conference on File and storage technologies, p.5-5, February 23-26, 2010, San Jose, California
Yangyang Pan , Guiqiang Dong , Tong Zhang, Exploiting memory device wear-out dynamics to improve NAND flash memory system performance, Proceedings of the 9th USENIX conference on File and stroage technologies, p.18-18, February 15-17, 2011, San Jose, California
Park, C., Talawar, P., Won, D., Jung, M., Im, J., Kim, S., and Choi. 2006a. A high performance controller for NAND flash-based solid state disk (NSSD). In Proceedings of the 21st IEEE Non-Volatile Semiconductor Memory Workshop. 17--20.
Park, K.-T., Kang, M., Kim, D., Hwang, S.-W., Choi, B. Y., Lee, Y.-T., Kim, C., and Kim, K. 2008. A zeroing cell-to-cell interference page architecture with temporary LSB storing and parallel MSB program scheme for MLC NAND flash memories. IEEE J. Solid-State Circuits 43, 919--928.
Seon-yeong Park , Dawoon Jung , Jeong-uk Kang , Jin-soo Kim , Joonwon Lee, CFLRU: a replacement algorithm for flash memory, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176789]
Red Hat. 2010. The journalling flash file system, version 2.
Mohit Saxena , Michael M. Swift , Yiying Zhang, FlashTier: a lightweight, consistent and durable storage cache, Proceedings of the 7th ACM european conference on Computer Systems, April 10-13, 2012, Bern, Switzerland[doi>10.1145/2168836.2168863]
Shin, Y. 2005. Non-volatile memory technologies for beyond 2010. In Proceedings of the Symposium on VLSI Circuits. 156--159.
Siewert, S. and Nelson, D. 2009. Solid state drive applications in storage and embedded systems. Intel Tech. J. 13, 1, 29--53.
Siliconsystems. 2005. Increasing flash solid state disk reliability. Tech. Rep.
Gokul Soundararajan , Vijayan Prabhakaran , Mahesh Balakrishnan , Ted Wobber, Extending SSD lifetimes with disk-based write caches, Proceedings of the 8th USENIX conference on File and storage technologies, p.8-8, February 23-26, 2010, San Jose, California
Storage Performance Council. 2010. SPC trace file format specification. http://traces.cs.umass. edu/index.php/Storage/Storage.
Jinsun Suk , Jaechun No, Performance Analysis of NAND Flash-Based SSD for Designing a Hybrid Filesystem, Proceedings of the 2009 11th IEEE International Conference on High Performance Computing and Communications, p.539-544, June 25-27, 2009[doi>10.1109/HPCC.2009.69]
Sun, F., Rose, K., and Zhang, T. 2006. On the use of strong bch codes for improving multilevel nand flash memory storage capacity. In Proceedings of the IEEE Workshop on Signal Processing Systems.
Sun, G., Joo, Y., Chen, Y., Niu, D., Xie, Y., Chen, Y., and Li, H. 2010. A hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement. In Proceedings of the International Symposium on High-Performance Computer Architecture. IEEE, 141--153.
Takeuchi, K. 2009. Novel co-design of NAND flash memory and NAND flash controller circuits for sub-30nm low-power high-speed solid-state drives (SSD). IEEE J. Solid-State Circuits 44, 4, 1227.
Takeuchi, K., Tanaka, T., and Nakamura, H. 1996. A double-level-Vth select gate array architecture for multilevel NAND flash memories. IEEE J. Solid-State Circuits 31, 602--609.
Trinh, C., Shibata, N., et al. 2009. A 5.6MB/s 64Gb 4b/Cell NAND Flash memory in 43nm CMOS. In Proceedings of the IEEE International Solid-State Circuits Conference. 246--247.
Tsmc. 2010. http://www.tsmc.com/english/dedicatedFoundry/technology/65nm.htm.
Chin-Hsien Wu , Tei-Wei Kuo, An adaptive two-level management for the flash translation layer in embedded systems, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233624]
Guanying Wu , Xubin He, Delta-FTL: improving SSD lifetime via exploiting content locality, Proceedings of the 7th ACM european conference on Computer Systems, April 10-13, 2012, Bern, Switzerland[doi>10.1145/2168836.2168862]
Guanying Wu , Xubin He , Ben Eckart, An adaptive write buffer management scheme for flash-based SSDs, ACM Transactions on Storage (TOS), v.8 n.1, p.1-24, February 2012[doi>10.1145/2093139.2093140]
Guanying Wu , Xubin He , Ningde Xie , Tong Zhang, DiffECC: Improving SSD Read Performance Using Differentiated Error Correction Coding Schemes, Proceedings of the 2010 IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems, p.57-66, August 17-19, 2010[doi>10.1109/MASCOTS.2010.15]
Qing Yang , Jin Ren, I-CASH: Intelligently Coupled Array of SSD and HDD, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.278-289, February 12-16, 2011
