Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct  4 09:34:53 2022
| Host         : CAPSTONE-EE11830 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
| Design       : top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Synthesized
-----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------+--------+------------+------------+---------+------+-----+--------+--------+------------+
| Instance | Module | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------+--------+------------+------------+---------+------+-----+--------+--------+------------+
| top      |  (top) |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
+----------+--------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


