WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1268838 cumulative IPC: 3.941 (Simulation time: 00 hr 00 min 11 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1268838 cumulative IPC: 3.941 (Simulation time: 00 hr 00 min 11 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 3562845 heartbeat IPC: 2.807 cumulative IPC: 2.18 (Simulation time: 00 hr 00 min 28 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 2294008 cumulative IPC: 2.18 (Simulation time: 00 hr 00 min 28 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 2294008 cumulative IPC: 2.18 (Simulation time: 00 hr 00 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/wrf_1212B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.18 instructions: 5000002 cycles: 2294008
CPU 0 Branch Prediction Accuracy: 94.15% MPKI: 10.39 Average ROB Occupancy at Mispredict: 62.91
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.03
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 1.37

LLC TOTAL        ACCESS:       6149 HIT:       2053 MISS:       4096
LLC LOAD         ACCESS:       4150 HIT:        139 MISS:       4011
LLC RFO          ACCESS:         54 HIT:          6 MISS:         48
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       1887 HIT:       1887 MISS:          0
LLC TRANSLATION  ACCESS:         58 HIT:         21 MISS:         37
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 649.1 cycles
cpu0_DTLB TOTAL        ACCESS:    1265632 HIT:    1236089 MISS:      29543
cpu0_DTLB LOAD         ACCESS:    1265632 HIT:    1236089 MISS:      29543
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 3.671 cycles
cpu0_ITLB TOTAL        ACCESS:      95332 HIT:      95332 MISS:          0
cpu0_ITLB LOAD         ACCESS:      95332 HIT:      95332 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1748209 HIT:    1614325 MISS:     133884
cpu0_L1D LOAD         ACCESS:     952791 HIT:     896905 MISS:      55886
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     795358 HIT:     717420 MISS:      77938
cpu0_L1D TRANSLATION  ACCESS:         60 HIT:          0 MISS:         60
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 28.06 cycles
cpu0_L1I TOTAL        ACCESS:     114794 HIT:     110400 MISS:       4394
cpu0_L1I LOAD         ACCESS:     114794 HIT:     110400 MISS:       4394
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 6.261 cycles
cpu0_L2C TOTAL        ACCESS:     134081 HIT:     129817 MISS:       4264
cpu0_L2C LOAD         ACCESS:      57328 HIT:      53178 MISS:       4150
cpu0_L2C RFO          ACCESS:      29456 HIT:      29402 MISS:         54
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      47237 HIT:      47235 MISS:          2
cpu0_L2C TRANSLATION  ACCESS:         60 HIT:          2 MISS:         58
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 644.5 cycles
cpu0_STLB TOTAL        ACCESS:      13115 HIT:      13055 MISS:         60
cpu0_STLB LOAD         ACCESS:      13115 HIT:      13055 MISS:         60
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1152 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1883
  ROW_BUFFER_MISS:       2213
 AVG DBUS CONGESTED CYCLE: 3.822
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
