{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425533221484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425533221484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 04 21:27:01 2015 " "Processing started: Wed Mar 04 21:27:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425533221484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425533221484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425533221484 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1425533221687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425533229836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425533229836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.bdf" "" { Schematic "C:/Users/johnn_000/Desktop/powerloop/141lab2/lab2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425533229836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425533229836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425533229836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425533229836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425533229836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425533229836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_testbench " "Found entity 1: alu_testbench" {  } { { "alu_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/alu_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425533229836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425533229836 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fetch_unit.sv(17) " "Verilog HDL information at fetch_unit.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "fetch_unit.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1425533229836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Found entity 1: fetch_unit" {  } { { "fetch_unit.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "rom.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_unit_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch_unit_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit_testbench " "Found entity 1: fetch_unit_testbench" {  } { { "fetch_unit_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_testbench " "Found entity 1: rom_testbench" {  } { { "rom_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/rom_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.sv " "Entity \"mux\" obtained from \"mux.sv\" instead of from Quartus II megafunction library" {  } { { "mux.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_with_init " "Found entity 1: single_port_ram_with_init" {  } { { "datamem.v" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/datamem.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "totaltestbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file totaltestbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 totalTestbench " "Found entity 1: totalTestbench" {  } { { "totalTestBench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/totalTestBench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifid.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "IFID.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/IFID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddetector.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazarddetector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazardDetector " "Found entity 1: hazardDetector" {  } { { "hazardDetector.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/hazardDetector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idex.sv 1 1 " "Found 1 design units, including 1 entities, in source file idex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IDEX " "Found entity 1: IDEX" {  } { { "IDEX.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/IDEX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file exmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEM " "Found entity 1: EXMEM" {  } { { "EXMEM.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/EXMEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memwb.sv 1 1 " "Found 1 design units, including 1 entities, in source file memwb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWB " "Found entity 1: MEMWB" {  } { { "MEMWB.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/MEMWB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_0 fetch_unit_testbench.sv(31) " "Verilog HDL Implicit Net warning at fetch_unit_testbench.sv(31): created implicit net for \"SYNTHESIZED_WIRE_0\"" {  } { { "fetch_unit_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_1 fetch_unit_testbench.sv(32) " "Verilog HDL Implicit Net warning at fetch_unit_testbench.sv(32): created implicit net for \"SYNTHESIZED_WIRE_1\"" {  } { { "fetch_unit_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_29 fetch_unit_testbench.sv(33) " "Verilog HDL Implicit Net warning at fetch_unit_testbench.sv(33): created implicit net for \"SYNTHESIZED_WIRE_29\"" {  } { { "fetch_unit_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_30 fetch_unit_testbench.sv(35) " "Verilog HDL Implicit Net warning at fetch_unit_testbench.sv(35): created implicit net for \"SYNTHESIZED_WIRE_30\"" {  } { { "fetch_unit_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_31 fetch_unit_testbench.sv(41) " "Verilog HDL Implicit Net warning at fetch_unit_testbench.sv(41): created implicit net for \"SYNTHESIZED_WIRE_31\"" {  } { { "fetch_unit_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_6 fetch_unit_testbench.sv(42) " "Verilog HDL Implicit Net warning at fetch_unit_testbench.sv(42): created implicit net for \"SYNTHESIZED_WIRE_6\"" {  } { { "fetch_unit_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_7 fetch_unit_testbench.sv(43) " "Verilog HDL Implicit Net warning at fetch_unit_testbench.sv(43): created implicit net for \"SYNTHESIZED_WIRE_7\"" {  } { { "fetch_unit_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_12 fetch_unit_testbench.sv(44) " "Verilog HDL Implicit Net warning at fetch_unit_testbench.sv(44): created implicit net for \"SYNTHESIZED_WIRE_12\"" {  } { { "fetch_unit_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_23 fetch_unit_testbench.sv(46) " "Verilog HDL Implicit Net warning at fetch_unit_testbench.sv(46): created implicit net for \"SYNTHESIZED_WIRE_23\"" {  } { { "fetch_unit_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_8 fetch_unit_testbench.sv(50) " "Verilog HDL Implicit Net warning at fetch_unit_testbench.sv(50): created implicit net for \"SYNTHESIZED_WIRE_8\"" {  } { { "fetch_unit_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_32 fetch_unit_testbench.sv(51) " "Verilog HDL Implicit Net warning at fetch_unit_testbench.sv(51): created implicit net for \"SYNTHESIZED_WIRE_32\"" {  } { { "fetch_unit_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_22 fetch_unit_testbench.sv(55) " "Verilog HDL Implicit Net warning at fetch_unit_testbench.sv(55): created implicit net for \"SYNTHESIZED_WIRE_22\"" {  } { { "fetch_unit_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_13 fetch_unit_testbench.sv(62) " "Verilog HDL Implicit Net warning at fetch_unit_testbench.sv(62): created implicit net for \"SYNTHESIZED_WIRE_13\"" {  } { { "fetch_unit_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_14 fetch_unit_testbench.sv(63) " "Verilog HDL Implicit Net warning at fetch_unit_testbench.sv(63): created implicit net for \"SYNTHESIZED_WIRE_14\"" {  } { { "fetch_unit_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_33 fetch_unit_testbench.sv(64) " "Verilog HDL Implicit Net warning at fetch_unit_testbench.sv(64): created implicit net for \"SYNTHESIZED_WIRE_33\"" {  } { { "fetch_unit_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_16 fetch_unit_testbench.sv(65) " "Verilog HDL Implicit Net warning at fetch_unit_testbench.sv(65): created implicit net for \"SYNTHESIZED_WIRE_16\"" {  } { { "fetch_unit_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_17 fetch_unit_testbench.sv(66) " "Verilog HDL Implicit Net warning at fetch_unit_testbench.sv(66): created implicit net for \"SYNTHESIZED_WIRE_17\"" {  } { { "fetch_unit_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_18 fetch_unit_testbench.sv(67) " "Verilog HDL Implicit Net warning at fetch_unit_testbench.sv(67): created implicit net for \"SYNTHESIZED_WIRE_18\"" {  } { { "fetch_unit_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_19 fetch_unit_testbench.sv(68) " "Verilog HDL Implicit Net warning at fetch_unit_testbench.sv(68): created implicit net for \"SYNTHESIZED_WIRE_19\"" {  } { { "fetch_unit_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_20 fetch_unit_testbench.sv(69) " "Verilog HDL Implicit Net warning at fetch_unit_testbench.sv(69): created implicit net for \"SYNTHESIZED_WIRE_20\"" {  } { { "fetch_unit_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_27 fetch_unit_testbench.sv(78) " "Verilog HDL Implicit Net warning at fetch_unit_testbench.sv(78): created implicit net for \"SYNTHESIZED_WIRE_27\"" {  } { { "fetch_unit_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_28 fetch_unit_testbench.sv(83) " "Verilog HDL Implicit Net warning at fetch_unit_testbench.sv(83): created implicit net for \"SYNTHESIZED_WIRE_28\"" {  } { { "fetch_unit_testbench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk totalTestBench.sv(32) " "Verilog HDL Implicit Net warning at totalTestBench.sv(32): created implicit net for \"clk\"" {  } { { "totalTestBench.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/totalTestBench.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533229851 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register_file " "Elaborating entity \"register_file\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1425533229914 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "label_registers register_file.sv(19) " "Verilog HDL or VHDL warning at register_file.sv(19): object \"label_registers\" assigned a value but never read" {  } { { "register_file.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/register_file.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1425533230008 "|register_file"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1425533231633 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/johnn_000/Desktop/powerloop/141lab2/output_files/lab2.map.smsg " "Generated suppressed messages file C:/Users/johnn_000/Desktop/powerloop/141lab2/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1425533232476 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1425533232820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533232820 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "label_write " "No output dependent on input pin \"label_write\"" {  } { { "register_file.sv" "" { Text "C:/Users/johnn_000/Desktop/powerloop/141lab2/register_file.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425533233539 "|register_file|label_write"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1425533233539 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "180 " "Implemented 180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1425533233539 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1425533233539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1425533233539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1425533233539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "612 " "Peak virtual memory: 612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425533233554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 04 21:27:13 2015 " "Processing ended: Wed Mar 04 21:27:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425533233554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425533233554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425533233554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425533233554 ""}
