// Seed: 3870197256
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9 = 1;
endmodule
module module_1 (
    output wire id_0,
    input tri id_1
    , id_21, id_22,
    output uwire id_2,
    input wire id_3,
    input supply1 id_4,
    input tri id_5,
    input uwire id_6,
    output uwire id_7,
    input wor id_8,
    input tri id_9
    , id_23,
    output supply0 id_10,
    input tri id_11,
    output tri0 id_12,
    input wor id_13,
    output wire id_14,
    input wire id_15,
    input tri0 id_16,
    input tri0 id_17,
    output tri id_18,
    output tri0 id_19
);
  wor id_24 = 1;
  xor (
      id_19,
      id_13,
      id_17,
      id_4,
      id_26,
      id_6,
      id_11,
      id_3,
      id_15,
      id_28,
      id_22,
      id_9,
      id_5,
      id_8,
      id_16,
      id_27
  );
  wire id_25;
  wire id_26;
  wire id_27;
  wire id_28;
  module_0(
      id_23, id_26, id_26, id_25, id_21, id_22, id_28, id_21
  );
  wire id_29, id_30;
  assign id_0  = id_9;
  assign id_23 = 1;
  wire id_31;
  wire id_32;
endmodule
