TimeQuest Timing Analyzer report for DE2_115
Mon Jan 17 17:24:38 2022
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 16. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 17. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 21. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 22. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 25. Slow 1200mV 85C Model Recovery: 'pll0|altpll_0|sd1|pll7|clk[0]'
 26. Slow 1200mV 85C Model Recovery: 'CLOCK2_50'
 27. Slow 1200mV 85C Model Removal: 'pll0|altpll_0|sd1|pll7|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'CLOCK2_50'
 29. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[0]'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'AUD_BCLK'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. Output Enable Times
 45. Minimum Output Enable Times
 46. Output Disable Times
 47. Minimum Output Disable Times
 48. Slow 1200mV 85C Model Metastability Summary
 49. Slow 1200mV 0C Model Fmax Summary
 50. Slow 1200mV 0C Model Setup Summary
 51. Slow 1200mV 0C Model Hold Summary
 52. Slow 1200mV 0C Model Recovery Summary
 53. Slow 1200mV 0C Model Removal Summary
 54. Slow 1200mV 0C Model Minimum Pulse Width Summary
 55. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[0]'
 57. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 58. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
 59. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 60. Slow 1200mV 0C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[0]'
 61. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 62. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
 63. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 65. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 67. Slow 1200mV 0C Model Recovery: 'pll0|altpll_0|sd1|pll7|clk[0]'
 68. Slow 1200mV 0C Model Recovery: 'CLOCK2_50'
 69. Slow 1200mV 0C Model Removal: 'pll0|altpll_0|sd1|pll7|clk[0]'
 70. Slow 1200mV 0C Model Removal: 'CLOCK2_50'
 71. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 72. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[0]'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'AUD_BCLK'
 80. Setup Times
 81. Hold Times
 82. Clock to Output Times
 83. Minimum Clock to Output Times
 84. Propagation Delay
 85. Minimum Propagation Delay
 86. Output Enable Times
 87. Minimum Output Enable Times
 88. Output Disable Times
 89. Minimum Output Disable Times
 90. Slow 1200mV 0C Model Metastability Summary
 91. Fast 1200mV 0C Model Setup Summary
 92. Fast 1200mV 0C Model Hold Summary
 93. Fast 1200mV 0C Model Recovery Summary
 94. Fast 1200mV 0C Model Removal Summary
 95. Fast 1200mV 0C Model Minimum Pulse Width Summary
 96. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 97. Fast 1200mV 0C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[0]'
 98. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[3]'
 99. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
100. Fast 1200mV 0C Model Setup: 'CLOCK_50'
101. Fast 1200mV 0C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[0]'
102. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
103. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[3]'
104. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
105. Fast 1200mV 0C Model Hold: 'CLOCK_50'
106. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
107. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[3]'
108. Fast 1200mV 0C Model Recovery: 'pll0|altpll_0|sd1|pll7|clk[0]'
109. Fast 1200mV 0C Model Recovery: 'CLOCK2_50'
110. Fast 1200mV 0C Model Removal: 'pll0|altpll_0|sd1|pll7|clk[0]'
111. Fast 1200mV 0C Model Removal: 'CLOCK2_50'
112. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
113. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[3]'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
117. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
118. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[0]'
119. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[3]'
120. Fast 1200mV 0C Model Minimum Pulse Width: 'AUD_BCLK'
121. Setup Times
122. Hold Times
123. Clock to Output Times
124. Minimum Clock to Output Times
125. Propagation Delay
126. Minimum Propagation Delay
127. Output Enable Times
128. Minimum Output Enable Times
129. Output Disable Times
130. Minimum Output Disable Times
131. Fast 1200mV 0C Model Metastability Summary
132. Multicorner Timing Analysis Summary
133. Setup Times
134. Hold Times
135. Clock to Output Times
136. Minimum Clock to Output Times
137. Propagation Delay
138. Minimum Propagation Delay
139. Board Trace Model Assignments
140. Input Transition Times
141. Signal Integrity Metrics (Slow 1200mv 0c Model)
142. Signal Integrity Metrics (Slow 1200mv 85c Model)
143. Signal Integrity Metrics (Fast 1200mv 0c Model)
144. Setup Transfers
145. Hold Transfers
146. Recovery Transfers
147. Removal Transfers
148. Report TCCS
149. Report RSKM
150. Unconstrained Paths
151. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; DE2_115                                             ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.84        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  21.1%      ;
;     Processors 5-8         ;   5.3%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                     ;
+-----------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                 ; Status ; Read at                  ;
+-----------------------------------------------------------------------------------------------+--------+--------------------------+
; fp_qsys/synthesis/submodules/altera_reset_controller.sdc                                      ; OK     ; Mon Jan 17 17:24:22 2022 ;
; src/DE2_115/DE2_115.sdc                                                                       ; OK     ; Mon Jan 17 17:24:22 2022 ;
; c:/users/user/desktop/dclab/finalproject/db/ip/fp_qsys/submodules/altera_reset_controller.sdc ; OK     ; Mon Jan 17 17:24:22 2022 ;
+-----------------------------------------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; AUD_BCLK                                       ; Base      ; 83.000 ; 12.05 MHz ; 0.000  ; 41.500 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { AUD_BCLK }                                       ;
; CLOCK2_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK2_50 }                                      ;
; CLOCK3_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK3_50 }                                      ;
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK_50 }                                       ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK_50  ; pll0|altpll_0|sd1|pll7|inclk[0]                  ; { pll0|altpll_0|sd1|pll7|clk[0] }                  ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[0] } ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[1] } ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[2] } ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[3] } ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                            ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                                          ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; 44.12 MHz  ; 44.12 MHz       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;                                                               ;
; 79.04 MHz  ; 79.04 MHz       ; u6|altpll_component|auto_generated|pll1|clk[3] ;                                                               ;
; 137.7 MHz  ; 137.7 MHz       ; u6|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 203.71 MHz ; 203.71 MHz      ; CLOCK2_50                                      ;                                                               ;
; 780.64 MHz ; 250.0 MHz       ; CLOCK_50                                       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.044  ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 10.834 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 13.674 ; 0.000         ;
; CLOCK2_50                                      ; 15.091 ; 0.000         ;
; CLOCK_50                                       ; 18.719 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 0.276 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.351 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.385 ; 0.000         ;
; CLOCK2_50                                      ; 0.401 ; 0.000         ;
; CLOCK_50                                       ; 0.403 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 3.183  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 13.135 ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 13.422 ; 0.000         ;
; CLOCK2_50                                      ; 14.410 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 1.371 ; 0.000         ;
; CLOCK2_50                                      ; 1.939 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.976 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 4.998 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.690  ; 0.000         ;
; CLOCK2_50                                      ; 9.755  ; 0.000         ;
; CLOCK_50                                       ; 9.759  ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 19.698 ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 19.707 ; 0.000         ;
; AUD_BCLK                                       ; 78.790 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.044 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.145     ; 4.759      ;
; 2.044 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.145     ; 4.759      ;
; 2.075 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 4.729      ;
; 2.075 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 4.729      ;
; 2.075 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 4.729      ;
; 2.075 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 4.729      ;
; 2.075 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 4.729      ;
; 2.075 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 4.729      ;
; 2.081 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 4.723      ;
; 2.081 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 4.723      ;
; 2.081 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 4.723      ;
; 2.081 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 4.723      ;
; 2.081 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 4.723      ;
; 2.238 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.146     ; 4.564      ;
; 2.238 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.146     ; 4.564      ;
; 2.291 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.145     ; 4.512      ;
; 2.294 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[4]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.146     ; 4.508      ;
; 2.294 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[5]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.146     ; 4.508      ;
; 2.294 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[6]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.146     ; 4.508      ;
; 2.664 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mWR        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.148     ; 4.136      ;
; 2.664 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|WR_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.148     ; 4.136      ;
; 2.664 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.148     ; 4.136      ;
; 2.703 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|RD_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.148     ; 4.097      ;
; 2.703 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mRD        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.148     ; 4.097      ;
; 2.703 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|RD_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.148     ; 4.097      ;
; 2.738 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 7.162      ;
; 2.794 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 7.107      ;
; 2.825 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 7.075      ;
; 2.837 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 7.061      ;
; 2.877 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 7.023      ;
; 2.893 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.006      ;
; 2.924 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.974      ;
; 2.929 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[2] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.971      ;
; 2.930 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[0] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.971      ;
; 2.938 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mLENGTH[6] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.149     ; 3.861      ;
; 2.950 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.950      ;
; 2.976 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.922      ;
; 3.004 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[1] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.897      ;
; 3.006 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.895      ;
; 3.007 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[5] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.893      ;
; 3.024 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.875      ;
; 3.028 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[2] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.870      ;
; 3.034 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[0] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.865      ;
; 3.037 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.863      ;
; 3.056 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.842      ;
; 3.059 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.841      ;
; 3.061 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[2] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.840      ;
; 3.069 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.831      ;
; 3.074 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.825      ;
; 3.074 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.825      ;
; 3.080 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.820      ;
; 3.089 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3] ; SDram_Control_new:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.811      ;
; 3.093 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[4] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.807      ;
; 3.103 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[1] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.796      ;
; 3.105 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.795      ;
; 3.105 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.795      ;
; 3.105 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.795      ;
; 3.105 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.795      ;
; 3.105 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.795      ;
; 3.106 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[5] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.792      ;
; 3.111 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.789      ;
; 3.111 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.789      ;
; 3.111 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.788      ;
; 3.112 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.787      ;
; 3.115 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.786      ;
; 3.117 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[0] ; SDram_Control_new:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.784      ;
; 3.125 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.776      ;
; 3.130 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.770      ;
; 3.130 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.770      ;
; 3.136 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[3] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.765      ;
; 3.141 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[2] ; SDram_Control_new:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.759      ;
; 3.143 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.755      ;
; 3.146 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.754      ;
; 3.156 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.744      ;
; 3.161 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.738      ;
; 3.161 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.738      ;
; 3.161 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.740      ;
; 3.161 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.740      ;
; 3.161 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.740      ;
; 3.161 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.740      ;
; 3.161 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.740      ;
; 3.163 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3] ; SDram_Control_new:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.736      ;
; 3.165 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[2] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.734      ;
; 3.167 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.734      ;
; 3.167 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.734      ;
; 3.187 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.711      ;
; 3.192 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[4] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.706      ;
; 3.192 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[4] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.709      ;
; 3.192 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.708      ;
; 3.192 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.708      ;
; 3.192 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.708      ;
; 3.192 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.708      ;
; 3.192 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.708      ;
; 3.195 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3] ; SDram_Control_new:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.703      ;
; 3.198 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3] ; SDram_Control_new:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.702      ;
; 3.198 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.702      ;
; 3.198 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.702      ;
; 3.208 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3] ; SDram_Control_new:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.692      ;
; 3.213 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3] ; SDram_Control_new:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.686      ;
; 3.213 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3] ; SDram_Control_new:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.686      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------+--------------+------------+------------+
; 10.834 ; Debounce:deb2|neg_r                                                                                    ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.175     ; 5.939      ;
; 11.209 ; Debounce:deb2|neg_r                                                                                    ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.175     ; 5.564      ;
; 11.476 ; Debounce:deb1|neg_r                                                                                    ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.175     ; 5.297      ;
; 11.515 ; Debounce:deb2|neg_r                                                                                    ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.175     ; 5.258      ;
; 12.008 ; VGA_Controller:u1|V_Cont[4]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 7.446      ;
; 12.093 ; Debounce:deb1|neg_r                                                                                    ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.175     ; 4.680      ;
; 12.164 ; Debounce:deb2|neg_r                                                                                    ; TOP:top1|enable_r                                                                                                                                                                                                    ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.172     ; 4.612      ;
; 12.244 ; Debounce:deb1|neg_r                                                                                    ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.175     ; 4.529      ;
; 12.292 ; VGA_Controller:u1|V_Cont[6]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 7.162      ;
; 12.348 ; VGA_Controller:u1|V_Cont[2]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 7.106      ;
; 12.353 ; VGA_Controller:u1|V_Cont[3]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 7.101      ;
; 12.405 ; VGA_Controller:u1|V_Cont[12]                                                                           ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 7.049      ;
; 12.459 ; VGA_Controller:u1|V_Cont[5]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 6.995      ;
; 12.600 ; Debounce:deb1|neg_r                                                                                    ; TOP:top1|state_r[3]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.172     ; 4.176      ;
; 12.646 ; Debounce:deb2|neg_r                                                                                    ; TOP:top1|state_r[3]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.172     ; 4.130      ;
; 12.656 ; VGA_Controller:u1|V_Cont[8]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 6.798      ;
; 12.672 ; VGA_Controller:u1|V_Cont[4]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 6.782      ;
; 12.720 ; VGA_Controller:u1|V_Cont[11]                                                                           ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 6.734      ;
; 12.724 ; VGA_Controller:u1|V_Cont[10]                                                                           ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 6.730      ;
; 12.780 ; VGA_Controller:u1|V_Cont[7]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 6.674      ;
; 12.925 ; VGA_Controller:u1|V_Cont[0]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 6.529      ;
; 12.991 ; VGA_Controller:u1|V_Cont[4]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 6.463      ;
; 13.005 ; VGA_Controller:u1|V_Cont[6]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 6.449      ;
; 13.022 ; VGA_Controller:u1|V_Cont[3]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 6.432      ;
; 13.061 ; VGA_Controller:u1|V_Cont[2]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 6.393      ;
; 13.064 ; VGA_Controller:u1|V_Cont[1]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 6.390      ;
; 13.086 ; VGA_Controller:u1|V_Cont[12]                                                                           ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 6.368      ;
; 13.171 ; VGA_Controller:u1|V_Cont[5]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 6.283      ;
; 13.304 ; VGA_Controller:u1|V_Cont[9]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 6.150      ;
; 13.336 ; VGA_Controller:u1|V_Cont[6]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 6.118      ;
; 13.341 ; VGA_Controller:u1|V_Cont[3]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 6.113      ;
; 13.349 ; VGA_Controller:u1|V_Cont[8]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 6.105      ;
; 13.398 ; VGA_Controller:u1|V_Cont[10]                                                                           ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 6.056      ;
; 13.405 ; VGA_Controller:u1|V_Cont[12]                                                                           ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 6.049      ;
; 13.421 ; VGA_Controller:u1|V_Cont[2]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 6.033      ;
; 13.433 ; VGA_Controller:u1|V_Cont[11]                                                                           ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 6.021      ;
; 13.466 ; VGA_Controller:u1|V_Cont[7]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 5.988      ;
; 13.490 ; VGA_Controller:u1|V_Cont[5]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 5.964      ;
; 13.560 ; VGA_Controller:u1|H_Cont[11]                                                                           ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.412     ; 5.886      ;
; 13.571 ; VGA_Controller:u1|V_Cont[0]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 5.883      ;
; 13.668 ; VGA_Controller:u1|V_Cont[8]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 5.786      ;
; 13.717 ; VGA_Controller:u1|V_Cont[10]                                                                           ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 5.737      ;
; 13.724 ; VGA_Controller:u1|H_Cont[8]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.413     ; 5.721      ;
; 13.777 ; VGA_Controller:u1|V_Cont[1]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 5.677      ;
; 13.785 ; VGA_Controller:u1|V_Cont[7]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 5.669      ;
; 13.793 ; VGA_Controller:u1|V_Cont[11]                                                                           ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 5.661      ;
; 13.844 ; VGA_Controller:u1|H_Cont[9]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.413     ; 5.601      ;
; 13.890 ; VGA_Controller:u1|V_Cont[0]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 5.564      ;
; 13.892 ; VGA_Controller:u1|H_Cont[12]                                                                           ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.412     ; 5.554      ;
; 13.895 ; VGA_Controller:u1|H_Cont[10]                                                                           ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.412     ; 5.551      ;
; 13.945 ; VGA_Controller:u1|V_Cont[9]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 5.509      ;
; 14.118 ; VGA_Controller:u1|V_Cont[1]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 5.336      ;
; 14.129 ; VGA_Controller:u1|H_Cont[5]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.413     ; 5.316      ;
; 14.204 ; VGA_Controller:u1|H_Cont[11]                                                                           ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.412     ; 5.242      ;
; 14.264 ; VGA_Controller:u1|V_Cont[9]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.404     ; 5.190      ;
; 14.345 ; VGA_Controller:u1|H_Cont[4]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.413     ; 5.100      ;
; 14.350 ; VGA_Controller:u1|H_Cont[7]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.413     ; 5.095      ;
; 14.437 ; VGA_Controller:u1|H_Cont[8]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.413     ; 5.008      ;
; 14.461 ; VGA_Controller:u1|H_Cont[6]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.413     ; 4.984      ;
; 14.523 ; VGA_Controller:u1|H_Cont[11]                                                                           ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.412     ; 4.923      ;
; 14.537 ; VGA_Controller:u1|H_Cont[10]                                                                           ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.412     ; 4.909      ;
; 14.557 ; VGA_Controller:u1|H_Cont[9]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.413     ; 4.888      ;
; 14.605 ; VGA_Controller:u1|H_Cont[12]                                                                           ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.412     ; 4.841      ;
; 14.797 ; VGA_Controller:u1|H_Cont[8]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.413     ; 4.648      ;
; 14.856 ; VGA_Controller:u1|H_Cont[10]                                                                           ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.412     ; 4.590      ;
; 14.887 ; VGA_Controller:u1|H_Cont[5]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.413     ; 4.558      ;
; 14.917 ; VGA_Controller:u1|H_Cont[9]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.413     ; 4.528      ;
; 14.964 ; VGA_Controller:u1|H_Cont[12]                                                                           ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.412     ; 4.482      ;
; 15.047 ; VGA_Controller:u1|H_Cont[7]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.413     ; 4.398      ;
; 15.092 ; VGA_Controller:u1|H_Cont[5]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.413     ; 4.353      ;
; 15.103 ; VGA_Controller:u1|H_Cont[4]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.413     ; 4.342      ;
; 15.219 ; VGA_Controller:u1|H_Cont[6]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.413     ; 4.226      ;
; 15.308 ; VGA_Controller:u1|H_Cont[4]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.413     ; 4.137      ;
; 15.366 ; VGA_Controller:u1|H_Cont[7]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.413     ; 4.079      ;
; 15.424 ; VGA_Controller:u1|H_Cont[6]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.413     ; 4.021      ;
; 17.336 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_2|sipo:bit3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.319      ; 23.021     ;
; 17.345 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_1|sipo:bit0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.316      ; 23.009     ;
; 17.399 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_2|sipo:bit0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.319      ; 22.958     ;
; 17.403 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][3][2] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.316      ; 22.951     ;
; 17.462 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][3][1] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.316      ; 22.892     ;
; 17.496 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][3][0] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.316      ; 22.858     ;
; 17.541 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_1|sipo:bit2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.316      ; 22.813     ;
; 17.555 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][3][4] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.316      ; 22.799     ;
; 17.568 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_1|sipo:bit6|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.316      ; 22.786     ;
; 17.576 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_2|sipo:bit2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.319      ; 22.781     ;
; 17.598 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][3][3] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.316      ; 22.756     ;
; 17.599 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][2][4] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.319      ; 22.758     ;
; 17.617 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_1|sipo:bit4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.316      ; 22.737     ;
; 17.621 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_1|sipo:bit1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.316      ; 22.733     ;
; 17.651 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_2|sipo:bit1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.319      ; 22.706     ;
; 17.663 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][3][6] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.316      ; 22.691     ;
; 17.713 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][2][5] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.319      ; 22.644     ;
; 17.716 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][2][0] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.319      ; 22.641     ;
; 17.751 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][3][5] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.316      ; 22.603     ;
; 17.759 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_1|sipo:bit3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.316      ; 22.595     ;
; 17.833 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_1|sipo:bit5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.316      ; 22.521     ;
; 17.838 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][2][1] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.319      ; 22.519     ;
; 17.846 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_2|sipo:bit4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.319      ; 22.511     ;
; 17.857 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][2][2] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.319      ; 22.500     ;
; 17.914 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_4|sipo:bit0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.303      ; 22.427     ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 13.674 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.429     ; 5.895      ;
; 13.674 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.429     ; 5.895      ;
; 13.813 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 5.748      ;
; 13.815 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 5.746      ;
; 13.819 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 5.742      ;
; 13.833 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 5.728      ;
; 13.835 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 5.726      ;
; 13.839 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 5.722      ;
; 14.053 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.427     ; 5.518      ;
; 14.180 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.430     ; 5.388      ;
; 14.180 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.430     ; 5.388      ;
; 14.232 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.429     ; 5.337      ;
; 14.248 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.427     ; 5.323      ;
; 14.249 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.427     ; 5.322      ;
; 14.250 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.427     ; 5.321      ;
; 14.250 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.429     ; 5.319      ;
; 14.250 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.429     ; 5.319      ;
; 14.311 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.427     ; 5.260      ;
; 14.312 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.427     ; 5.259      ;
; 14.316 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.427     ; 5.255      ;
; 14.344 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.427     ; 5.227      ;
; 14.345 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.427     ; 5.226      ;
; 14.346 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.427     ; 5.225      ;
; 14.372 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.427     ; 5.199      ;
; 14.374 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.427     ; 5.197      ;
; 14.375 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.427     ; 5.196      ;
; 14.385 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.427     ; 5.186      ;
; 14.386 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.427     ; 5.185      ;
; 14.390 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.427     ; 5.181      ;
; 14.400 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15] ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.430     ; 5.168      ;
; 14.400 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15] ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.430     ; 5.168      ;
; 14.452 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15] ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.429     ; 5.117      ;
; 14.490 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.027     ; 5.481      ;
; 14.492 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.027     ; 5.479      ;
; 14.517 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.435     ; 5.046      ;
; 14.519 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.435     ; 5.044      ;
; 14.523 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.435     ; 5.040      ;
; 14.524 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.425     ; 5.049      ;
; 14.525 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.425     ; 5.048      ;
; 14.527 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.427     ; 5.044      ;
; 14.529 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.427     ; 5.042      ;
; 14.529 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.425     ; 5.044      ;
; 14.530 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.427     ; 5.041      ;
; 14.572 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.026     ; 5.400      ;
; 14.572 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.026     ; 5.400      ;
; 14.572 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.026     ; 5.400      ;
; 14.594 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.428     ; 4.976      ;
; 14.594 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.428     ; 4.976      ;
; 14.629 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.427     ; 4.942      ;
; 14.646 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.427     ; 4.925      ;
; 14.751 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.425     ; 4.822      ;
; 14.752 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.425     ; 4.821      ;
; 14.753 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.425     ; 4.820      ;
; 14.772 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.027     ; 5.199      ;
; 14.772 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.027     ; 5.199      ;
; 14.772 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.027     ; 5.199      ;
; 14.772 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.027     ; 5.199      ;
; 14.772 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.027     ; 5.199      ;
; 14.788 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.427     ; 4.783      ;
; 14.788 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.427     ; 4.783      ;
; 14.819 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.389      ; 5.568      ;
; 14.849 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.425     ; 4.724      ;
; 14.851 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.425     ; 4.722      ;
; 14.852 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.425     ; 4.721      ;
; 14.855 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.027     ; 5.116      ;
; 14.858 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.027     ; 5.113      ;
; 14.860 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.027     ; 5.111      ;
; 14.899 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.031     ; 5.068      ;
; 14.912 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.027     ; 5.059      ;
; 14.912 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.027     ; 5.059      ;
; 14.944 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.026     ; 5.028      ;
; 15.028 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.026     ; 4.944      ;
; 15.028 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.026     ; 4.944      ;
; 15.028 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.026     ; 4.944      ;
; 15.028 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.026     ; 4.944      ;
; 15.028 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.026     ; 4.944      ;
; 15.080 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.255      ; 5.097      ;
; 15.080 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.255      ; 5.097      ;
; 15.080 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.255      ; 5.097      ;
; 15.080 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.255      ; 5.097      ;
; 15.080 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.255      ; 5.097      ;
; 15.080 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.255      ; 5.097      ;
; 15.080 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.255      ; 5.097      ;
; 15.080 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.255      ; 5.097      ;
; 15.167 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.425     ; 4.406      ;
; 15.219 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.027     ; 4.752      ;
; 15.220 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.027     ; 4.751      ;
; 15.221 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.027     ; 4.750      ;
; 15.257 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.256      ; 4.921      ;
; 15.257 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.256      ; 4.921      ;
; 15.257 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.256      ; 4.921      ;
; 15.257 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.256      ; 4.921      ;
; 15.257 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.256      ; 4.921      ;
; 15.257 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.256      ; 4.921      ;
; 15.257 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.256      ; 4.921      ;
; 15.257 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.256      ; 4.921      ;
; 15.257 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.256      ; 4.921      ;
; 15.257 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.256      ; 4.921      ;
; 15.257 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.256      ; 4.921      ;
; 15.257 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.256      ; 4.921      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                               ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.091 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.826      ;
; 15.097 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.810      ;
; 15.102 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.815      ;
; 15.195 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.722      ;
; 15.208 ; Reset_Delay:u2|Cont[2]          ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.709      ;
; 15.210 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.720      ;
; 15.210 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.720      ;
; 15.210 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.720      ;
; 15.210 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.720      ;
; 15.210 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.720      ;
; 15.220 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.710      ;
; 15.220 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.710      ;
; 15.220 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.710      ;
; 15.220 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.710      ;
; 15.220 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.710      ;
; 15.222 ; Reset_Delay:u2|Cont[17]         ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.685      ;
; 15.326 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.604      ;
; 15.326 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.604      ;
; 15.326 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.604      ;
; 15.326 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.604      ;
; 15.326 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.604      ;
; 15.371 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.546      ;
; 15.386 ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.531      ;
; 15.397 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.520      ;
; 15.397 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.520      ;
; 15.397 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.520      ;
; 15.397 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.520      ;
; 15.397 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.520      ;
; 15.397 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.520      ;
; 15.397 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.520      ;
; 15.397 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.520      ;
; 15.397 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.520      ;
; 15.397 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.520      ;
; 15.397 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.520      ;
; 15.397 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.520      ;
; 15.397 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.520      ;
; 15.397 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.520      ;
; 15.397 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.520      ;
; 15.403 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.504      ;
; 15.403 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.504      ;
; 15.403 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.504      ;
; 15.403 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.504      ;
; 15.403 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.504      ;
; 15.403 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.504      ;
; 15.403 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.504      ;
; 15.403 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.504      ;
; 15.403 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.504      ;
; 15.403 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.504      ;
; 15.403 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.504      ;
; 15.403 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.504      ;
; 15.403 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.504      ;
; 15.403 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.504      ;
; 15.403 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.504      ;
; 15.408 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.509      ;
; 15.408 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.509      ;
; 15.408 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.509      ;
; 15.408 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.509      ;
; 15.408 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.509      ;
; 15.408 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.509      ;
; 15.408 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.509      ;
; 15.408 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.509      ;
; 15.408 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.509      ;
; 15.408 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.509      ;
; 15.408 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.509      ;
; 15.408 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.509      ;
; 15.408 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.509      ;
; 15.408 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.509      ;
; 15.408 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.509      ;
; 15.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.507      ;
; 15.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.507      ;
; 15.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.507      ;
; 15.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.507      ;
; 15.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.507      ;
; 15.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.507      ;
; 15.426 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.503      ;
; 15.426 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.503      ;
; 15.431 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.497      ;
; 15.431 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.497      ;
; 15.431 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.497      ;
; 15.431 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.497      ;
; 15.431 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.497      ;
; 15.431 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.497      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.493      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.493      ;
; 15.447 ; Reset_Delay:u2|Cont[16]         ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.460      ;
; 15.474 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.433      ;
; 15.474 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.433      ;
; 15.474 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.433      ;
; 15.474 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.433      ;
; 15.474 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.433      ;
; 15.474 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.433      ;
; 15.474 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.433      ;
; 15.474 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.433      ;
; 15.474 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.433      ;
; 15.474 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.433      ;
; 15.474 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.433      ;
; 15.474 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.433      ;
; 15.474 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.433      ;
; 15.474 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.433      ;
; 15.474 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.433      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                  ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 18.719 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.199      ;
; 18.726 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.192      ;
; 18.749 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.169      ;
; 18.751 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.167      ;
; 18.759 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.159      ;
; 18.767 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.151      ;
; 18.772 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.146      ;
; 18.776 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.142      ;
; 18.795 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.123      ;
; 18.795 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.123      ;
; 18.825 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.093      ;
; 18.829 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.089      ;
; 18.849 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.069      ;
; 18.852 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.066      ;
; 18.853 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.065      ;
; 18.860 ; Debounce:deb2|counter_r[2]  ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.058      ;
; 18.958 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.960      ;
; 18.960 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.958      ;
; 19.083 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.835      ;
; 19.085 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.833      ;
; 19.087 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.831      ;
; 19.090 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.828      ;
; 19.095 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.823      ;
; 19.107 ; Debounce:deb2|counter_r[2]  ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.811      ;
; 19.111 ; Debounce:deb1|counter_r[2]  ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.807      ;
; 19.112 ; Debounce:deb1|counter_r[2]  ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.806      ;
; 19.153 ; Debounce:deb1|counter_r[2]  ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.765      ;
; 19.153 ; Debounce:deb2|counter_r[2]  ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.765      ;
; 19.153 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.765      ;
; 19.153 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.765      ;
; 19.153 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.765      ;
; 19.153 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.765      ;
; 19.153 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.765      ;
; 19.153 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.765      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                                                                     ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.276 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[18].winAddCor_gen|crl_r[1]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 0.938      ;
; 0.277 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[8].winAddCor_gen|crl_r[11]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf8[0].winBuf_8_0|altshift_taps:crl_r_rtl_0|shift_taps_nmm:auto_generated|altsyncram_95b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 0.937      ;
; 0.278 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[18].winAddCor_gen|crl_r[12]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 0.940      ;
; 0.284 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[11].winAddCor_gen|crl_r[8]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 0.944      ;
; 0.291 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[8].winAddCor_gen|crl_r[3]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf8[0].winBuf_8_0|altshift_taps:crl_r_rtl_0|shift_taps_nmm:auto_generated|altsyncram_95b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 0.951      ;
; 0.297 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[22].winAddCor_gen|crl_r[10]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf22[0].winBuf_22_0|altshift_taps:crl_r_rtl_0|shift_taps_lkm:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 0.960      ;
; 0.304 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[18].winAddCor_gen|crl_r[6]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 0.966      ;
; 0.307 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[11].winAddCor_gen|crl_r[0]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 0.967      ;
; 0.308 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[11].winAddCor_gen|crl_r[5]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 0.968      ;
; 0.313 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[18].winAddCor_gen|crl_r[3]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 0.975      ;
; 0.315 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[18].winAddCor_gen|crl_r[7]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 0.977      ;
; 0.324 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[0]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 1.003      ;
; 0.324 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[2]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 1.007      ;
; 0.325 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[7]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 1.006      ;
; 0.325 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[8]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 1.008      ;
; 0.326 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[9].winAddCor_gen|crl_r[2]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf9[0].winBuf_9_0|altshift_taps:crl_r_rtl_0|shift_taps_omm:auto_generated|altsyncram_p5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 1.000      ;
; 0.326 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[13].winAddCor_gen|crl_r[5]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 0.995      ;
; 0.326 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[1].winAddCor_gen|crl_r[5]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 1.002      ;
; 0.326 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[1].winAddCor_gen|crl_r[4]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 1.002      ;
; 0.327 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[9]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 1.008      ;
; 0.327 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|left_image_r[3]                                                                                                                  ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|ram_block5a0~porta_datain_reg0         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 1.003      ;
; 0.327 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[17].winAddCor_gen|crl_r[10]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 0.998      ;
; 0.327 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[17].winAddCor_gen|crl_r[4]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 0.998      ;
; 0.328 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[7].winAddCor_gen|crl_r[12]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf7[0].winBuf_7_0|altshift_taps:crl_r_rtl_0|shift_taps_mmm:auto_generated|altsyncram_n5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 1.001      ;
; 0.328 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[1].winAddCor_gen|crl_r[12]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 1.004      ;
; 0.328 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[17].winAddCor_gen|crl_r[11]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 0.999      ;
; 0.330 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[10]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 1.009      ;
; 0.331 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[9].winAddCor_gen|crl_r[11]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf9[0].winBuf_9_0|altshift_taps:crl_r_rtl_0|shift_taps_omm:auto_generated|altsyncram_p5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 1.005      ;
; 0.331 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[2]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 1.010      ;
; 0.331 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[7].winAddCor_gen|crl_r[3]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf7[0].winBuf_7_0|altshift_taps:crl_r_rtl_0|shift_taps_mmm:auto_generated|altsyncram_n5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 1.004      ;
; 0.332 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[4]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 1.011      ;
; 0.332 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[5]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 1.015      ;
; 0.332 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|left_image_r[4]                                                                                                                  ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|ram_block5a0~porta_datain_reg0         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 1.008      ;
; 0.332 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[17].winAddCor_gen|crl_r[12]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 1.003      ;
; 0.333 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[11]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 1.012      ;
; 0.333 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[1]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 1.012      ;
; 0.333 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[10]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 1.014      ;
; 0.333 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[7].winAddCor_gen|crl_r[1]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf7[0].winBuf_7_0|altshift_taps:crl_r_rtl_0|shift_taps_mmm:auto_generated|altsyncram_n5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 1.006      ;
; 0.333 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[0]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 1.016      ;
; 0.333 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[20].winAddCor_gen|crl_r[4]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf20[0].winBuf_20_0|altshift_taps:crl_r_rtl_0|shift_taps_3nm:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 1.007      ;
; 0.333 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[18].winAddCor_gen|crl_r[7]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 1.005      ;
; 0.333 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[19].winAddCor_gen|crl_r[9]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf19[0].winBuf_19_0|altshift_taps:crl_r_rtl_0|shift_taps_2nm:auto_generated|altsyncram_36b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 1.005      ;
; 0.334 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[9].winAddCor_gen|crl_r[8]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf9[0].winBuf_9_0|altshift_taps:crl_r_rtl_0|shift_taps_omm:auto_generated|altsyncram_p5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 1.008      ;
; 0.334 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[6]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 1.015      ;
; 0.334 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[5]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 1.015      ;
; 0.334 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[4]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 1.015      ;
; 0.334 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[1]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 1.015      ;
; 0.334 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[18].winAddCor_gen|crl_r[9]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 1.006      ;
; 0.335 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[9].winAddCor_gen|crl_r[1]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf9[0].winBuf_9_0|altshift_taps:crl_r_rtl_0|shift_taps_omm:auto_generated|altsyncram_p5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 1.009      ;
; 0.335 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[13].winAddCor_gen|crl_r[11]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 1.004      ;
; 0.335 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[3]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 1.018      ;
; 0.335 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[1].winAddCor_gen|crl_r[7]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 1.011      ;
; 0.335 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[18].winAddCor_gen|crl_r[4]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 1.007      ;
; 0.335 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[17].winAddCor_gen|crl_r[3]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 1.006      ;
; 0.337 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[13].winAddCor_gen|crl_r[10]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 1.006      ;
; 0.337 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[13].winAddCor_gen|crl_r[2]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 1.006      ;
; 0.337 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[19].winAddCor_gen|crl_r[4]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf19[0].winBuf_19_0|altshift_taps:crl_r_rtl_0|shift_taps_2nm:auto_generated|altsyncram_36b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 1.009      ;
; 0.337 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[16].winAddCor_gen|crl_r[11]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 1.010      ;
; 0.338 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[8]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 1.017      ;
; 0.338 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[13].winAddCor_gen|crl_r[1]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 1.007      ;
; 0.338 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[1].winAddCor_gen|crl_r[1]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 1.014      ;
; 0.338 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[19].winAddCor_gen|crl_r[8]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf19[0].winBuf_19_0|altshift_taps:crl_r_rtl_0|shift_taps_2nm:auto_generated|altsyncram_36b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 1.010      ;
; 0.339 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[8].winAddCor_gen|crl_r[12]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf8[0].winBuf_8_0|altshift_taps:crl_r_rtl_0|shift_taps_nmm:auto_generated|altsyncram_95b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 1.002      ;
; 0.339 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[7]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 1.018      ;
; 0.339 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[10]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 1.022      ;
; 0.339 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[18].winAddCor_gen|crl_r[3]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 1.011      ;
; 0.339 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[19].winAddCor_gen|crl_r[0]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf19[0].winBuf_19_0|altshift_taps:crl_r_rtl_0|shift_taps_2nm:auto_generated|altsyncram_36b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 1.011      ;
; 0.339 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[16].winAddCor_gen|crl_r[9]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 1.012      ;
; 0.340 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[7].winAddCor_gen|crl_r[11]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf7[0].winBuf_7_0|altshift_taps:crl_r_rtl_0|shift_taps_mmm:auto_generated|altsyncram_n5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 1.013      ;
; 0.340 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[7].winAddCor_gen|crl_r[4]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf7[0].winBuf_7_0|altshift_taps:crl_r_rtl_0|shift_taps_mmm:auto_generated|altsyncram_n5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 1.013      ;
; 0.340 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[20].winAddCor_gen|crl_r[9]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf20[0].winBuf_20_0|altshift_taps:crl_r_rtl_0|shift_taps_3nm:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 1.014      ;
; 0.340 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[17].winAddCor_gen|crl_r[9]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.443      ; 1.005      ;
; 0.341 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[9].winAddCor_gen|crl_r[10]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf9[0].winBuf_9_0|altshift_taps:crl_r_rtl_0|shift_taps_omm:auto_generated|altsyncram_p5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 1.015      ;
; 0.341 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[4]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 1.024      ;
; 0.341 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[20].winAddCor_gen|crl_r[10]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf20[0].winBuf_20_0|altshift_taps:crl_r_rtl_0|shift_taps_3nm:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 1.015      ;
; 0.341 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[20].winAddCor_gen|crl_r[7]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf20[0].winBuf_20_0|altshift_taps:crl_r_rtl_0|shift_taps_3nm:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 1.015      ;
; 0.341 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[16].winAddCor_gen|crl_r[0]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 1.014      ;
; 0.341 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[17].winAddCor_gen|crl_r[11]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.443      ; 1.006      ;
; 0.342 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[7].winAddCor_gen|crl_r[5]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf7[0].winBuf_7_0|altshift_taps:crl_r_rtl_0|shift_taps_mmm:auto_generated|altsyncram_n5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 1.015      ;
; 0.342 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[18].winAddCor_gen|crl_r[8]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 1.014      ;
; 0.342 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[18].winAddCor_gen|crl_r[5]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 1.014      ;
; 0.342 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[17].winAddCor_gen|crl_r[9]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 1.013      ;
; 0.343 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[9]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 1.022      ;
; 0.343 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[12]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 1.024      ;
; 0.343 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[3]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 1.024      ;
; 0.343 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[20].winAddCor_gen|crl_r[12]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf20[0].winBuf_20_0|altshift_taps:crl_r_rtl_0|shift_taps_3nm:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 1.017      ;
; 0.343 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[19].winAddCor_gen|crl_r[10]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf19[0].winBuf_19_0|altshift_taps:crl_r_rtl_0|shift_taps_2nm:auto_generated|altsyncram_36b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 1.015      ;
; 0.343 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[19].winAddCor_gen|crl_r[3]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf19[0].winBuf_19_0|altshift_taps:crl_r_rtl_0|shift_taps_2nm:auto_generated|altsyncram_36b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 1.015      ;
; 0.343 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[16].winAddCor_gen|crl_r[12]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 1.016      ;
; 0.343 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[16].winAddCor_gen|crl_r[1]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.451      ; 1.016      ;
; 0.344 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[8].winAddCor_gen|crl_r[11]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf8[0].winBuf_8_0|altshift_taps:crl_r_rtl_0|shift_taps_nmm:auto_generated|altsyncram_95b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 1.007      ;
; 0.344 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|right_image_r[1]                                                                                                                 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|ram_block5a0~porta_datain_reg0        ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 1.007      ;
; 0.344 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[19].winAddCor_gen|crl_r[2]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf19[0].winBuf_19_0|altshift_taps:crl_r_rtl_0|shift_taps_2nm:auto_generated|altsyncram_36b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 1.016      ;
; 0.345 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[12]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 1.028      ;
; 0.345 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|right_image_r[7]                                                                                                                 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|ram_block5a6~porta_datain_reg0        ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.448      ; 1.015      ;
; 0.345 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[17].winAddCor_gen|crl_r[3]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.443      ; 1.010      ;
; 0.346 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_address_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 1.015      ;
; 0.346 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~portb_address_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.448      ; 1.016      ;
; 0.346 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[13].winAddCor_gen|crl_r[4]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 1.015      ;
; 0.346 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[22].winAddCor_gen|crl_r[7]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf22[0].winBuf_22_0|altshift_taps:crl_r_rtl_0|shift_taps_lkm:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 1.009      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.351 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.016      ;
; 0.357 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                  ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.021      ;
; 0.362 ; SDram_Control_new:u7|mDATAOUT[21]                                                                                                                                                        ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.023      ;
; 0.388 ; SDram_Control_new:u7|mDATAOUT[9]                                                                                                                                                         ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.054      ;
; 0.388 ; SDram_Control_new:u7|mDATAOUT[3]                                                                                                                                                         ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.056      ;
; 0.392 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.049      ;
; 0.394 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.058      ;
; 0.402 ; SDram_Control_new:u7|command:u_command|oe4                                                                                                                                               ; SDram_Control_new:u7|command:u_command|oe4                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SDram_Control_new:u7|command:u_command|do_rw                                                                                                                                             ; SDram_Control_new:u7|command:u_command|do_rw                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SDram_Control_new:u7|ST[0]                                                                                                                                                               ; SDram_Control_new:u7|ST[0]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SDram_Control_new:u7|IN_REQ                                                                                                                                                              ; SDram_Control_new:u7|IN_REQ                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SDram_Control_new:u7|mWR_DONE                                                                                                                                                            ; SDram_Control_new:u7|mWR_DONE                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SDram_Control_new:u7|command:u_command|CM_ACK                                                                                                                                            ; SDram_Control_new:u7|command:u_command|CM_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SDram_Control_new:u7|command:u_command|REF_ACK                                                                                                                                           ; SDram_Control_new:u7|command:u_command|REF_ACK                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SDram_Control_new:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; SDram_Control_new:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SDram_Control_new:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ; SDram_Control_new:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|command:u_command|rw_flag                                                                                                                                           ; SDram_Control_new:u7|command:u_command|rw_flag                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|mLENGTH[6]                                                                                                                                                          ; SDram_Control_new:u7|mLENGTH[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|mRD_DONE                                                                                                                                                            ; SDram_Control_new:u7|mRD_DONE                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|OUT_VALID                                                                                                                                                           ; SDram_Control_new:u7|OUT_VALID                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Write                                                                                                                                                               ; SDram_Control_new:u7|Write                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|command:u_command|ex_write                                                                                                                                          ; SDram_Control_new:u7|command:u_command|ex_write                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; SDram_Control_new:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                       ; SDram_Control_new:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; SDram_Control_new:u7|command:u_command|do_precharge                                                                                                                                      ; SDram_Control_new:u7|command:u_command|do_precharge                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; SDram_Control_new:u7|command:u_command|do_load_mode                                                                                                                                      ; SDram_Control_new:u7|command:u_command|do_load_mode                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; SDram_Control_new:u7|Read                                                                                                                                                                ; SDram_Control_new:u7|Read                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.411 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.006      ;
; 0.419 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                  ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.083      ;
; 0.421 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.687      ;
; 0.428 ; SDram_Control_new:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                     ; SDram_Control_new:u7|command:u_command|SA[11]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.024      ;
; 0.429 ; SDram_Control_new:u7|command:u_command|CKE                                                                                                                                               ; SDram_Control_new:u7|CKE                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; SDram_Control_new:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                     ; SDram_Control_new:u7|command:u_command|SA[9]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; SDram_Control_new:u7|command:u_command|CS_N[0]                                                                                                                                           ; SDram_Control_new:u7|CS_N[0]                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; SDram_Control_new:u7|command:u_command|rw_shift[1]                                                                                                                                       ; SDram_Control_new:u7|command:u_command|rw_shift[0]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; SDram_Control_new:u7|control_interface:u_control_interface|LOAD_MODE                                                                                                                     ; SDram_Control_new:u7|command:u_command|do_load_mode                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; SDram_Control_new:u7|command:u_command|rw_shift[0]                                                                                                                                       ; SDram_Control_new:u7|command:u_command|do_rw                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; SDram_Control_new:u7|command:u_command|BA[0]                                                                                                                                             ; SDram_Control_new:u7|BA[0]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; SDram_Control_new:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                     ; SDram_Control_new:u7|command:u_command|SA[8]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; SDram_Control_new:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                     ; SDram_Control_new:u7|command:u_command|SA[3]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.437 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.102      ;
; 0.438 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.442 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                  ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_bwp|dffe12a[7]                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.709      ;
; 0.444 ; SDram_Control_new:u7|rRD1_ADDR[5]                                                                                                                                                        ; SDram_Control_new:u7|mADDR[5]                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.711      ;
; 0.446 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.711      ;
; 0.450 ; SDram_Control_new:u7|command:u_command|do_precharge                                                                                                                                      ; SDram_Control_new:u7|command:u_command|BA[0]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.037      ;
; 0.452 ; SDram_Control_new:u7|Pre_RD                                                                                                                                                              ; SDram_Control_new:u7|CMD[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.456 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.723      ;
; 0.458 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.725      ;
; 0.460 ; SDram_Control_new:u7|Pre_RD                                                                                                                                                              ; SDram_Control_new:u7|CMD[1]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.726      ;
; 0.465 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.731      ;
; 0.465 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.052      ;
; 0.474 ; SDram_Control_new:u7|mDATAOUT[19]                                                                                                                                                        ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.132      ;
; 0.477 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.072      ;
; 0.496 ; SDram_Control_new:u7|mDATAOUT[13]                                                                                                                                                        ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.155      ;
; 0.499 ; SDram_Control_new:u7|mDATAOUT[27]                                                                                                                                                        ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.158      ;
; 0.506 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.100      ;
; 0.508 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.095      ;
; 0.516 ; SDram_Control_new:u7|mDATAOUT[22]                                                                                                                                                        ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.175      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.385 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.669      ;
; 0.402 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                            ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.410 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 0.695      ;
; 0.411 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 0.696      ;
; 0.411 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.695      ;
; 0.412 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.696      ;
; 0.420 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.687      ;
; 0.465 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.367      ; 1.054      ;
; 0.543 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.810      ;
; 0.545 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.811      ;
; 0.561 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                            ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.826      ;
; 0.582 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.866      ;
; 0.582 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.866      ;
; 0.582 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.866      ;
; 0.582 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 0.867      ;
; 0.582 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.866      ;
; 0.583 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.867      ;
; 0.583 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.867      ;
; 0.583 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.867      ;
; 0.584 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 0.869      ;
; 0.585 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.869      ;
; 0.588 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.855      ;
; 0.588 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.854      ;
; 0.598 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.864      ;
; 0.609 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.874      ;
; 0.612 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                            ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.877      ;
; 0.614 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.879      ;
; 0.623 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.363      ; 1.208      ;
; 0.638 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.904      ;
; 0.641 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.363      ; 1.226      ;
; 0.650 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.917      ;
; 0.653 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.919      ;
; 0.655 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.364      ; 1.241      ;
; 0.657 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.922      ;
; 0.659 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.924      ;
; 0.661 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.927      ;
; 0.664 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.929      ;
; 0.664 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.931      ;
; 0.665 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.932      ;
; 0.667 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.934      ;
; 0.667 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.932      ;
; 0.667 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.932      ;
; 0.668 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.364      ; 1.254      ;
; 0.669 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.936      ;
; 0.670 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.935      ;
; 0.671 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.936      ;
; 0.674 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.939      ;
; 0.674 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.939      ;
; 0.676 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.942      ;
; 0.677 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.942      ;
; 0.683 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.950      ;
; 0.683 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.949      ;
; 0.684 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.951      ;
; 0.686 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.953      ;
; 0.687 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.954      ;
; 0.687 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.953      ;
; 0.688 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.955      ;
; 0.688 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.955      ;
; 0.690 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.364      ; 1.276      ;
; 0.691 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.957      ;
; 0.694 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.960      ;
; 0.694 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.960      ;
; 0.698 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.964      ;
; 0.703 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.363      ; 1.288      ;
; 0.706 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.972      ;
; 0.706 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.972      ;
; 0.710 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.364      ; 1.296      ;
; 0.710 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.976      ;
; 0.713 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.979      ;
; 0.724 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.364      ; 1.310      ;
; 0.726 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.992      ;
; 0.733 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.363      ; 1.318      ;
; 0.741 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.363      ; 1.326      ;
; 0.742 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.363      ; 1.327      ;
; 0.749 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.015      ;
; 0.761 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.366      ; 1.349      ;
; 0.774 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.041      ;
; 0.788 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.054      ;
; 0.794 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.513      ; 1.493      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                           ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.406 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.674      ;
; 0.429 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.696      ;
; 0.431 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.698      ;
; 0.440 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.441 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.708      ;
; 0.600 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.867      ;
; 0.634 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.901      ;
; 0.639 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.906      ;
; 0.639 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.906      ;
; 0.640 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.907      ;
; 0.640 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.907      ;
; 0.641 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.912      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.913      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.915      ;
; 0.655 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.669 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.936      ;
; 0.915 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.183      ;
; 0.916 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.184      ;
; 0.951 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.218      ;
; 0.957 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.224      ;
; 0.958 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.224      ;
; 0.958 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.225      ;
; 0.958 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.225      ;
; 0.958 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.225      ;
; 0.959 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.226      ;
; 0.959 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.226      ;
; 0.960 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.227      ;
; 0.960 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.227      ;
; 0.960 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.227      ;
; 0.960 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.227      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.228      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.228      ;
; 0.964 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.231      ;
; 0.969 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.236      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                  ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; Debounce:deb1|counter_r[2]  ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Debounce:deb2|counter_r[2]  ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.427 ; Debounce:deb1|counter_r[2]  ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.693      ;
; 0.428 ; Debounce:deb1|counter_r[2]  ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; Debounce:deb2|counter_r[2]  ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.695      ;
; 0.442 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.708      ;
; 0.444 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.710      ;
; 0.444 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.710      ;
; 0.446 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.712      ;
; 0.454 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.720      ;
; 0.569 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.835      ;
; 0.571 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.837      ;
; 0.673 ; Debounce:deb2|counter_r[2]  ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.939      ;
; 0.674 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.940      ;
; 0.676 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.942      ;
; 0.681 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.947      ;
; 0.683 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.949      ;
; 0.683 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.949      ;
; 0.684 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.950      ;
; 0.686 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.952      ;
; 0.714 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.980      ;
; 0.714 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.980      ;
; 0.719 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.985      ;
; 0.723 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.989      ;
; 0.736 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.002      ;
; 0.761 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.027      ;
; 0.791 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.057      ;
; 0.795 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.061      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.881     ; 3.808      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.207 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.862     ; 3.803      ;
; 3.253 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.875     ; 3.860      ;
; 3.275 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.856     ; 3.857      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.150     ; 3.397      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.151     ; 3.396      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.157     ; 3.390      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.157     ; 3.390      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.157     ; 3.390      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.157     ; 3.390      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 3.382      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 3.381      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 3.382      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 3.381      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 3.382      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 3.382      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 3.382      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 3.382      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 3.382      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 3.382      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 3.382      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 3.382      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 3.382      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 3.382      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 3.382      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 3.382      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 3.381      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 3.381      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 3.381      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 3.381      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 3.382      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 3.381      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 3.382      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 3.381      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 3.382      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 3.381      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 3.381      ;
; 3.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 3.382      ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                 ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 13.135 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.211     ; 3.602      ;
; 13.135 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.211     ; 3.602      ;
; 13.135 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.211     ; 3.602      ;
; 13.135 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.211     ; 3.602      ;
; 13.135 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.211     ; 3.602      ;
; 13.135 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.211     ; 3.602      ;
; 13.135 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.211     ; 3.602      ;
; 13.135 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.211     ; 3.602      ;
; 13.135 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.211     ; 3.602      ;
; 13.135 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.211     ; 3.602      ;
; 13.135 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.212     ; 3.601      ;
; 13.135 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.212     ; 3.601      ;
; 13.135 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.214     ; 3.599      ;
; 13.135 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.214     ; 3.599      ;
; 13.135 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.214     ; 3.599      ;
; 13.135 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.214     ; 3.599      ;
; 13.136 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.211     ; 3.601      ;
; 13.136 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.211     ; 3.601      ;
; 13.136 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.211     ; 3.601      ;
; 13.136 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.219     ; 3.593      ;
; 13.136 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.219     ; 3.593      ;
; 13.136 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.219     ; 3.593      ;
; 13.136 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.219     ; 3.593      ;
; 13.136 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.219     ; 3.593      ;
; 13.136 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.219     ; 3.593      ;
; 13.136 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.219     ; 3.593      ;
; 13.136 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.219     ; 3.593      ;
; 13.136 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.219     ; 3.593      ;
; 13.136 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.219     ; 3.593      ;
; 13.136 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.219     ; 3.593      ;
; 13.136 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.219     ; 3.593      ;
; 13.136 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.219     ; 3.593      ;
; 13.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.200     ; 3.596      ;
; 13.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.200     ; 3.596      ;
; 13.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.210     ; 3.586      ;
; 13.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.203     ; 3.593      ;
; 13.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.200     ; 3.596      ;
; 13.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.200     ; 3.596      ;
; 13.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.210     ; 3.586      ;
; 13.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.200     ; 3.596      ;
; 13.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.200     ; 3.596      ;
; 13.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.200     ; 3.596      ;
; 13.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.210     ; 3.586      ;
; 13.152 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.203     ; 3.593      ;
; 13.153 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.200     ; 3.595      ;
; 13.153 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.202     ; 3.593      ;
; 13.153 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.200     ; 3.595      ;
; 13.153 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.202     ; 3.593      ;
; 13.153 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.200     ; 3.595      ;
; 13.153 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.202     ; 3.593      ;
; 13.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.866     ; 3.823      ;
; 13.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.866     ; 3.823      ;
; 13.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.866     ; 3.823      ;
; 13.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.866     ; 3.823      ;
; 13.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.866     ; 3.823      ;
; 13.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.866     ; 3.823      ;
; 13.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.866     ; 3.823      ;
; 13.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.866     ; 3.823      ;
; 13.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.866     ; 3.823      ;
; 13.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.866     ; 3.823      ;
; 13.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.866     ; 3.823      ;
; 13.183 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.866     ; 3.823      ;
; 13.185 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.867     ; 3.820      ;
; 13.185 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.867     ; 3.820      ;
; 13.185 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.867     ; 3.820      ;
; 13.185 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.867     ; 3.820      ;
; 13.185 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.867     ; 3.820      ;
; 13.185 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.867     ; 3.820      ;
; 13.185 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.867     ; 3.820      ;
; 13.185 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.867     ; 3.820      ;
; 13.253 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.860     ; 3.875      ;
; 13.254 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.861     ; 3.873      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.150     ; 3.397      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.148     ; 3.399      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.148     ; 3.399      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.148     ; 3.399      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.148     ; 3.399      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.148     ; 3.399      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.148     ; 3.399      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.148     ; 3.399      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.148     ; 3.399      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.148     ; 3.399      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.148     ; 3.399      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.148     ; 3.399      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.150     ; 3.397      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.153     ; 3.394      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.150     ; 3.397      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.150     ; 3.397      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.149     ; 3.398      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.150     ; 3.397      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.150     ; 3.397      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.150     ; 3.397      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.149     ; 3.398      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.150     ; 3.397      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.150     ; 3.397      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.150     ; 3.397      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.150     ; 3.397      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.149     ; 3.398      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.150     ; 3.397      ;
; 13.401 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.150     ; 3.397      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                                                                                                                  ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 13.422 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.380      ;
; 13.422 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.380      ;
; 13.422 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.380      ;
; 13.422 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.380      ;
; 13.422 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.380      ;
; 13.422 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.380      ;
; 13.422 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.380      ;
; 13.422 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.380      ;
; 13.422 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.380      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[3] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.137     ; 3.378      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[0] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.137     ; 3.378      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.379      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.379      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.379      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.379      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.379      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.379      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.379      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.379      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.379      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.379      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                        ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.379      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.379      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[8]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.379      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[8] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.137     ; 3.378      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[6] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.137     ; 3.378      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[5]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.379      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[5] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.137     ; 3.378      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[2] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.137     ; 3.378      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[7] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.137     ; 3.378      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[4]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.136     ; 3.379      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[4] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.137     ; 3.378      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[1] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.137     ; 3.378      ;
; 13.423 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.141     ; 3.374      ;
; 13.424 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.143     ; 3.371      ;
; 13.424 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.143     ; 3.371      ;
; 13.424 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.143     ; 3.371      ;
; 13.425 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.138     ; 3.375      ;
; 13.425 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.138     ; 3.375      ;
; 13.426 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.138     ; 3.374      ;
; 13.426 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.143     ; 3.369      ;
; 13.426 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.143     ; 3.369      ;
; 13.426 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.138     ; 3.374      ;
; 13.426 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.143     ; 3.369      ;
; 13.426 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -3.138     ; 3.374      ;
; 13.836 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[3]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.724     ; 3.378      ;
; 13.836 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[0]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.724     ; 3.378      ;
; 13.836 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[6]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.724     ; 3.378      ;
; 13.836 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[2]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.724     ; 3.378      ;
; 13.836 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[7]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.724     ; 3.378      ;
; 13.836 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[1]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.724     ; 3.378      ;
; 37.040 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[0]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.234      ; 3.116      ;
; 37.040 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[1]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.234      ; 3.116      ;
; 37.040 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[2]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.234      ; 3.116      ;
; 37.040 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[3]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.234      ; 3.116      ;
; 37.040 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[4]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.234      ; 3.116      ;
; 37.040 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[5]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.234      ; 3.116      ;
; 37.040 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[37]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.234      ; 3.116      ;
; 37.040 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[38]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.234      ; 3.116      ;
; 37.040 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[39]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.234      ; 3.116      ;
; 37.051 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[28]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.240      ; 3.111      ;
; 37.051 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[29]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.240      ; 3.111      ;
; 37.051 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[30]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.240      ; 3.111      ;
; 37.051 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[31]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.240      ; 3.111      ;
; 37.051 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[32]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.240      ; 3.111      ;
; 37.051 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[33]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.240      ; 3.111      ;
; 37.051 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[34]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.240      ; 3.111      ;
; 37.051 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[35]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.240      ; 3.111      ;
; 37.051 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[36]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.240      ; 3.111      ;
; 37.060 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[6]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.245      ; 3.107      ;
; 37.060 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[7]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.245      ; 3.107      ;
; 37.060 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[8]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.245      ; 3.107      ;
; 37.060 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[9]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.245      ; 3.107      ;
; 37.060 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[10]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.245      ; 3.107      ;
; 37.060 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[11]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.245      ; 3.107      ;
; 37.060 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[12]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.245      ; 3.107      ;
; 37.060 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[13]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.245      ; 3.107      ;
; 37.060 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[14]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.245      ; 3.107      ;
; 37.309 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[0]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.244      ; 2.857      ;
; 37.309 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[1]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.244      ; 2.857      ;
; 37.309 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[2]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.244      ; 2.857      ;
; 37.309 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[3]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.244      ; 2.857      ;
; 37.309 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[4]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.244      ; 2.857      ;
; 37.309 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[5]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.244      ; 2.857      ;
; 37.309 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[6]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.244      ; 2.857      ;
; 37.309 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[7]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.244      ; 2.857      ;
; 37.309 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[22]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.244      ; 2.857      ;
; 37.315 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[27]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.251      ; 2.858      ;
; 37.315 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[28]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.251      ; 2.858      ;
; 37.315 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[29]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.251      ; 2.858      ;
; 37.315 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[30]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.251      ; 2.858      ;
; 37.315 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[32]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.251      ; 2.858      ;
; 37.315 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[33]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.251      ; 2.858      ;
; 37.315 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[34]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.251      ; 2.858      ;
; 37.315 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[35]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.251      ; 2.858      ;
; 37.315 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[39]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.251      ; 2.858      ;
; 37.330 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[8]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.258      ; 2.850      ;
; 37.330 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[9]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.258      ; 2.850      ;
; 37.330 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[10]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.258      ; 2.850      ;
; 37.330 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[11]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.258      ; 2.850      ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK2_50'                                                                                                         ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.410 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.507      ;
; 14.410 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.507      ;
; 14.410 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.507      ;
; 14.410 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.507      ;
; 14.410 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.507      ;
; 14.410 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.507      ;
; 14.410 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.507      ;
; 14.410 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.507      ;
; 14.410 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.507      ;
; 14.410 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.507      ;
; 14.410 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.507      ;
; 14.410 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.507      ;
; 14.410 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.507      ;
; 14.410 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.507      ;
; 14.410 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.507      ;
; 14.410 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.507      ;
; 14.420 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.497      ;
; 14.420 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.497      ;
; 14.420 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.497      ;
; 14.420 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.497      ;
; 14.420 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.497      ;
; 14.420 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.497      ;
; 14.420 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.497      ;
; 14.420 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.497      ;
; 14.420 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.497      ;
; 14.420 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.497      ;
; 14.420 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.497      ;
; 14.420 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.497      ;
; 14.420 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.497      ;
; 14.420 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.497      ;
; 14.420 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.497      ;
; 14.420 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.497      ;
; 14.491 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 5.476      ;
; 14.501 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 5.466      ;
; 14.526 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.391      ;
; 14.526 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.391      ;
; 14.526 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.391      ;
; 14.526 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.391      ;
; 14.526 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.391      ;
; 14.526 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.391      ;
; 14.526 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.391      ;
; 14.526 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.391      ;
; 14.526 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.391      ;
; 14.526 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.391      ;
; 14.526 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.391      ;
; 14.526 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.391      ;
; 14.526 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.391      ;
; 14.526 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.391      ;
; 14.526 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.391      ;
; 14.526 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.391      ;
; 14.607 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 5.360      ;
; 14.688 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.229      ;
; 14.688 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.229      ;
; 14.688 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.229      ;
; 14.688 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.229      ;
; 14.688 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.229      ;
; 14.688 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.229      ;
; 14.688 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.229      ;
; 14.688 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.229      ;
; 14.688 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.229      ;
; 14.688 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.229      ;
; 14.688 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.229      ;
; 14.688 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.229      ;
; 14.688 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.229      ;
; 14.688 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.229      ;
; 14.688 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.229      ;
; 14.688 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.229      ;
; 14.769 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 5.198      ;
; 14.876 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.040      ;
; 14.876 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.040      ;
; 14.876 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.040      ;
; 14.876 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.040      ;
; 14.876 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.040      ;
; 14.876 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.040      ;
; 14.876 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.040      ;
; 14.876 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.040      ;
; 14.876 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.040      ;
; 14.876 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.040      ;
; 14.876 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.040      ;
; 14.876 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.040      ;
; 14.876 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.040      ;
; 14.876 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.040      ;
; 14.876 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.040      ;
; 14.876 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.040      ;
; 14.887 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.029      ;
; 14.887 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.029      ;
; 14.887 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.029      ;
; 14.887 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.029      ;
; 14.887 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.029      ;
; 14.887 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.029      ;
; 14.887 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.029      ;
; 14.887 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.029      ;
; 14.887 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.029      ;
; 14.887 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.029      ;
; 14.887 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.029      ;
; 14.887 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.029      ;
; 14.887 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.029      ;
; 14.887 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.029      ;
; 14.887 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.029      ;
; 14.887 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.029      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                   ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.371 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[6]              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 1.951      ;
; 1.371 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[7]              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 1.951      ;
; 1.371 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[8]              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 1.951      ;
; 1.371 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[9]              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 1.951      ;
; 1.371 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[10]             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 1.951      ;
; 1.371 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[11]             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 1.951      ;
; 1.371 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[12]             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 1.951      ;
; 1.371 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[13]             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 1.951      ;
; 1.371 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[14]             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 1.951      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a1    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a2    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a3    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a4    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a5    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a6    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a7    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a8    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a9    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a10   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a11   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a12   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a13   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a14   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a15   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a16   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a17   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a18   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a19   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a20   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a21   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a22   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a23   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a24   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.398 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a25   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 1.994      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a1  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a2  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a3  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a4  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a5  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a6  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a7  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a8  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a9  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a10 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a11 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a12 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a13 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a14 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a15 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a16 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a17 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a18 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a19 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a20 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a21 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a22 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a23 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a24 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a25 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 1.997      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a1  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a2  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a3  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a4  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a5  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a6  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a7  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a8  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a9  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a10 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a11 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a12 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a13 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a14 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a15 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a16 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a17 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a18 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a19 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a20 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a21 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a22 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a23 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a24 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.408 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a25 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 1.999      ;
; 1.409 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.006      ;
; 1.409 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a1    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.006      ;
; 1.409 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a2    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.006      ;
; 1.409 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a3    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.006      ;
; 1.409 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a4    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.006      ;
; 1.409 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a5    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.006      ;
; 1.409 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a6    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.006      ;
; 1.409 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a7    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.006      ;
; 1.409 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a8    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.006      ;
; 1.409 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a9    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.006      ;
; 1.409 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a10   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.006      ;
; 1.409 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a11   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.006      ;
; 1.409 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a12   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.006      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK2_50'                                                                                                                        ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.939 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.185      ; 2.310      ;
; 1.981 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.185      ; 2.352      ;
; 2.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.330      ;
; 2.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.330      ;
; 2.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.330      ;
; 2.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.330      ;
; 2.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.330      ;
; 2.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.330      ;
; 2.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.330      ;
; 2.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.330      ;
; 2.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.330      ;
; 2.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.330      ;
; 2.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.330      ;
; 2.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.330      ;
; 2.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.330      ;
; 2.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.330      ;
; 2.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.330      ;
; 2.026 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.330      ;
; 2.068 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.372      ;
; 2.068 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.372      ;
; 2.068 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.372      ;
; 2.068 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.372      ;
; 2.068 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.372      ;
; 2.068 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.372      ;
; 2.068 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.372      ;
; 2.068 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.372      ;
; 2.068 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.372      ;
; 2.068 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.372      ;
; 2.068 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.372      ;
; 2.068 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.372      ;
; 2.068 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.372      ;
; 2.068 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.372      ;
; 2.068 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.372      ;
; 2.068 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 2.372      ;
; 3.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.429      ;
; 3.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.431      ;
; 3.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.429      ;
; 3.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.430      ;
; 3.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.429      ;
; 3.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.431      ;
; 3.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.431      ;
; 3.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.429      ;
; 3.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.429      ;
; 3.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.429      ;
; 3.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.431      ;
; 3.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.430      ;
; 3.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.431      ;
; 3.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.429      ;
; 3.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.429      ;
; 3.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.429      ;
; 3.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.429      ;
; 3.170 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.429      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.428      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.428      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.428      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.428      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.428      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.428      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.428      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.428      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.428      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.428      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.428      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.428      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.428      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.429      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.429      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.429      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.429      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.429      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.429      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.429      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.429      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.429      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.429      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.429      ;
; 3.180 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.429      ;
; 3.273 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.196      ; 3.655      ;
; 3.369 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.129      ; 3.684      ;
; 3.369 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.129      ; 3.684      ;
; 3.369 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.129      ; 3.684      ;
; 3.369 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.129      ; 3.684      ;
; 3.369 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.129      ; 3.684      ;
; 3.369 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.129      ; 3.684      ;
; 3.369 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.129      ; 3.684      ;
; 3.369 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.129      ; 3.684      ;
; 3.369 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.129      ; 3.684      ;
; 3.369 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.129      ; 3.684      ;
; 3.369 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.129      ; 3.684      ;
; 3.369 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.129      ; 3.684      ;
; 3.369 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.129      ; 3.684      ;
; 3.369 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.129      ; 3.684      ;
; 3.369 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.129      ; 3.684      ;
; 3.369 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.129      ; 3.684      ;
; 3.736 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.196      ; 4.118      ;
; 3.741 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.195      ; 4.122      ;
; 3.746 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.196      ; 4.128      ;
; 3.823 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.129      ; 4.138      ;
; 3.823 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.129      ; 4.138      ;
; 3.823 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.129      ; 4.138      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.976 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.094     ; 3.168      ;
; 4.976 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.094     ; 3.168      ;
; 4.976 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.094     ; 3.168      ;
; 4.976 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.094     ; 3.168      ;
; 4.976 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.094     ; 3.168      ;
; 5.065 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.159     ; 3.192      ;
; 5.065 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.159     ; 3.192      ;
; 5.065 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.159     ; 3.192      ;
; 5.065 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.159     ; 3.192      ;
; 5.065 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.159     ; 3.192      ;
; 5.437 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.554     ; 3.169      ;
; 5.437 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[0]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.168      ;
; 5.437 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.554     ; 3.169      ;
; 5.437 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.554     ; 3.169      ;
; 5.437 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[1]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.168      ;
; 5.437 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[2]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.168      ;
; 5.437 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[2]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.554     ; 3.169      ;
; 5.437 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.554     ; 3.169      ;
; 5.437 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[3]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.168      ;
; 5.437 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[4]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.168      ;
; 5.437 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[4]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.554     ; 3.169      ;
; 5.437 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.168      ;
; 5.437 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[5]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.554     ; 3.169      ;
; 5.437 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[6]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.168      ;
; 5.437 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[6]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.168      ;
; 5.437 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[7]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.168      ;
; 5.438 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.558     ; 3.166      ;
; 5.438 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.558     ; 3.166      ;
; 5.438 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.558     ; 3.166      ;
; 5.438 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.558     ; 3.166      ;
; 5.438 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.558     ; 3.166      ;
; 5.438 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.556     ; 3.168      ;
; 5.438 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.556     ; 3.168      ;
; 5.438 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.556     ; 3.168      ;
; 5.438 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.557     ; 3.167      ;
; 5.438 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.556     ; 3.168      ;
; 5.438 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.556     ; 3.168      ;
; 5.438 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.557     ; 3.167      ;
; 5.438 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.556     ; 3.168      ;
; 5.438 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.556     ; 3.168      ;
; 5.438 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.556     ; 3.168      ;
; 5.438 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.557     ; 3.167      ;
; 5.438 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.556     ; 3.168      ;
; 5.438 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.558     ; 3.166      ;
; 5.438 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[7]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.557     ; 3.167      ;
; 5.439 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.557     ; 3.168      ;
; 5.439 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.557     ; 3.168      ;
; 5.439 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.557     ; 3.168      ;
; 5.439 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.557     ; 3.168      ;
; 5.439 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.557     ; 3.168      ;
; 5.439 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.557     ; 3.168      ;
; 5.439 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.557     ; 3.168      ;
; 5.439 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.557     ; 3.168      ;
; 5.439 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.557     ; 3.168      ;
; 5.439 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.557     ; 3.168      ;
; 5.439 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.557     ; 3.168      ;
; 5.439 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.557     ; 3.168      ;
; 5.439 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.557     ; 3.168      ;
; 5.439 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.557     ; 3.168      ;
; 5.439 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.557     ; 3.168      ;
; 5.439 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.557     ; 3.168      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.563     ; 3.183      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.563     ; 3.183      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.563     ; 3.183      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.563     ; 3.183      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.563     ; 3.183      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.563     ; 3.183      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.556     ; 3.190      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.556     ; 3.190      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.191      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.191      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.191      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.556     ; 3.190      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.191      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.556     ; 3.190      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.556     ; 3.190      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.556     ; 3.190      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.191      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.556     ; 3.190      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.191      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.556     ; 3.190      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.191      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.191      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.556     ; 3.190      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.191      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.556     ; 3.190      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.191      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.191      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.191      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.191      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.191      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.556     ; 3.190      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.556     ; 3.190      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.550     ; 3.196      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.550     ; 3.196      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.553     ; 3.194      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.555     ; 3.192      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.560     ; 3.187      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.554     ; 3.193      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.554     ; 3.193      ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                   ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.998 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.092     ; 3.192      ;
; 4.998 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.092     ; 3.192      ;
; 4.998 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.092     ; 3.192      ;
; 4.998 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.092     ; 3.192      ;
; 4.998 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.092     ; 3.192      ;
; 4.998 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.092     ; 3.192      ;
; 4.998 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.092     ; 3.192      ;
; 4.998 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.092     ; 3.192      ;
; 4.998 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.092     ; 3.192      ;
; 4.998 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.092     ; 3.192      ;
; 5.027 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.118     ; 3.195      ;
; 5.027 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.118     ; 3.195      ;
; 5.027 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.118     ; 3.195      ;
; 5.027 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.118     ; 3.195      ;
; 5.027 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.118     ; 3.195      ;
; 5.027 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.118     ; 3.195      ;
; 5.027 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.118     ; 3.195      ;
; 5.027 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.118     ; 3.195      ;
; 5.027 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.118     ; 3.195      ;
; 5.027 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.118     ; 3.195      ;
; 5.027 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.118     ; 3.195      ;
; 5.027 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.118     ; 3.195      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.119     ; 3.196      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.119     ; 3.196      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.119     ; 3.196      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.119     ; 3.196      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.119     ; 3.196      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.119     ; 3.196      ;
; 5.029 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.119     ; 3.196      ;
; 5.032 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.125     ; 3.193      ;
; 5.032 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.125     ; 3.193      ;
; 5.032 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.125     ; 3.193      ;
; 5.032 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.125     ; 3.193      ;
; 5.032 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.125     ; 3.193      ;
; 5.032 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.125     ; 3.193      ;
; 5.032 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.125     ; 3.193      ;
; 5.032 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.125     ; 3.193      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.556     ; 3.190      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.553     ; 3.194      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.551     ; 3.196      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.551     ; 3.196      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.551     ; 3.196      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.551     ; 3.196      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.551     ; 3.196      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.551     ; 3.196      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.551     ; 3.196      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.551     ; 3.196      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.551     ; 3.196      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.551     ; 3.196      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.551     ; 3.196      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.553     ; 3.194      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.553     ; 3.194      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.553     ; 3.194      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.553     ; 3.194      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.553     ; 3.194      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.553     ; 3.194      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.553     ; 3.194      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.553     ; 3.194      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.553     ; 3.194      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.553     ; 3.194      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.553     ; 3.194      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.553     ; 3.194      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.553     ; 3.194      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.553     ; 3.194      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.554     ; 3.193      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.554     ; 3.193      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.552     ; 3.195      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.554     ; 3.193      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.554     ; 3.193      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.554     ; 3.193      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.552     ; 3.195      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.554     ; 3.193      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.554     ; 3.193      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.553     ; 3.194      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.553     ; 3.194      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.552     ; 3.195      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.553     ; 3.194      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.553     ; 3.194      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.553     ; 3.194      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.552     ; 3.195      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.552     ; 3.195      ;
; 5.461 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.551     ; 3.196      ;
; 5.546 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.268     ; 3.600      ;
; 5.546 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.270     ; 3.598      ;
; 5.586 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.272     ; 3.600      ;
; 5.586 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.272     ; 3.600      ;
; 5.586 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.272     ; 3.600      ;
; 5.586 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.272     ; 3.600      ;
; 5.586 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.272     ; 3.600      ;
; 5.586 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.272     ; 3.600      ;
; 5.586 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.272     ; 3.600      ;
; 5.586 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.272     ; 3.600      ;
; 5.586 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.272     ; 3.600      ;
; 5.586 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.272     ; 3.600      ;
; 5.586 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.272     ; 3.600      ;
; 5.586 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.272     ; 3.600      ;
; 5.586 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.274     ; 3.598      ;
; 5.586 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.274     ; 3.598      ;
; 5.586 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.274     ; 3.598      ;
; 5.586 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.274     ; 3.598      ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[0] ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[1] ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3] ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[4] ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[6] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2]  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3]  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4]  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5]  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[0]                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[1]                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[2]                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[3]                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[4]                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5]                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[6]                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[7]                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0]                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1]                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[2]                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3]                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[4]                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[5]                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[6]                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[7]                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                 ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|BA[0]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|CAS_N                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|CKE                                                                                                                                                                 ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|DQM[0]                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|DQM[1]                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|DQM[2]                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|DQM[3]                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|IN_REQ                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|PM_STOP                                                                                                                                                             ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|RAS_N                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|SA[0]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|SA[10]                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|SA[11]                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|SA[1]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|SA[2]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|SA[3]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|SA[4]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|SA[5]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|SA[6]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|SA[7]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|SA[8]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|SA[9]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|ST[0]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|ST[5]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|ST[6]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|ST[7]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|ST[8]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|ST[9]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                        ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0]  ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                                                       ;
+-------+--------------+----------------+------------------+-----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+-----------+------------+------------------------------------------+
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]     ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]    ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]    ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]     ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]     ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]     ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]     ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]     ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]     ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]     ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                   ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                  ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                    ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                    ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                    ;
; 9.755 ; 9.943        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                    ;
; 9.761 ; 9.949        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                    ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                  ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                  ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                  ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                  ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                  ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                  ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                   ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                   ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                   ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                   ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                   ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                   ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                   ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                   ;
; 9.762 ; 9.950        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                   ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.763 ; 9.951        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.791 ; 10.011       ; 0.220          ; High Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.800 ; 9.988        ; 0.188          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.828 ; 10.048       ; 0.220          ; High Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.828 ; 10.048       ; 0.220          ; High Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
+-------+--------------+----------------+------------------+-----------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[0]              ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[1]              ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[2]              ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb1|neg_r                     ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb1|o_debounced_r             ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[0]              ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[1]              ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[2]              ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb2|neg_r                     ;
; 9.759  ; 9.947        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb2|o_debounced_r             ;
; 9.832  ; 10.052       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[0]              ;
; 9.832  ; 10.052       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[1]              ;
; 9.832  ; 10.052       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[2]              ;
; 9.832  ; 10.052       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb1|neg_r                     ;
; 9.832  ; 10.052       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb1|o_debounced_r             ;
; 9.832  ; 10.052       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[0]              ;
; 9.832  ; 10.052       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[1]              ;
; 9.832  ; 10.052       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[2]              ;
; 9.832  ; 10.052       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb2|neg_r                     ;
; 9.832  ; 10.052       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb2|o_debounced_r             ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]           ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|observablevcoout ;
; 9.894  ; 9.894        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                        ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]          ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk            ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb1|counter_r[0]|clk                   ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb1|counter_r[1]|clk                   ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb1|counter_r[2]|clk                   ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb1|neg_r|clk                          ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb1|o_debounced_r|clk                  ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb2|counter_r[0]|clk                   ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb2|counter_r[1]|clk                   ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb2|counter_r[2]|clk                   ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb2|neg_r|clk                          ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb2|o_debounced_r|clk                  ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                        ;
; 10.087 ; 10.087       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|inclk[0]         ;
; 10.088 ; 10.088       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb1|counter_r[0]|clk                   ;
; 10.088 ; 10.088       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb1|counter_r[1]|clk                   ;
; 10.088 ; 10.088       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb1|counter_r[2]|clk                   ;
; 10.088 ; 10.088       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb1|neg_r|clk                          ;
; 10.088 ; 10.088       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb1|o_debounced_r|clk                  ;
; 10.088 ; 10.088       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb2|counter_r[0]|clk                   ;
; 10.088 ; 10.088       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb2|counter_r[1]|clk                   ;
; 10.088 ; 10.088       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb2|counter_r[2]|clk                   ;
; 10.088 ; 10.088       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb2|neg_r|clk                          ;
; 10.088 ; 10.088       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb2|o_debounced_r|clk                  ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]          ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk            ;
; 10.106 ; 10.106       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                        ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]           ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[0]              ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[1]              ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[2]              ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb1|neg_r                     ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb1|o_debounced_r             ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[0]              ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[1]              ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[2]              ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb2|neg_r                     ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb2|o_debounced_r             ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                   ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                   ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ;
; 19.748 ; 19.983       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.751 ; 19.986       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 19.751 ; 19.986       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 19.751 ; 19.986       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.751 ; 19.986       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.751 ; 19.986       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.751 ; 19.986       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                            ;
; 19.751 ; 19.986       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.751 ; 19.986       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|diff_r[3][4][0]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|diff_r[3][4][1]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|diff_r[3][4][2]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|diff_r[3][4][3]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|diff_r[3][4][4]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|diff_r[3][4][5]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|diff_r[3][4][6]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|diff_r[3][4][7]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[12].winAbs_gen|diff_r[3][3][0]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[12].winAbs_gen|diff_r[3][3][1]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[12].winAbs_gen|diff_r[3][3][2]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[12].winAbs_gen|diff_r[3][3][3]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[12].winAbs_gen|diff_r[3][3][4]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[12].winAbs_gen|diff_r[3][3][5]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[12].winAbs_gen|diff_r[3][3][6]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[12].winAbs_gen|diff_r[3][3][7]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[13].winAbs_gen|diff_r[3][4][0]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[13].winAbs_gen|diff_r[3][4][1]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[13].winAbs_gen|diff_r[3][4][2]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[13].winAbs_gen|diff_r[3][4][3]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[13].winAbs_gen|diff_r[3][4][4]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[13].winAbs_gen|diff_r[3][4][5]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[13].winAbs_gen|diff_r[3][4][6]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[13].winAbs_gen|diff_r[3][4][7]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[15].winAbs_gen|diff_r[3][3][0]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[15].winAbs_gen|diff_r[3][3][1]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[15].winAbs_gen|diff_r[3][3][2]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[15].winAbs_gen|diff_r[3][3][3]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[15].winAbs_gen|diff_r[3][3][4]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[15].winAbs_gen|diff_r[3][3][5]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[15].winAbs_gen|diff_r[3][3][6]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[15].winAbs_gen|diff_r[3][3][7]   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[4].winAbs_gen|vector_r[3][4][0]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[4].winAbs_gen|vector_r[3][4][1]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[4].winAbs_gen|vector_r[3][4][2]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[4].winAbs_gen|vector_r[3][4][3]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[4].winAbs_gen|vector_r[3][4][4]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[4].winAbs_gen|vector_r[3][4][5]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[4].winAbs_gen|vector_r[3][4][6]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[4].winAbs_gen|vector_r[3][4][7]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[5].winAbs_gen|vector_r[3][4][0]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[5].winAbs_gen|vector_r[3][4][1]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[5].winAbs_gen|vector_r[3][4][2]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[5].winAbs_gen|vector_r[3][4][3]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[5].winAbs_gen|vector_r[3][4][4]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[5].winAbs_gen|vector_r[3][4][5]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[5].winAbs_gen|vector_r[3][4][6]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[5].winAbs_gen|vector_r[3][4][7]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[6].winAbs_gen|diff_r[3][4][0]    ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[6].winAbs_gen|diff_r[3][4][1]    ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[6].winAbs_gen|diff_r[3][4][2]    ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[6].winAbs_gen|diff_r[3][4][3]    ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[6].winAbs_gen|diff_r[3][4][4]    ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[6].winAbs_gen|diff_r[3][4][5]    ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[6].winAbs_gen|diff_r[3][4][6]    ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[6].winAbs_gen|diff_r[3][4][7]    ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[6].winAbs_gen|vector_r[3][4][0]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[6].winAbs_gen|vector_r[3][4][1]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[6].winAbs_gen|vector_r[3][4][2]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[6].winAbs_gen|vector_r[3][4][3]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[6].winAbs_gen|vector_r[3][4][4]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[6].winAbs_gen|vector_r[3][4][5]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[6].winAbs_gen|vector_r[3][4][6]  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[6].winAbs_gen|vector_r[3][4][7]  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|diff_r[3][3][0]   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|diff_r[3][3][1]   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|diff_r[3][3][2]   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|diff_r[3][3][3]   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|diff_r[3][3][4]   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|diff_r[3][3][5]   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|diff_r[3][3][6]   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|diff_r[3][3][7]   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|vector_r[3][3][0] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|vector_r[3][3][1] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|vector_r[3][3][2] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|vector_r[3][3][3] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|vector_r[3][3][4] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|vector_r[3][3][5] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|vector_r[3][3][6] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|vector_r[3][3][7] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|vector_r[3][4][0] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|vector_r[3][4][1] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|vector_r[3][4][2] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|vector_r[3][4][3] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|vector_r[3][4][4] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|vector_r[3][4][5] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|vector_r[3][4][6] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[10].winAbs_gen|vector_r[3][4][7] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[11].winAbs_gen|diff_r[3][3][0]   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[11].winAbs_gen|diff_r[3][3][1]   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[11].winAbs_gen|diff_r[3][3][2]   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[11].winAbs_gen|diff_r[3][3][3]   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[11].winAbs_gen|diff_r[3][3][4]   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[11].winAbs_gen|diff_r[3][3][5]   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[11].winAbs_gen|diff_r[3][3][6]   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[11].winAbs_gen|diff_r[3][3][7]   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[11].winAbs_gen|diff_r[3][4][0]   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[11].winAbs_gen|diff_r[3][4][1]   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[11].winAbs_gen|diff_r[3][4][2]   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[11].winAbs_gen|diff_r[3][4][3]   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'AUD_BCLK'                                 ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 78.790 ; 83.000       ; 4.210          ; Port Rate ; AUD_BCLK ; Rise       ; AUD_BCLK ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.689  ; 5.176  ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.689  ; 5.176  ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK_50   ; 3.486  ; 4.015  ; Rise       ; CLOCK_50                                       ;
;  KEY[1]      ; CLOCK_50   ; 3.486  ; 4.015  ; Rise       ; CLOCK_50                                       ;
;  KEY[2]      ; CLOCK_50   ; 3.385  ; 3.875  ; Rise       ; CLOCK_50                                       ;
; SRAM_DQ[*]   ; CLOCK_50   ; 7.834  ; 8.180  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.038  ; 7.526  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.552  ; 7.098  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.363  ; 6.849  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.667  ; 7.962  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 7.083  ; 7.538  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 7.667  ; 7.992  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.998  ; 7.410  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.463  ; 6.879  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.613  ; 6.952  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.726  ; 7.063  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.829  ; 6.236  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.434  ; 6.749  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.983  ; 7.404  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.834  ; 8.180  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.955  ; 7.437  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.137  ; 7.633  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.115  ; 5.472  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.234  ; 4.535  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.818  ; 5.154  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.132  ; 4.472  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.146  ; 4.486  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.820  ; 4.165  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.409  ; 4.725  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.772  ; 5.114  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.832  ; 5.180  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.827  ; 4.171  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.448  ; 4.787  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.783  ; 4.129  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.995  ; 5.307  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.723  ; 5.085  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.864  ; 5.231  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.902  ; 5.270  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.679  ; 5.020  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.560  ; 4.874  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.115  ; 5.472  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.656  ; 5.003  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.710  ; 5.063  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.688  ; 4.996  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.330  ; 4.660  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.195  ; 4.502  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.218  ; 4.518  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.756  ; 4.101  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.228  ; 4.539  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.279  ; 4.588  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.276  ; 4.574  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 8.987  ; 9.748  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 8.987  ; 9.748  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; 12.600 ; 13.125 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[16]      ; CLOCK2_50  ; 12.022 ; 12.607 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[17]      ; CLOCK2_50  ; 12.600 ; 13.125 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -2.764 ; -3.199 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -2.764 ; -3.199 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK_50   ; -2.597 ; -3.042 ; Rise       ; CLOCK_50                                       ;
;  KEY[1]      ; CLOCK_50   ; -2.694 ; -3.177 ; Rise       ; CLOCK_50                                       ;
;  KEY[2]      ; CLOCK_50   ; -2.597 ; -3.042 ; Rise       ; CLOCK_50                                       ;
; SRAM_DQ[*]   ; CLOCK_50   ; -3.612 ; -3.978 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -3.793 ; -4.174 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -3.965 ; -4.389 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -3.638 ; -4.028 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -3.737 ; -4.058 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -4.151 ; -4.604 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -3.837 ; -4.203 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.612 ; -3.978 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.911 ; -4.297 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -3.803 ; -4.160 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -3.793 ; -4.147 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.822 ; -4.179 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; -3.853 ; -4.213 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; -4.176 ; -4.570 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; -3.884 ; -4.262 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; -4.337 ; -4.758 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; -4.293 ; -4.713 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -2.964 ; -3.286 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -3.425 ; -3.705 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -3.986 ; -4.301 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -3.326 ; -3.644 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -3.340 ; -3.658 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -3.027 ; -3.350 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -3.608 ; -3.912 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -3.941 ; -4.261 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -3.999 ; -4.325 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -3.035 ; -3.356 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -3.630 ; -3.946 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -2.992 ; -3.315 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -4.156 ; -4.447 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -3.895 ; -4.233 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; -4.045 ; -4.398 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -4.080 ; -4.434 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -3.851 ; -4.170 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -3.736 ; -4.028 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -4.270 ; -4.604 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -3.829 ; -4.153 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -3.880 ; -4.209 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -3.860 ; -4.147 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -3.515 ; -3.823 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -3.386 ; -3.672 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -3.409 ; -3.687 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -2.964 ; -3.286 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -3.417 ; -3.708 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -3.467 ; -3.755 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; -3.465 ; -3.742 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -7.248 ; -7.917 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -7.248 ; -7.917 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; -7.166 ; -7.817 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[16]      ; CLOCK2_50  ; -8.058 ; -8.651 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[17]      ; CLOCK2_50  ; -7.166 ; -7.817 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; GPIO[*]        ; CLOCK2_50  ; 12.066 ; 11.994 ; Rise       ; CLOCK2_50                                      ;
;  GPIO[17]      ; CLOCK2_50  ; 11.709 ; 11.781 ; Rise       ; CLOCK2_50                                      ;
;  GPIO[24]      ; CLOCK2_50  ; 12.066 ; 11.994 ; Rise       ; CLOCK2_50                                      ;
; HEX7[*]        ; CLOCK_50   ; 8.140  ; 8.313  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[0]       ; CLOCK_50   ; 7.579  ; 7.642  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[1]       ; CLOCK_50   ; 7.255  ; 7.315  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[2]       ; CLOCK_50   ; 8.094  ; 8.308  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[3]       ; CLOCK_50   ; 7.955  ; 8.122  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[4]       ; CLOCK_50   ; 7.000  ; 6.983  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[5]       ; CLOCK_50   ; 8.140  ; 8.313  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[6]       ; CLOCK_50   ; 7.454  ; 7.570  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 9.346  ; 9.292  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 7.281  ; 7.202  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 6.647  ; 6.550  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 7.204  ; 7.151  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 7.168  ; 7.044  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 7.046  ; 6.983  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 6.986  ; 6.879  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 6.743  ; 6.698  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 6.918  ; 6.814  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 7.140  ; 7.117  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 9.257  ; 9.284  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 6.761  ; 6.667  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 7.877  ; 7.883  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 7.927  ; 7.969  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 7.671  ; 7.586  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 7.999  ; 7.965  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 9.218  ; 9.292  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 9.346  ; 9.159  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 7.196  ; 7.054  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 6.984  ; 6.914  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 8.030  ; 8.125  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 7.527  ; 7.527  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 6.750  ; 6.595  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 6.777  ; 6.726  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 6.514  ; 6.472  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 6.564  ; 6.526  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 6.697  ; 6.536  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 6.154  ; 6.056  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 6.145  ; 6.043  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 6.460  ; 6.325  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 7.527  ; 7.527  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 7.078  ; 7.120  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 7.118  ; 7.134  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 7.028  ; 7.004  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 6.027  ; 6.064  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 6.449  ; 6.496  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 6.317  ; 6.284  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 6.551  ; 6.504  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_WE_N      ; CLOCK_50   ; 6.308  ; 6.461  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 5.565  ; 5.532  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.213  ; 4.208  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.236  ; 5.233  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 5.140  ; 5.136  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.770  ; 4.740  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.223  ; 5.222  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.494  ; 5.482  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.565  ; 5.532  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.059  ; 5.078  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.472  ; 5.490  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 5.101  ; 5.101  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.144  ; 4.147  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.076  ; 5.121  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.959  ; 4.925  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.959  ; 4.925  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 3.872  ; 3.882  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.441  ; 5.448  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 5.234  ; 5.263  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 3.890  ; 3.902  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 8.221  ; 8.162  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 7.644  ; 7.623  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 7.409  ; 7.324  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 7.257  ; 7.186  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 7.473  ; 7.368  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 7.392  ; 7.296  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.846  ; 6.767  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.941  ; 6.886  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 7.430  ; 7.343  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 7.725  ; 7.614  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 7.495  ; 7.398  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 7.433  ; 7.329  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 7.585  ; 7.479  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 7.473  ; 7.331  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 7.830  ; 7.746  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 7.177  ; 7.110  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 7.821  ; 7.730  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 7.777  ; 7.670  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 7.452  ; 7.433  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 7.425  ; 7.371  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 7.151  ; 7.121  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.795  ; 7.692  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 8.221  ; 8.162  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.939  ; 7.797  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 8.076  ; 7.981  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 7.805  ; 7.693  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 7.543  ; 7.461  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.500  ; 7.409  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.298  ; 7.152  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 6.932  ; 6.896  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 7.319  ; 7.224  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 7.926  ; 7.877  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.857  ; 6.807  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 4.854  ; 4.891  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.145  ; 4.129  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.854  ; 4.891  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.800  ; 4.815  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.813  ; 4.764  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.815  ; 4.789  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.989  ; 4.982  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.029 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.122 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; GPIO[*]        ; CLOCK2_50  ; 2.999  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[16]      ; CLOCK2_50  ; 2.999  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO[*]        ; CLOCK2_50  ;        ; 2.906  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[16]      ; CLOCK2_50  ;        ; 2.906  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.982  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 5.068  ; 5.044  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.068  ; 5.044  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 4.852  ; 4.859  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 4.590  ; 4.530  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.779  ; 4.780  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.819  ; 4.827  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.037  ; 5.019  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 9.957  ; 9.855  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.888  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 4.634  ; 4.565  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 4.436  ; 4.420  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 4.634  ; 4.565  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 4.396  ; 4.374  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.293  ; 4.249  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 4.149  ; 4.133  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 4.367  ; 4.332  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 10.577 ; 10.620 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 5.296  ; 5.171  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.296  ; 5.171  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.048  ; 4.939  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 4.758  ; 4.751  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.811  ; 4.730  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.350  ; 4.302  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.820  ; 4.829  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 7.884  ; 7.898  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; GPIO[*]        ; CLOCK2_50  ; 11.284 ; 11.352 ; Rise       ; CLOCK2_50                                      ;
;  GPIO[17]      ; CLOCK2_50  ; 11.284 ; 11.352 ; Rise       ; CLOCK2_50                                      ;
;  GPIO[24]      ; CLOCK2_50  ; 11.631 ; 11.560 ; Rise       ; CLOCK2_50                                      ;
; HEX7[*]        ; CLOCK_50   ; 5.859  ; 5.857  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[0]       ; CLOCK_50   ; 6.384  ; 6.481  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[1]       ; CLOCK_50   ; 6.066  ; 6.159  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[2]       ; CLOCK_50   ; 6.873  ; 7.165  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[3]       ; CLOCK_50   ; 6.743  ; 6.941  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[4]       ; CLOCK_50   ; 5.859  ; 5.857  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[5]       ; CLOCK_50   ; 6.924  ; 7.127  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[6]       ; CLOCK_50   ; 6.261  ; 6.409  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 4.202  ; 4.179  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 4.676  ; 4.652  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 4.691  ; 4.637  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 5.152  ; 5.039  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 4.608  ; 4.530  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.649  ; 4.582  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.776  ; 4.740  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.202  ; 4.179  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.780  ; 4.747  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.643  ; 4.578  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 7.310  ; 7.372  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.648  ; 4.622  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 5.728  ; 5.789  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 5.760  ; 5.834  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 5.518  ; 5.501  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 5.206  ; 5.252  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 6.931  ; 7.005  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 6.659  ; 6.534  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.075  ; 4.993  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 5.110  ; 5.007  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 6.947  ; 6.952  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.151  ; 4.103  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.434  ; 4.328  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.457  ; 4.361  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.207  ; 4.119  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.250  ; 4.167  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.447  ; 4.336  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.199  ; 4.113  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.193  ; 4.103  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.703  ; 4.582  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.410  ; 5.411  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.193  ; 5.166  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.233  ; 5.181  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 5.343  ; 5.339  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.151  ; 4.139  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.722  ; 4.756  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.654  ; 4.648  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.879  ; 4.861  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_WE_N      ; CLOCK_50   ; 5.210  ; 5.342  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.538  ; 3.539  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 3.607  ; 3.601  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.589  ; 4.585  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.493  ; 4.488  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.143  ; 4.113  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.577  ; 4.575  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.837  ; 4.824  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 4.901  ; 4.868  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.416  ; 4.433  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.816  ; 4.833  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.460  ; 4.459  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.538  ; 3.539  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 4.437  ; 4.479  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 3.280  ; 3.289  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.320  ; 4.286  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 3.280  ; 3.289  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.786  ; 4.792  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 4.588  ; 4.614  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 3.298  ; 3.309  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.112  ; 4.979  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 6.002  ; 5.959  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 5.850  ; 5.737  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 5.523  ; 5.423  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 5.476  ; 5.373  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 5.219  ; 5.132  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 5.437  ; 5.330  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 5.292  ; 5.213  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 5.806  ; 5.682  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 5.393  ; 5.254  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 5.930  ; 5.847  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 5.282  ; 5.197  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 5.421  ; 5.315  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 5.112  ; 4.979  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 5.261  ; 5.191  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 5.987  ; 5.897  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 5.676  ; 5.627  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 5.768  ; 5.673  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 5.493  ; 5.389  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 5.414  ; 5.338  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 5.364  ; 5.317  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 5.768  ; 5.696  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 5.847  ; 5.727  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 5.752  ; 5.641  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 6.351  ; 6.209  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 5.433  ; 5.315  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 6.042  ; 5.963  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 6.125  ; 6.039  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 6.037  ; 5.937  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 5.492  ; 5.459  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 5.771  ; 5.648  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.000  ; 5.927  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 5.293  ; 5.213  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 3.543  ; 3.526  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.543  ; 3.526  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.223  ; 4.258  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.172  ; 4.185  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.179  ; 4.131  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.185  ; 4.159  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.353  ; 4.345  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.572 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.663 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; GPIO[*]        ; CLOCK2_50  ; 2.457  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[16]      ; CLOCK2_50  ; 2.457  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO[*]        ; CLOCK2_50  ;        ; 2.367  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[16]      ; CLOCK2_50  ;        ; 2.367  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.439  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 3.972  ; 3.913  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.432  ; 4.407  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 4.225  ; 4.231  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 3.972  ; 3.913  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.155  ; 4.154  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.194  ; 4.200  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.403  ; 4.383  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 9.124  ; 9.024  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.348  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 3.549  ; 3.532  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 3.823  ; 3.807  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 4.014  ; 3.946  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 3.785  ; 3.762  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 3.686  ; 3.642  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 3.549  ; 3.532  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 3.760  ; 3.724  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 9.718  ; 9.758  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 3.741  ; 3.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 4.648  ; 4.527  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.412  ; 4.306  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 4.133  ; 4.125  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.183  ; 4.104  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 3.741  ; 3.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.193  ; 4.200  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 7.135  ; 7.147  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.663  ;    ;    ; 9.129  ;
; SW[1]      ; LEDR[1]     ; 8.473  ;    ;    ; 8.931  ;
; SW[2]      ; LEDR[2]     ; 8.651  ;    ;    ; 9.066  ;
; SW[3]      ; LEDR[3]     ; 8.503  ;    ;    ; 8.852  ;
; SW[4]      ; LEDR[4]     ; 8.844  ;    ;    ; 9.230  ;
; SW[5]      ; LEDR[5]     ; 8.966  ;    ;    ; 9.377  ;
; SW[6]      ; LEDR[6]     ; 9.090  ;    ;    ; 9.564  ;
; SW[7]      ; LEDR[7]     ; 8.590  ;    ;    ; 9.070  ;
; SW[8]      ; LEDR[8]     ; 9.194  ;    ;    ; 9.695  ;
; SW[9]      ; LEDR[9]     ; 9.820  ;    ;    ; 10.376 ;
; SW[10]     ; LEDR[10]    ; 9.412  ;    ;    ; 9.907  ;
; SW[11]     ; LEDR[11]    ; 9.216  ;    ;    ; 9.712  ;
; SW[12]     ; LEDR[12]    ; 9.099  ;    ;    ; 9.560  ;
; SW[13]     ; LEDR[13]    ; 8.877  ;    ;    ; 9.380  ;
; SW[14]     ; LEDR[14]    ; 9.443  ;    ;    ; 9.948  ;
; SW[15]     ; LEDR[15]    ; 10.519 ;    ;    ; 11.113 ;
; SW[16]     ; LEDR[16]    ; 9.119  ;    ;    ; 9.614  ;
; SW[17]     ; LEDR[17]    ; 9.159  ;    ;    ; 9.652  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.368  ;    ;    ; 8.814  ;
; SW[1]      ; LEDR[1]     ; 8.183  ;    ;    ; 8.622  ;
; SW[2]      ; LEDR[2]     ; 8.354  ;    ;    ; 8.751  ;
; SW[3]      ; LEDR[3]     ; 8.212  ;    ;    ; 8.546  ;
; SW[4]      ; LEDR[4]     ; 8.538  ;    ;    ; 8.908  ;
; SW[5]      ; LEDR[5]     ; 8.656  ;    ;    ; 9.050  ;
; SW[6]      ; LEDR[6]     ; 8.776  ;    ;    ; 9.230  ;
; SW[7]      ; LEDR[7]     ; 8.296  ;    ;    ; 8.756  ;
; SW[8]      ; LEDR[8]     ; 8.874  ;    ;    ; 9.354  ;
; SW[9]      ; LEDR[9]     ; 9.530  ;    ;    ; 10.067 ;
; SW[10]     ; LEDR[10]    ; 9.083  ;    ;    ; 9.557  ;
; SW[11]     ; LEDR[11]    ; 8.895  ;    ;    ; 9.371  ;
; SW[12]     ; LEDR[12]    ; 8.783  ;    ;    ; 9.225  ;
; SW[13]     ; LEDR[13]    ; 8.570  ;    ;    ; 9.052  ;
; SW[14]     ; LEDR[14]    ; 9.112  ;    ;    ; 9.597  ;
; SW[15]     ; LEDR[15]    ; 10.199 ;    ;    ; 10.772 ;
; SW[16]     ; LEDR[16]    ; 8.802  ;    ;    ; 9.276  ;
; SW[17]     ; LEDR[17]    ; 8.840  ;    ;    ; 9.312  ;
+------------+-------------+--------+----+----+--------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.931 ; 5.834 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.185 ; 6.088 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.460 ; 6.363 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.931 ; 5.834 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.931 ; 5.834 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.181 ; 6.084 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.937 ; 5.840 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.937 ; 5.840 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.271 ; 6.174 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.754 ; 7.677 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.458 ; 7.381 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.447 ; 7.370 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 8.112 ; 8.035 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.458 ; 6.381 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.404 ; 6.307 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.181 ; 6.084 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.404 ; 6.307 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.966 ; 3.889 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.715 ; 5.638 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.350 ; 4.273 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.303 ; 4.226 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.659 ; 4.582 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.303 ; 4.226 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.348 ; 4.271 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.348 ; 4.271 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.327 ; 4.250 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.703 ; 4.626 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.703 ; 4.626 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.356 ; 4.279 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.053 ; 4.976 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.356 ; 4.279 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.710 ; 4.633 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.913 ; 4.831 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.703 ; 4.626 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.991 ; 4.914 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.346 ; 5.269 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.983 ; 4.906 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.346 ; 5.269 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.346 ; 5.269 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.737 ; 5.660 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.991 ; 4.914 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.355 ; 5.278 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.703 ; 4.626 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.740 ; 4.663 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.740 ; 4.663 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.740 ; 4.663 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.327 ; 4.250 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.365 ; 4.288 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.327 ; 4.250 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.966 ; 3.889 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 4.807 ; 4.710 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.051 ; 4.954 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.315 ; 5.218 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.807 ; 4.710 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.807 ; 4.710 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.047 ; 4.950 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.813 ; 4.716 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.813 ; 4.716 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.134 ; 5.037 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.590 ; 6.513 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.305 ; 6.228 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.295 ; 6.218 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.933 ; 6.856 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.346 ; 5.269 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.262 ; 5.165 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.047 ; 4.950 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.262 ; 5.165 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.380 ; 3.303 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.058 ; 4.981 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.748 ; 3.671 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.703 ; 3.626 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.045 ; 3.968 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.703 ; 3.626 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.746 ; 3.669 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.746 ; 3.669 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.726 ; 3.649 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.087 ; 4.010 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.087 ; 4.010 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.754 ; 3.677 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.422 ; 4.345 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.754 ; 3.677 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.093 ; 4.016 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.285 ; 4.203 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.087 ; 4.010 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.363 ; 4.286 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.705 ; 4.628 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.355 ; 4.278 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.704 ; 4.627 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.704 ; 4.627 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.079 ; 5.002 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.363 ; 4.286 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.713 ; 4.636 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.087 ; 4.010 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.122 ; 4.045 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.122 ; 4.045 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.122 ; 4.045 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.726 ; 3.649 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.762 ; 3.685 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.726 ; 3.649 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.380 ; 3.303 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.767     ; 5.864     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.015     ; 6.112     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.276     ; 6.373     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.767     ; 5.864     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.767     ; 5.864     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.009     ; 6.106     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.770     ; 5.867     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.770     ; 5.867     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.081     ; 6.178     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.608     ; 7.685     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.314     ; 7.391     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.300     ; 7.377     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.963     ; 8.040     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.301     ; 6.378     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.225     ; 6.322     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.009     ; 6.106     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.225     ; 6.322     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.936     ; 4.013     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.665     ; 5.742     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.302     ; 4.379     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.269     ; 4.346     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.624     ; 4.701     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.269     ; 4.346     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.320     ; 4.397     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.320     ; 4.397     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.296     ; 4.373     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.672     ; 4.749     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.672     ; 4.749     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.328     ; 4.405     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.019     ; 5.096     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.328     ; 4.405     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.680     ; 4.757     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.871     ; 4.953     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.672     ; 4.749     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.960     ; 5.037     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.313     ; 5.390     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.951     ; 5.028     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.296     ; 5.373     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.296     ; 5.373     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.702     ; 5.779     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.960     ; 5.037     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.320     ; 5.397     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.672     ; 4.749     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.726     ; 4.803     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.726     ; 4.803     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.726     ; 4.803     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.296     ; 4.373     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.336     ; 4.413     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.296     ; 4.373     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.936     ; 4.013     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 4.662     ; 4.759     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.900     ; 4.997     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.151     ; 5.248     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.662     ; 4.759     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.662     ; 4.759     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.895     ; 4.992     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.665     ; 4.762     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.665     ; 4.762     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.964     ; 5.061     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.463     ; 6.540     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.181     ; 6.258     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.167     ; 6.244     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.804     ; 6.881     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.208     ; 5.285     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.102     ; 5.199     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.895     ; 4.992     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.102     ; 5.199     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.348     ; 3.425     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.007     ; 5.084     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.699     ; 3.776     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.668     ; 3.745     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.008     ; 4.085     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.668     ; 3.745     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.716     ; 3.793     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.716     ; 3.793     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.693     ; 3.770     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.054     ; 4.131     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.054     ; 4.131     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.724     ; 3.801     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.387     ; 4.464     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.724     ; 3.801     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.061     ; 4.138     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.242     ; 4.324     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.054     ; 4.131     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.331     ; 4.408     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.669     ; 4.746     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.322     ; 4.399     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.653     ; 4.730     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.653     ; 4.730     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.043     ; 5.120     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.331     ; 4.408     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.676     ; 4.753     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.054     ; 4.131     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.106     ; 4.183     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.106     ; 4.183     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.106     ; 4.183     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.693     ; 3.770     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.731     ; 3.808     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.693     ; 3.770     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.348     ; 3.425     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 63
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.311 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                             ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                                          ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; 48.6 MHz   ; 48.6 MHz        ; pll0|altpll_0|sd1|pll7|clk[0]                  ;                                                               ;
; 84.86 MHz  ; 84.86 MHz       ; u6|altpll_component|auto_generated|pll1|clk[3] ;                                                               ;
; 151.56 MHz ; 151.56 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 222.02 MHz ; 222.02 MHz      ; CLOCK2_50                                      ;                                                               ;
; 862.81 MHz ; 250.0 MHz       ; CLOCK_50                                       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.779  ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 11.833 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 14.108 ; 0.000         ;
; CLOCK2_50                                      ; 15.496 ; 0.000         ;
; CLOCK_50                                       ; 18.841 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 0.278 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.338 ; 0.000         ;
; CLOCK2_50                                      ; 0.353 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
; CLOCK_50                                       ; 0.354 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 3.960  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 13.892 ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 14.197 ; 0.000         ;
; CLOCK2_50                                      ; 15.007 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 1.238 ; 0.000         ;
; CLOCK2_50                                      ; 1.723 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.368 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 4.390 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.679  ; 0.000         ;
; CLOCK2_50                                      ; 9.743  ; 0.000         ;
; CLOCK_50                                       ; 9.778  ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 19.684 ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 19.693 ; 0.000         ;
; AUD_BCLK                                       ; 78.790 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.779 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.748     ; 4.422      ;
; 2.779 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.748     ; 4.422      ;
; 2.805 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.748     ; 4.396      ;
; 2.805 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.748     ; 4.396      ;
; 2.805 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.748     ; 4.396      ;
; 2.805 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.748     ; 4.396      ;
; 2.805 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.748     ; 4.396      ;
; 2.805 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.748     ; 4.396      ;
; 2.810 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.748     ; 4.391      ;
; 2.810 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.748     ; 4.391      ;
; 2.810 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.748     ; 4.391      ;
; 2.810 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.748     ; 4.391      ;
; 2.810 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.748     ; 4.391      ;
; 2.963 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.750     ; 4.236      ;
; 2.963 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.750     ; 4.236      ;
; 3.016 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.749     ; 4.184      ;
; 3.018 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[4]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.750     ; 4.181      ;
; 3.018 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[5]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.750     ; 4.181      ;
; 3.018 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[6]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.750     ; 4.181      ;
; 3.402 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.510      ;
; 3.404 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.509      ;
; 3.415 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mWR        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.782      ;
; 3.415 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|WR_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.782      ;
; 3.415 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.782      ;
; 3.443 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|RD_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.754      ;
; 3.443 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mRD        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.754      ;
; 3.443 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|RD_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.754      ;
; 3.467 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.443      ;
; 3.469 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.443      ;
; 3.469 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.442      ;
; 3.524 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.388      ;
; 3.534 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.376      ;
; 3.541 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[0] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.372      ;
; 3.550 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[2] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.362      ;
; 3.565 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.347      ;
; 3.567 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.346      ;
; 3.589 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.321      ;
; 3.606 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[0] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.305      ;
; 3.615 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[2] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.295      ;
; 3.625 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[1] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.288      ;
; 3.632 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.280      ;
; 3.639 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[5] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.273      ;
; 3.656 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mLENGTH[6] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.541      ;
; 3.656 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[2] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.257      ;
; 3.678 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.234      ;
; 3.680 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.233      ;
; 3.687 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.224      ;
; 3.687 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3] ; SDram_Control_new:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.225      ;
; 3.689 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.223      ;
; 3.690 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[1] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.221      ;
; 3.698 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.212      ;
; 3.700 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.211      ;
; 3.704 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[5] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.206      ;
; 3.704 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[0] ; SDram_Control_new:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.209      ;
; 3.707 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.205      ;
; 3.709 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.204      ;
; 3.711 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.201      ;
; 3.711 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.201      ;
; 3.713 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[4] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.199      ;
; 3.713 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[2] ; SDram_Control_new:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.199      ;
; 3.713 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.200      ;
; 3.713 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.200      ;
; 3.721 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[2] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.190      ;
; 3.737 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.175      ;
; 3.737 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.175      ;
; 3.737 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.175      ;
; 3.737 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.175      ;
; 3.737 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.175      ;
; 3.739 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.174      ;
; 3.739 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.174      ;
; 3.739 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.174      ;
; 3.739 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.174      ;
; 3.739 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.174      ;
; 3.741 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[3] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.172      ;
; 3.742 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.170      ;
; 3.742 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.170      ;
; 3.744 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.169      ;
; 3.744 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.169      ;
; 3.745 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.167      ;
; 3.754 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.157      ;
; 3.765 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.145      ;
; 3.771 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[4] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.142      ;
; 3.774 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.138      ;
; 3.774 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[2] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 6.180      ;
; 3.778 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[4] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.132      ;
; 3.785 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.127      ;
; 3.785 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.127      ;
; 3.787 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[2] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 6.167      ;
; 3.788 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[1] ; SDram_Control_new:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.125      ;
; 3.789 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[0] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 6.165      ;
; 3.794 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.116      ;
; 3.796 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.115      ;
; 3.800 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3] ; SDram_Control_new:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.112      ;
; 3.802 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[5] ; SDram_Control_new:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.110      ;
; 3.806 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[3] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.105      ;
; 3.809 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3] ; SDram_Control_new:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.102      ;
; 3.811 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.101      ;
; 3.811 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.101      ;
; 3.811 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.101      ;
; 3.811 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.101      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------+--------------+------------+------------+
; 11.833 ; Debounce:deb2|neg_r                                                                                    ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.772     ; 5.344      ;
; 12.106 ; Debounce:deb2|neg_r                                                                                    ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.772     ; 5.071      ;
; 12.361 ; Debounce:deb1|neg_r                                                                                    ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.772     ; 4.816      ;
; 12.405 ; Debounce:deb2|neg_r                                                                                    ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.772     ; 4.772      ;
; 12.689 ; VGA_Controller:u1|V_Cont[4]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 6.824      ;
; 12.921 ; Debounce:deb1|neg_r                                                                                    ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.772     ; 4.256      ;
; 12.997 ; VGA_Controller:u1|V_Cont[3]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 6.516      ;
; 13.009 ; Debounce:deb2|neg_r                                                                                    ; TOP:top1|enable_r                                                                                                                                                                                                    ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.769     ; 4.171      ;
; 13.013 ; VGA_Controller:u1|V_Cont[6]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 6.500      ;
; 13.060 ; Debounce:deb1|neg_r                                                                                    ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.772     ; 4.117      ;
; 13.068 ; VGA_Controller:u1|V_Cont[12]                                                                           ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 6.445      ;
; 13.094 ; VGA_Controller:u1|V_Cont[2]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 6.419      ;
; 13.147 ; VGA_Controller:u1|V_Cont[5]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 6.366      ;
; 13.273 ; VGA_Controller:u1|V_Cont[4]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 6.240      ;
; 13.296 ; VGA_Controller:u1|V_Cont[8]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 6.217      ;
; 13.345 ; VGA_Controller:u1|V_Cont[10]                                                                           ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 6.168      ;
; 13.402 ; Debounce:deb1|neg_r                                                                                    ; TOP:top1|state_r[3]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.769     ; 3.778      ;
; 13.407 ; VGA_Controller:u1|V_Cont[7]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 6.106      ;
; 13.445 ; VGA_Controller:u1|V_Cont[11]                                                                           ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 6.068      ;
; 13.466 ; Debounce:deb2|neg_r                                                                                    ; TOP:top1|state_r[3]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.769     ; 3.714      ;
; 13.510 ; VGA_Controller:u1|V_Cont[0]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 6.003      ;
; 13.554 ; VGA_Controller:u1|V_Cont[4]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.959      ;
; 13.581 ; VGA_Controller:u1|V_Cont[3]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.932      ;
; 13.597 ; VGA_Controller:u1|V_Cont[6]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.916      ;
; 13.652 ; VGA_Controller:u1|V_Cont[12]                                                                           ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.861      ;
; 13.678 ; VGA_Controller:u1|V_Cont[2]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.835      ;
; 13.713 ; VGA_Controller:u1|V_Cont[1]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.800      ;
; 13.731 ; VGA_Controller:u1|V_Cont[5]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.782      ;
; 13.844 ; VGA_Controller:u1|V_Cont[9]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.669      ;
; 13.862 ; VGA_Controller:u1|V_Cont[3]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.651      ;
; 13.878 ; VGA_Controller:u1|V_Cont[6]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.635      ;
; 13.880 ; VGA_Controller:u1|V_Cont[8]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.633      ;
; 13.929 ; VGA_Controller:u1|V_Cont[10]                                                                           ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.584      ;
; 13.933 ; VGA_Controller:u1|V_Cont[12]                                                                           ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.580      ;
; 13.959 ; VGA_Controller:u1|V_Cont[2]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.554      ;
; 13.991 ; VGA_Controller:u1|V_Cont[7]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.522      ;
; 14.012 ; VGA_Controller:u1|V_Cont[5]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.501      ;
; 14.029 ; VGA_Controller:u1|V_Cont[11]                                                                           ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.484      ;
; 14.094 ; VGA_Controller:u1|V_Cont[0]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.419      ;
; 14.115 ; VGA_Controller:u1|H_Cont[11]                                                                           ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.354     ; 5.390      ;
; 14.161 ; VGA_Controller:u1|V_Cont[8]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.352      ;
; 14.210 ; VGA_Controller:u1|V_Cont[10]                                                                           ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.303      ;
; 14.272 ; VGA_Controller:u1|V_Cont[7]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.241      ;
; 14.297 ; VGA_Controller:u1|V_Cont[1]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.216      ;
; 14.310 ; VGA_Controller:u1|V_Cont[11]                                                                           ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.203      ;
; 14.344 ; VGA_Controller:u1|H_Cont[8]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.355     ; 5.160      ;
; 14.375 ; VGA_Controller:u1|V_Cont[0]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.138      ;
; 14.409 ; VGA_Controller:u1|H_Cont[10]                                                                           ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.354     ; 5.096      ;
; 14.428 ; VGA_Controller:u1|V_Cont[9]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 5.085      ;
; 14.459 ; VGA_Controller:u1|H_Cont[9]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.355     ; 5.045      ;
; 14.511 ; VGA_Controller:u1|H_Cont[12]                                                                           ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.354     ; 4.994      ;
; 14.578 ; VGA_Controller:u1|V_Cont[1]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 4.935      ;
; 14.644 ; VGA_Controller:u1|H_Cont[5]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.355     ; 4.860      ;
; 14.699 ; VGA_Controller:u1|H_Cont[11]                                                                           ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.354     ; 4.806      ;
; 14.709 ; VGA_Controller:u1|V_Cont[9]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.346     ; 4.804      ;
; 14.828 ; VGA_Controller:u1|H_Cont[4]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.355     ; 4.676      ;
; 14.856 ; VGA_Controller:u1|H_Cont[7]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.355     ; 4.648      ;
; 14.937 ; VGA_Controller:u1|H_Cont[6]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.355     ; 4.567      ;
; 14.943 ; VGA_Controller:u1|H_Cont[8]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.355     ; 4.561      ;
; 14.980 ; VGA_Controller:u1|H_Cont[11]                                                                           ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.354     ; 4.525      ;
; 14.993 ; VGA_Controller:u1|H_Cont[10]                                                                           ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.354     ; 4.512      ;
; 15.060 ; VGA_Controller:u1|H_Cont[9]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.355     ; 4.444      ;
; 15.095 ; VGA_Controller:u1|H_Cont[12]                                                                           ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.354     ; 4.410      ;
; 15.224 ; VGA_Controller:u1|H_Cont[8]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.355     ; 4.280      ;
; 15.274 ; VGA_Controller:u1|H_Cont[10]                                                                           ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.354     ; 4.231      ;
; 15.331 ; VGA_Controller:u1|H_Cont[5]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.355     ; 4.173      ;
; 15.341 ; VGA_Controller:u1|H_Cont[9]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.355     ; 4.163      ;
; 15.376 ; VGA_Controller:u1|H_Cont[12]                                                                           ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.354     ; 4.129      ;
; 15.440 ; VGA_Controller:u1|H_Cont[7]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.355     ; 4.064      ;
; 15.509 ; VGA_Controller:u1|H_Cont[5]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.355     ; 3.995      ;
; 15.515 ; VGA_Controller:u1|H_Cont[4]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.355     ; 3.989      ;
; 15.624 ; VGA_Controller:u1|H_Cont[6]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.355     ; 3.880      ;
; 15.693 ; VGA_Controller:u1|H_Cont[4]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.355     ; 3.811      ;
; 15.721 ; VGA_Controller:u1|H_Cont[7]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.355     ; 3.783      ;
; 15.802 ; VGA_Controller:u1|H_Cont[6]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.355     ; 3.702      ;
; 19.423 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_2|sipo:bit3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.286      ; 20.893     ;
; 19.427 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_1|sipo:bit0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.283      ; 20.886     ;
; 19.429 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][3][2] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.283      ; 20.884     ;
; 19.480 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_2|sipo:bit0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.286      ; 20.836     ;
; 19.530 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][3][0] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.283      ; 20.783     ;
; 19.562 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][3][4] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.283      ; 20.751     ;
; 19.588 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][3][1] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.283      ; 20.725     ;
; 19.601 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_1|sipo:bit2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.283      ; 20.712     ;
; 19.606 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][2][4] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.286      ; 20.710     ;
; 19.619 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_1|sipo:bit6|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.283      ; 20.694     ;
; 19.635 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_2|sipo:bit2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.286      ; 20.681     ;
; 19.658 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][3][6] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.283      ; 20.655     ;
; 19.665 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_1|sipo:bit4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.283      ; 20.648     ;
; 19.678 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_1|sipo:bit1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.283      ; 20.635     ;
; 19.700 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_2|sipo:bit1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.286      ; 20.616     ;
; 19.703 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][2][5] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.286      ; 20.613     ;
; 19.707 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][3][3] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.283      ; 20.606     ;
; 19.747 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][2][0] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.286      ; 20.569     ;
; 19.791 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_1|sipo:bit3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.283      ; 20.522     ;
; 19.839 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][3][5] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.283      ; 20.474     ;
; 19.869 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][2][2] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.286      ; 20.447     ;
; 19.871 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_2|sipo:bit4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.286      ; 20.445     ;
; 19.879 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_1|sipo:bit5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.283      ; 20.434     ;
; 19.892 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][2][1] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.286      ; 20.424     ;
; 19.949 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_4|sipo:bit0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.268      ; 20.349     ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 14.108 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.386     ; 5.505      ;
; 14.108 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.386     ; 5.505      ;
; 14.236 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.393     ; 5.370      ;
; 14.237 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.393     ; 5.369      ;
; 14.241 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.393     ; 5.365      ;
; 14.250 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.393     ; 5.356      ;
; 14.251 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.393     ; 5.355      ;
; 14.255 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.393     ; 5.351      ;
; 14.474 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.383     ; 5.142      ;
; 14.595 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.386     ; 5.018      ;
; 14.596 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.386     ; 5.017      ;
; 14.640 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.386     ; 4.973      ;
; 14.640 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.386     ; 4.973      ;
; 14.654 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.386     ; 4.959      ;
; 14.718 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.384     ; 4.897      ;
; 14.719 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.384     ; 4.896      ;
; 14.723 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.384     ; 4.892      ;
; 14.727 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.383     ; 4.889      ;
; 14.728 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.383     ; 4.888      ;
; 14.728 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.383     ; 4.888      ;
; 14.777 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.384     ; 4.838      ;
; 14.778 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.384     ; 4.837      ;
; 14.782 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.384     ; 4.833      ;
; 14.782 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.383     ; 4.834      ;
; 14.783 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.383     ; 4.833      ;
; 14.783 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.383     ; 4.833      ;
; 14.789 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15] ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.386     ; 4.824      ;
; 14.790 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15] ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.386     ; 4.823      ;
; 14.810 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.383     ; 4.806      ;
; 14.812 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.383     ; 4.804      ;
; 14.813 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.383     ; 4.803      ;
; 14.848 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15] ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.386     ; 4.765      ;
; 14.891 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.015     ; 5.093      ;
; 14.893 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.015     ; 5.091      ;
; 14.896 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.392     ; 4.711      ;
; 14.897 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.392     ; 4.710      ;
; 14.901 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.392     ; 4.706      ;
; 14.908 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.383     ; 4.708      ;
; 14.909 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.383     ; 4.707      ;
; 14.913 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.383     ; 4.703      ;
; 14.933 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.383     ; 4.683      ;
; 14.935 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.383     ; 4.681      ;
; 14.936 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.383     ; 4.680      ;
; 14.961 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.014     ; 5.024      ;
; 14.962 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.014     ; 5.023      ;
; 14.962 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.014     ; 5.023      ;
; 14.972 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.385     ; 4.642      ;
; 14.973 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.385     ; 4.641      ;
; 15.006 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.383     ; 4.610      ;
; 15.031 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.385     ; 4.583      ;
; 15.127 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.382     ; 4.490      ;
; 15.128 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.382     ; 4.489      ;
; 15.128 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.382     ; 4.489      ;
; 15.141 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.015     ; 4.843      ;
; 15.141 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.015     ; 4.843      ;
; 15.141 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.015     ; 4.843      ;
; 15.141 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.015     ; 4.843      ;
; 15.141 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.015     ; 4.843      ;
; 15.145 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.385     ; 4.469      ;
; 15.145 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.385     ; 4.469      ;
; 15.203 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.368      ; 5.164      ;
; 15.234 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.015     ; 4.750      ;
; 15.235 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.015     ; 4.749      ;
; 15.235 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.382     ; 4.382      ;
; 15.237 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.382     ; 4.380      ;
; 15.238 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.382     ; 4.379      ;
; 15.239 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.015     ; 4.745      ;
; 15.253 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.019     ; 4.727      ;
; 15.262 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.014     ; 4.723      ;
; 15.262 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.014     ; 4.723      ;
; 15.305 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.014     ; 4.680      ;
; 15.386 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.014     ; 4.599      ;
; 15.386 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.014     ; 4.599      ;
; 15.386 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.014     ; 4.599      ;
; 15.386 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.014     ; 4.599      ;
; 15.386 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.014     ; 4.599      ;
; 15.436 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.233      ; 4.728      ;
; 15.436 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.233      ; 4.728      ;
; 15.436 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.233      ; 4.728      ;
; 15.436 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.233      ; 4.728      ;
; 15.436 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.233      ; 4.728      ;
; 15.436 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.233      ; 4.728      ;
; 15.436 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.233      ; 4.728      ;
; 15.436 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.233      ; 4.728      ;
; 15.511 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.382     ; 4.106      ;
; 15.572 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.015     ; 4.412      ;
; 15.574 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.015     ; 4.410      ;
; 15.575 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.015     ; 4.409      ;
; 15.609 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.234      ; 4.556      ;
; 15.609 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.234      ; 4.556      ;
; 15.609 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.234      ; 4.556      ;
; 15.609 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.234      ; 4.556      ;
; 15.609 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.234      ; 4.556      ;
; 15.609 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.234      ; 4.556      ;
; 15.609 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.234      ; 4.556      ;
; 15.609 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.234      ; 4.556      ;
; 15.609 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.234      ; 4.556      ;
; 15.609 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.234      ; 4.556      ;
; 15.609 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.234      ; 4.556      ;
; 15.609 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.234      ; 4.556      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.496 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.420      ;
; 15.586 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.341      ;
; 15.598 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.329      ;
; 15.660 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.280      ;
; 15.660 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.280      ;
; 15.660 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.280      ;
; 15.660 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.280      ;
; 15.660 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.280      ;
; 15.664 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.276      ;
; 15.664 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.276      ;
; 15.664 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.276      ;
; 15.664 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.276      ;
; 15.664 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.276      ;
; 15.670 ; Reset_Delay:u2|Cont[17]         ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.246      ;
; 15.674 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.253      ;
; 15.687 ; Reset_Delay:u2|Cont[2]          ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.240      ;
; 15.744 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.196      ;
; 15.744 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.196      ;
; 15.744 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.196      ;
; 15.744 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.196      ;
; 15.744 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.196      ;
; 15.824 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.102      ;
; 15.824 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.102      ;
; 15.824 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.102      ;
; 15.824 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.102      ;
; 15.824 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.102      ;
; 15.824 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.102      ;
; 15.824 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.102      ;
; 15.824 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.102      ;
; 15.824 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.102      ;
; 15.824 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.102      ;
; 15.824 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.102      ;
; 15.824 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.102      ;
; 15.824 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.102      ;
; 15.824 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.102      ;
; 15.824 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.102      ;
; 15.824 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.103      ;
; 15.827 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.088      ;
; 15.827 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.088      ;
; 15.827 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.088      ;
; 15.827 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.088      ;
; 15.827 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.088      ;
; 15.827 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.088      ;
; 15.827 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.088      ;
; 15.827 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.088      ;
; 15.827 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.088      ;
; 15.827 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.088      ;
; 15.827 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.088      ;
; 15.827 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.088      ;
; 15.827 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.088      ;
; 15.827 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.088      ;
; 15.827 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.088      ;
; 15.836 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.090      ;
; 15.836 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.090      ;
; 15.836 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.090      ;
; 15.836 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.090      ;
; 15.836 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.090      ;
; 15.836 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.090      ;
; 15.836 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.090      ;
; 15.836 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.090      ;
; 15.836 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.090      ;
; 15.836 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.090      ;
; 15.836 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.090      ;
; 15.836 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.090      ;
; 15.836 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.090      ;
; 15.836 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.090      ;
; 15.836 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.090      ;
; 15.846 ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.081      ;
; 15.852 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.063      ;
; 15.852 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.063      ;
; 15.852 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.063      ;
; 15.852 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.063      ;
; 15.852 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.063      ;
; 15.852 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.063      ;
; 15.852 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.063      ;
; 15.852 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.063      ;
; 15.852 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.063      ;
; 15.852 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.063      ;
; 15.852 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.063      ;
; 15.852 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.063      ;
; 15.852 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.063      ;
; 15.852 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.063      ;
; 15.852 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.063      ;
; 15.859 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.081      ;
; 15.859 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.081      ;
; 15.859 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.081      ;
; 15.859 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.081      ;
; 15.859 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.081      ;
; 15.865 ; Reset_Delay:u2|Cont[19]         ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 4.051      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.060      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 4.061      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.060      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.060      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.060      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.060      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 4.061      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.060      ;
; 15.882 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.056      ;
; 15.882 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 4.057      ;
; 15.882 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.056      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                   ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 18.841 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.086      ;
; 18.848 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.079      ;
; 18.871 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.056      ;
; 18.873 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.054      ;
; 18.884 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.043      ;
; 18.893 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.034      ;
; 18.894 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.033      ;
; 18.897 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.030      ;
; 18.914 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.013      ;
; 18.914 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.013      ;
; 18.939 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.988      ;
; 18.943 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.984      ;
; 18.963 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.964      ;
; 18.966 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.961      ;
; 18.967 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.960      ;
; 18.973 ; Debounce:deb2|counter_r[2]  ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.954      ;
; 19.049 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.878      ;
; 19.051 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.876      ;
; 19.168 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.759      ;
; 19.170 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.757      ;
; 19.173 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.754      ;
; 19.176 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.751      ;
; 19.187 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.740      ;
; 19.190 ; Debounce:deb2|counter_r[2]  ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.737      ;
; 19.194 ; Debounce:deb1|counter_r[2]  ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.733      ;
; 19.195 ; Debounce:deb1|counter_r[2]  ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.732      ;
; 19.244 ; Debounce:deb1|counter_r[2]  ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.683      ;
; 19.244 ; Debounce:deb2|counter_r[2]  ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.683      ;
; 19.244 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.683      ;
; 19.244 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.683      ;
; 19.244 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.683      ;
; 19.244 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.683      ;
; 19.244 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.683      ;
; 19.244 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.683      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                    ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.278 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[18].winAddCor_gen|crl_r[1]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.393      ; 0.872      ;
; 0.281 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[18].winAddCor_gen|crl_r[12]                               ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.393      ; 0.875      ;
; 0.282 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[8].winAddCor_gen|crl_r[11]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf8[0].winBuf_8_0|altshift_taps:crl_r_rtl_0|shift_taps_nmm:auto_generated|altsyncram_95b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 0.872      ;
; 0.289 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[11].winAddCor_gen|crl_r[8]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.390      ; 0.880      ;
; 0.296 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[8].winAddCor_gen|crl_r[3]                                 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf8[0].winBuf_8_0|altshift_taps:crl_r_rtl_0|shift_taps_nmm:auto_generated|altsyncram_95b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 0.886      ;
; 0.296 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[22].winAddCor_gen|crl_r[10]                               ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf22[0].winBuf_22_0|altshift_taps:crl_r_rtl_0|shift_taps_lkm:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.393      ; 0.890      ;
; 0.298 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[18].winAddCor_gen|crl_r[6]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.393      ; 0.892      ;
; 0.303 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[11].winAddCor_gen|crl_r[0]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.390      ; 0.894      ;
; 0.308 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[18].winAddCor_gen|crl_r[3]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.393      ; 0.902      ;
; 0.309 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[11].winAddCor_gen|crl_r[5]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.390      ; 0.900      ;
; 0.311 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[18].winAddCor_gen|crl_r[7]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.393      ; 0.905      ;
; 0.329 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[4]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 0.940      ;
; 0.330 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[5]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 0.943      ;
; 0.331 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[4]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 0.944      ;
; 0.332 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[8]                                 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.415      ; 0.948      ;
; 0.333 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[7]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 0.946      ;
; 0.333 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[2]                                 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.415      ; 0.949      ;
; 0.334 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[9].winAddCor_gen|crl_r[2]                                 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf9[0].winBuf_9_0|altshift_taps:crl_r_rtl_0|shift_taps_omm:auto_generated|altsyncram_p5b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 0.942      ;
; 0.334 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[7]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 0.945      ;
; 0.334 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[0]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 0.945      ;
; 0.334 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[1].winAddCor_gen|crl_r[4]                                 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 0.943      ;
; 0.335 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[13].winAddCor_gen|crl_r[1]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 0.935      ;
; 0.335 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[1].winAddCor_gen|crl_r[5]                                 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 0.944      ;
; 0.335 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[1].winAddCor_gen|crl_r[1]                                 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 0.944      ;
; 0.335 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|left_image_r[3]                                                                         ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|ram_block5a0~porta_datain_reg0        ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 0.944      ;
; 0.336 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[13].winAddCor_gen|crl_r[5]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 0.936      ;
; 0.337 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[9]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 0.948      ;
; 0.337 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[9]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 0.950      ;
; 0.337 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[1].winAddCor_gen|crl_r[12]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 0.946      ;
; 0.337 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[20].winAddCor_gen|crl_r[7]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf20[0].winBuf_20_0|altshift_taps:crl_r_rtl_0|shift_taps_3nm:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 0.941      ;
; 0.338 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[17].winAddCor_gen|crl_r[10]                               ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 0.939      ;
; 0.338 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[17].winAddCor_gen|crl_r[4]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 0.939      ;
; 0.339 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[9].winAddCor_gen|crl_r[11]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf9[0].winBuf_9_0|altshift_taps:crl_r_rtl_0|shift_taps_omm:auto_generated|altsyncram_p5b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 0.947      ;
; 0.339 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[2]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 0.950      ;
; 0.339 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[7].winAddCor_gen|crl_r[12]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf7[0].winBuf_7_0|altshift_taps:crl_r_rtl_0|shift_taps_mmm:auto_generated|altsyncram_n5b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 0.943      ;
; 0.339 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|left_image_r[4]                                                                         ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|ram_block5a0~porta_datain_reg0        ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 0.948      ;
; 0.340 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[10]                               ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 0.951      ;
; 0.340 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[12]                               ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 0.953      ;
; 0.340 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[7].winAddCor_gen|crl_r[3]                                 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf7[0].winBuf_7_0|altshift_taps:crl_r_rtl_0|shift_taps_mmm:auto_generated|altsyncram_n5b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 0.944      ;
; 0.340 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[17].winAddCor_gen|crl_r[11]                               ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 0.941      ;
; 0.341 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[9].winAddCor_gen|crl_r[8]                                 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf9[0].winBuf_9_0|altshift_taps:crl_r_rtl_0|shift_taps_omm:auto_generated|altsyncram_p5b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 0.949      ;
; 0.341 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[7].winAddCor_gen|crl_r[1]                                 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf7[0].winBuf_7_0|altshift_taps:crl_r_rtl_0|shift_taps_mmm:auto_generated|altsyncram_n5b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 0.945      ;
; 0.341 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[5]                                 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.415      ; 0.957      ;
; 0.341 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[0]                                 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.415      ; 0.957      ;
; 0.341 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[1].winAddCor_gen|crl_r[7]                                 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 0.950      ;
; 0.342 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[9].winAddCor_gen|crl_r[1]                                 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf9[0].winBuf_9_0|altshift_taps:crl_r_rtl_0|shift_taps_omm:auto_generated|altsyncram_p5b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 0.950      ;
; 0.342 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[11]                               ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 0.953      ;
; 0.342 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[1]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 0.953      ;
; 0.342 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[10]                               ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 0.955      ;
; 0.342 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[15].winAddCor_gen|crl_r[4]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf15[0].winBuf_15_0|altshift_taps:crl_r_rtl_0|shift_taps_umm:auto_generated|altsyncram_v5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.395      ; 0.938      ;
; 0.342 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[20].winAddCor_gen|crl_r[12]                               ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf20[0].winBuf_20_0|altshift_taps:crl_r_rtl_0|shift_taps_3nm:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 0.946      ;
; 0.343 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[13].winAddCor_gen|crl_r[4]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 0.943      ;
; 0.343 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[6]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 0.956      ;
; 0.343 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[1]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 0.956      ;
; 0.343 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[3]                                 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.415      ; 0.959      ;
; 0.343 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[22].winAddCor_gen|crl_r[9]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf22[0].winBuf_22_0|altshift_taps:crl_r_rtl_0|shift_taps_lkm:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.393      ; 0.937      ;
; 0.343 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[20].winAddCor_gen|crl_r[4]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf20[0].winBuf_20_0|altshift_taps:crl_r_rtl_0|shift_taps_3nm:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 0.947      ;
; 0.343 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[18].winAddCor_gen|crl_r[7]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.946      ;
; 0.343 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[17].winAddCor_gen|crl_r[12]                               ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 0.944      ;
; 0.343 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[17].winAddCor_gen|crl_r[9]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 0.944      ;
; 0.343 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[17].winAddCor_gen|crl_r[9]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.395      ; 0.939      ;
; 0.344 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[13].winAddCor_gen|crl_r[12]                               ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 0.944      ;
; 0.344 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[13].winAddCor_gen|crl_r[3]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 0.944      ;
; 0.344 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[15].winAddCor_gen|crl_r[1]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf15[0].winBuf_15_0|altshift_taps:crl_r_rtl_0|shift_taps_umm:auto_generated|altsyncram_v5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.395      ; 0.940      ;
; 0.344 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[18].winAddCor_gen|crl_r[9]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.947      ;
; 0.344 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[19].winAddCor_gen|crl_r[9]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf19[0].winBuf_19_0|altshift_taps:crl_r_rtl_0|shift_taps_2nm:auto_generated|altsyncram_36b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.947      ;
; 0.344 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[19].winAddCor_gen|crl_r[7]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf19[0].winBuf_19_0|altshift_taps:crl_r_rtl_0|shift_taps_2nm:auto_generated|altsyncram_36b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.947      ;
; 0.344 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[17].winAddCor_gen|crl_r[3]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.395      ; 0.940      ;
; 0.345 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[8].winAddCor_gen|crl_r[12]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf8[0].winBuf_8_0|altshift_taps:crl_r_rtl_0|shift_taps_nmm:auto_generated|altsyncram_95b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 0.937      ;
; 0.345 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[6]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 0.956      ;
; 0.345 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[13].winAddCor_gen|crl_r[11]                               ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 0.945      ;
; 0.345 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[13].winAddCor_gen|crl_r[6]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 0.945      ;
; 0.345 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|right_image_r[4]                                                                        ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|ram_block5a0~porta_datain_reg0       ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 0.937      ;
; 0.345 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[17].winAddCor_gen|crl_r[11]                               ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.395      ; 0.941      ;
; 0.346 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[10]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.415      ; 0.962      ;
; 0.346 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|right_image_r[7]                                                                        ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|ram_block5a6~porta_datain_reg0       ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 0.946      ;
; 0.346 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[18].winAddCor_gen|crl_r[4]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.949      ;
; 0.346 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[18].winAddCor_gen|crl_r[0]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.393      ; 0.940      ;
; 0.346 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[19].winAddCor_gen|crl_r[4]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf19[0].winBuf_19_0|altshift_taps:crl_r_rtl_0|shift_taps_2nm:auto_generated|altsyncram_36b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.949      ;
; 0.346 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[17].winAddCor_gen|crl_r[3]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 0.947      ;
; 0.347 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[9].winAddCor_gen|crl_r[10]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf9[0].winBuf_9_0|altshift_taps:crl_r_rtl_0|shift_taps_omm:auto_generated|altsyncram_p5b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 0.955      ;
; 0.347 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[8]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 0.958      ;
; 0.347 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[13].winAddCor_gen|crl_r[10]                               ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 0.947      ;
; 0.347 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[13].winAddCor_gen|crl_r[2]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 0.947      ;
; 0.347 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[16].winAddCor_gen|crl_r[11]                               ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 0.951      ;
; 0.348 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[8].winAddCor_gen|crl_r[4]                                 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf8[0].winBuf_8_0|altshift_taps:crl_r_rtl_0|shift_taps_nmm:auto_generated|altsyncram_95b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 0.940      ;
; 0.348 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[13].winAddCor_gen|crl_r[7]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 0.948      ;
; 0.348 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[4]                                 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.415      ; 0.964      ;
; 0.348 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[18].winAddCor_gen|crl_r[3]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.951      ;
; 0.348 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[16].winAddCor_gen|crl_r[7]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 0.952      ;
; 0.349 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[8].winAddCor_gen|crl_r[11]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf8[0].winBuf_8_0|altshift_taps:crl_r_rtl_0|shift_taps_nmm:auto_generated|altsyncram_95b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 0.941      ;
; 0.349 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[8].winAddCor_gen|crl_r[3]                                 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf8[0].winBuf_8_0|altshift_taps:crl_r_rtl_0|shift_taps_nmm:auto_generated|altsyncram_95b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 0.941      ;
; 0.349 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[7].winAddCor_gen|crl_r[7]                                 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf7[0].winBuf_7_0|altshift_taps:crl_r_rtl_0|shift_taps_mmm:auto_generated|altsyncram_n5b1:altsyncram2|ram_block5a0~porta_datain_reg0   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 0.953      ;
; 0.349 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|right_image_r[1]                                                                        ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|ram_block5a0~porta_datain_reg0       ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.391      ; 0.941      ;
; 0.349 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2] ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0                    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.388      ; 0.938      ;
; 0.349 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[18].winAddCor_gen|crl_r[1]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.952      ;
; 0.349 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[19].winAddCor_gen|crl_r[8]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf19[0].winBuf_19_0|altshift_taps:crl_r_rtl_0|shift_taps_2nm:auto_generated|altsyncram_36b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.952      ;
; 0.349 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[19].winAddCor_gen|crl_r[1]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf19[0].winBuf_19_0|altshift_taps:crl_r_rtl_0|shift_taps_2nm:auto_generated|altsyncram_36b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.952      ;
; 0.349 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[16].winAddCor_gen|crl_r[9]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 0.953      ;
; 0.349 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[17].winAddCor_gen|crl_r[0]                                ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.395      ; 0.945      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.338 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                            ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.379 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.638      ;
; 0.380 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.639      ;
; 0.381 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.624      ;
; 0.381 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.640      ;
; 0.439 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.324      ; 0.964      ;
; 0.493 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.736      ;
; 0.494 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.737      ;
; 0.513 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                            ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.755      ;
; 0.530 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.790      ;
; 0.530 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.790      ;
; 0.531 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.791      ;
; 0.531 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.791      ;
; 0.532 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.775      ;
; 0.532 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.792      ;
; 0.532 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.791      ;
; 0.533 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.792      ;
; 0.533 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.793      ;
; 0.533 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.792      ;
; 0.535 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.794      ;
; 0.544 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.787      ;
; 0.545 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.788      ;
; 0.559 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.801      ;
; 0.559 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                            ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.801      ;
; 0.566 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.808      ;
; 0.583 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.826      ;
; 0.599 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.320      ; 1.120      ;
; 0.600 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.842      ;
; 0.602 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.843      ;
; 0.604 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.845      ;
; 0.605 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.848      ;
; 0.607 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.850      ;
; 0.608 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.850      ;
; 0.608 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.851      ;
; 0.609 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.853      ;
; 0.611 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.320      ; 1.132      ;
; 0.611 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.852      ;
; 0.611 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.852      ;
; 0.612 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.855      ;
; 0.613 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.854      ;
; 0.614 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.855      ;
; 0.616 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.857      ;
; 0.616 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.857      ;
; 0.619 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.862      ;
; 0.620 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.861      ;
; 0.621 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.864      ;
; 0.622 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.320      ; 1.143      ;
; 0.626 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.869      ;
; 0.626 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.869      ;
; 0.627 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.870      ;
; 0.627 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.870      ;
; 0.627 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.870      ;
; 0.628 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.871      ;
; 0.628 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.871      ;
; 0.631 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.874      ;
; 0.633 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.876      ;
; 0.636 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.320      ; 1.157      ;
; 0.639 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.882      ;
; 0.642 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.885      ;
; 0.645 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.888      ;
; 0.646 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.889      ;
; 0.647 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.890      ;
; 0.648 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.320      ; 1.169      ;
; 0.648 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.891      ;
; 0.653 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.320      ; 1.174      ;
; 0.662 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.905      ;
; 0.673 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.320      ; 1.194      ;
; 0.673 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.916      ;
; 0.680 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.320      ; 1.201      ;
; 0.683 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.320      ; 1.204      ;
; 0.687 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.320      ; 1.208      ;
; 0.701 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.320      ; 1.222      ;
; 0.711 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.321      ; 1.233      ;
; 0.719 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.962      ;
; 0.727 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                   ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.970      ;
; 0.731 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.974      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.608      ;
; 0.387 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.395 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.639      ;
; 0.397 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.641      ;
; 0.400 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.643      ;
; 0.548 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.792      ;
; 0.580 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.824      ;
; 0.584 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.827      ;
; 0.584 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.827      ;
; 0.585 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.830      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.832      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.835      ;
; 0.593 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.836      ;
; 0.598 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.605 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.612 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.855      ;
; 0.844 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.089      ;
; 0.850 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.095      ;
; 0.867 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.111      ;
; 0.870 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.114      ;
; 0.870 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.113      ;
; 0.871 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.113      ;
; 0.871 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.114      ;
; 0.872 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.115      ;
; 0.872 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.115      ;
; 0.873 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.116      ;
; 0.873 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.116      ;
; 0.874 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.117      ;
; 0.874 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.118      ;
; 0.875 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.119      ;
; 0.875 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.119      ;
; 0.875 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.118      ;
; 0.875 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 1.130      ;
; 0.876 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.119      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.353 ; SDram_Control_new:u7|command:u_command|rw_flag                                                                                                                                           ; SDram_Control_new:u7|command:u_command|rw_flag                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SDram_Control_new:u7|ST[0]                                                                                                                                                               ; SDram_Control_new:u7|ST[0]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SDram_Control_new:u7|IN_REQ                                                                                                                                                              ; SDram_Control_new:u7|IN_REQ                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SDram_Control_new:u7|mWR_DONE                                                                                                                                                            ; SDram_Control_new:u7|mWR_DONE                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|command:u_command|oe4                                                                                                                                               ; SDram_Control_new:u7|command:u_command|oe4                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|command:u_command|do_rw                                                                                                                                             ; SDram_Control_new:u7|command:u_command|do_rw                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|mLENGTH[6]                                                                                                                                                          ; SDram_Control_new:u7|mLENGTH[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|mRD_DONE                                                                                                                                                            ; SDram_Control_new:u7|mRD_DONE                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|OUT_VALID                                                                                                                                                           ; SDram_Control_new:u7|OUT_VALID                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Write                                                                                                                                                               ; SDram_Control_new:u7|Write                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|command:u_command|CM_ACK                                                                                                                                            ; SDram_Control_new:u7|command:u_command|CM_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|command:u_command|REF_ACK                                                                                                                                           ; SDram_Control_new:u7|command:u_command|REF_ACK                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|command:u_command|ex_write                                                                                                                                          ; SDram_Control_new:u7|command:u_command|ex_write                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; SDram_Control_new:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ; SDram_Control_new:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.358 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.956      ;
; 0.358 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                  ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.955      ;
; 0.361 ; SDram_Control_new:u7|mDATAOUT[21]                                                                                                                                                        ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.954      ;
; 0.364 ; SDram_Control_new:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                       ; SDram_Control_new:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; SDram_Control_new:u7|Read                                                                                                                                                                ; SDram_Control_new:u7|Read                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; SDram_Control_new:u7|command:u_command|do_precharge                                                                                                                                      ; SDram_Control_new:u7|command:u_command|do_precharge                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; SDram_Control_new:u7|command:u_command|do_load_mode                                                                                                                                      ; SDram_Control_new:u7|command:u_command|do_load_mode                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.381 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.624      ;
; 0.388 ; SDram_Control_new:u7|mDATAOUT[9]                                                                                                                                                         ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.985      ;
; 0.388 ; SDram_Control_new:u7|mDATAOUT[3]                                                                                                                                                         ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.986      ;
; 0.391 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.980      ;
; 0.393 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                  ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.989      ;
; 0.394 ; SDram_Control_new:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                     ; SDram_Control_new:u7|command:u_command|SA[11]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; SDram_Control_new:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                     ; SDram_Control_new:u7|command:u_command|SA[9]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; SDram_Control_new:u7|command:u_command|CKE                                                                                                                                               ; SDram_Control_new:u7|CKE                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; SDram_Control_new:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                     ; SDram_Control_new:u7|command:u_command|SA[8]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; SDram_Control_new:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                     ; SDram_Control_new:u7|command:u_command|SA[3]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; SDram_Control_new:u7|command:u_command|CS_N[0]                                                                                                                                           ; SDram_Control_new:u7|CS_N[0]                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; SDram_Control_new:u7|control_interface:u_control_interface|LOAD_MODE                                                                                                                     ; SDram_Control_new:u7|command:u_command|do_load_mode                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; SDram_Control_new:u7|command:u_command|rw_shift[0]                                                                                                                                       ; SDram_Control_new:u7|command:u_command|do_rw                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; SDram_Control_new:u7|command:u_command|rw_shift[1]                                                                                                                                       ; SDram_Control_new:u7|command:u_command|rw_shift[0]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.994      ;
; 0.398 ; SDram_Control_new:u7|command:u_command|BA[0]                                                                                                                                             ; SDram_Control_new:u7|BA[0]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.400 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                  ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_bwp|dffe12a[7]                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.402 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.405 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.648      ;
; 0.408 ; SDram_Control_new:u7|command:u_command|do_precharge                                                                                                                                      ; SDram_Control_new:u7|command:u_command|BA[0]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.651      ;
; 0.410 ; SDram_Control_new:u7|rRD1_ADDR[5]                                                                                                                                                        ; SDram_Control_new:u7|mADDR[5]                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.653      ;
; 0.411 ; SDram_Control_new:u7|Pre_RD                                                                                                                                                              ; SDram_Control_new:u7|CMD[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.654      ;
; 0.412 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.655      ;
; 0.415 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.330      ; 0.946      ;
; 0.416 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.419 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.662      ;
; 0.424 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.667      ;
; 0.426 ; SDram_Control_new:u7|Pre_RD                                                                                                                                                              ; SDram_Control_new:u7|CMD[1]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.432 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.330      ; 0.963      ;
; 0.439 ; SDram_Control_new:u7|mDATAOUT[19]                                                                                                                                                        ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.028      ;
; 0.440 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.038      ;
; 0.443 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 0.966      ;
; 0.458 ; SDram_Control_new:u7|mDATAOUT[13]                                                                                                                                                        ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.047      ;
; 0.462 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 0.985      ;
; 0.464 ; SDram_Control_new:u7|mDATAOUT[27]                                                                                                                                                        ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.053      ;
; 0.476 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.330      ; 1.007      ;
; 0.479 ; SDram_Control_new:u7|mDATAOUT[22]                                                                                                                                                        ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.068      ;
; 0.493 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.497 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 1.020      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                   ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; Debounce:deb1|counter_r[2]  ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Debounce:deb2|counter_r[2]  ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.386 ; Debounce:deb1|counter_r[2]  ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.629      ;
; 0.386 ; Debounce:deb1|counter_r[2]  ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.629      ;
; 0.389 ; Debounce:deb2|counter_r[2]  ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.632      ;
; 0.399 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.642      ;
; 0.401 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.645      ;
; 0.404 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.647      ;
; 0.417 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.660      ;
; 0.519 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.762      ;
; 0.520 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.763      ;
; 0.614 ; Debounce:deb2|counter_r[2]  ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.857      ;
; 0.618 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.861      ;
; 0.620 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.863      ;
; 0.621 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.864      ;
; 0.626 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.869      ;
; 0.628 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.871      ;
; 0.628 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.871      ;
; 0.631 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.874      ;
; 0.656 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.899      ;
; 0.656 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.899      ;
; 0.662 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.905      ;
; 0.665 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.908      ;
; 0.673 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.916      ;
; 0.689 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.932      ;
; 0.722 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.965      ;
; 0.727 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.970      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.960 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.518     ; 3.403      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 3.983 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.500     ; 3.398      ;
; 4.028 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.513     ; 3.439      ;
; 4.049 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 3.436      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.761     ; 3.015      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.761     ; 3.015      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.761     ; 3.015      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.761     ; 3.015      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.762     ; 3.014      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.764     ; 3.012      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.764     ; 3.012      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.763     ; 3.013      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.763     ; 3.013      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.763     ; 3.013      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.763     ; 3.013      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.763     ; 3.013      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.764     ; 3.012      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.763     ; 3.013      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.763     ; 3.013      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.763     ; 3.013      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.763     ; 3.013      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.764     ; 3.012      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.764     ; 3.012      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.762     ; 3.014      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.762     ; 3.014      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.762     ; 3.014      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.763     ; 3.013      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.763     ; 3.013      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.762     ; 3.014      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.762     ; 3.014      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.763     ; 3.013      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.763     ; 3.013      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.762     ; 3.014      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.764     ; 3.012      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.762     ; 3.014      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.763     ; 3.013      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.762     ; 3.014      ;
; 4.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.762     ; 3.014      ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                  ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 13.892 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.820     ; 3.237      ;
; 13.892 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.820     ; 3.237      ;
; 13.892 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.822     ; 3.235      ;
; 13.892 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.822     ; 3.235      ;
; 13.892 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.822     ; 3.235      ;
; 13.892 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.822     ; 3.235      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.818     ; 3.238      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.818     ; 3.238      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.818     ; 3.238      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.818     ; 3.238      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.818     ; 3.238      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.818     ; 3.238      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.818     ; 3.238      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.818     ; 3.238      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.818     ; 3.238      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.819     ; 3.237      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.819     ; 3.237      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.819     ; 3.237      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.818     ; 3.238      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.827     ; 3.229      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.827     ; 3.229      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.827     ; 3.229      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.827     ; 3.229      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.827     ; 3.229      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.827     ; 3.229      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.827     ; 3.229      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.827     ; 3.229      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.827     ; 3.229      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.827     ; 3.229      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.827     ; 3.229      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.827     ; 3.229      ;
; 13.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.827     ; 3.229      ;
; 13.909 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.808     ; 3.232      ;
; 13.909 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.809     ; 3.231      ;
; 13.909 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.808     ; 3.232      ;
; 13.909 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.811     ; 3.229      ;
; 13.909 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.808     ; 3.232      ;
; 13.909 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.809     ; 3.231      ;
; 13.909 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.808     ; 3.232      ;
; 13.909 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.808     ; 3.232      ;
; 13.909 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.811     ; 3.229      ;
; 13.909 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.808     ; 3.232      ;
; 13.909 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.809     ; 3.231      ;
; 13.909 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.808     ; 3.232      ;
; 13.909 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.811     ; 3.229      ;
; 13.910 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.818     ; 3.221      ;
; 13.910 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.811     ; 3.228      ;
; 13.910 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.818     ; 3.221      ;
; 13.910 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.818     ; 3.221      ;
; 13.910 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.811     ; 3.228      ;
; 13.958 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.504     ; 3.419      ;
; 13.958 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.504     ; 3.419      ;
; 13.958 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.504     ; 3.419      ;
; 13.958 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.504     ; 3.419      ;
; 13.958 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.504     ; 3.419      ;
; 13.958 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.504     ; 3.419      ;
; 13.958 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.504     ; 3.419      ;
; 13.958 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.504     ; 3.419      ;
; 13.958 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.504     ; 3.419      ;
; 13.958 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.504     ; 3.419      ;
; 13.958 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.504     ; 3.419      ;
; 13.958 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.504     ; 3.419      ;
; 13.959 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.505     ; 3.417      ;
; 13.959 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.505     ; 3.417      ;
; 13.959 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.505     ; 3.417      ;
; 13.959 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.505     ; 3.417      ;
; 13.959 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.505     ; 3.417      ;
; 13.959 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.505     ; 3.417      ;
; 13.959 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.505     ; 3.417      ;
; 13.959 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.505     ; 3.417      ;
; 14.026 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.499     ; 3.455      ;
; 14.026 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.500     ; 3.454      ;
; 14.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.752     ; 3.024      ;
; 14.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.752     ; 3.024      ;
; 14.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.752     ; 3.024      ;
; 14.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.752     ; 3.024      ;
; 14.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.752     ; 3.024      ;
; 14.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.752     ; 3.024      ;
; 14.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.752     ; 3.024      ;
; 14.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.752     ; 3.024      ;
; 14.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.752     ; 3.024      ;
; 14.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.752     ; 3.024      ;
; 14.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.752     ; 3.024      ;
; 14.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.757     ; 3.019      ;
; 14.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.753     ; 3.023      ;
; 14.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.753     ; 3.023      ;
; 14.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.753     ; 3.023      ;
; 14.173 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.752     ; 3.024      ;
; 14.174 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.753     ; 3.022      ;
; 14.174 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.753     ; 3.022      ;
; 14.174 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.753     ; 3.022      ;
; 14.174 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.753     ; 3.022      ;
; 14.174 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.753     ; 3.022      ;
; 14.174 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.753     ; 3.022      ;
; 14.174 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.753     ; 3.022      ;
; 14.174 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.753     ; 3.022      ;
; 14.174 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.753     ; 3.022      ;
; 14.174 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.753     ; 3.022      ;
; 14.174 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.753     ; 3.022      ;
; 14.174 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.753     ; 3.022      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                                                                                                                  ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 14.197 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[4]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.002      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.741     ; 3.000      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.001      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.001      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.001      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.001      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.001      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.001      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.001      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.001      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.001      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.739     ; 3.002      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.001      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                        ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.001      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.001      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.739     ; 3.002      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.739     ; 3.002      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[8]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.001      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.739     ; 3.002      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.739     ; 3.002      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[5]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.001      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.739     ; 3.002      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.742     ; 2.999      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.739     ; 3.002      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.739     ; 3.002      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.739     ; 3.002      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.747     ; 2.994      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.747     ; 2.994      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.744     ; 2.997      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.747     ; 2.994      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.741     ; 3.000      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.747     ; 2.994      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.742     ; 2.999      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.747     ; 2.994      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.747     ; 2.994      ;
; 14.198 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.742     ; 2.999      ;
; 14.199 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[3] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.000      ;
; 14.199 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[0] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.000      ;
; 14.199 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[8] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.000      ;
; 14.199 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[6] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.000      ;
; 14.199 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[5] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.000      ;
; 14.199 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[2] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.000      ;
; 14.199 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[7] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.000      ;
; 14.199 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[4] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.000      ;
; 14.199 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[1] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.740     ; 3.000      ;
; 14.579 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[3]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.360     ; 3.000      ;
; 14.579 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[0]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.360     ; 3.000      ;
; 14.579 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[6]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.360     ; 3.000      ;
; 14.579 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[2]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.360     ; 3.000      ;
; 14.579 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[7]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.360     ; 3.000      ;
; 14.579 ; Reset_Delay:u2|oRST_0                                                                                              ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[1]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -2.360     ; 3.000      ;
; 37.270 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[0]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.201      ; 2.862      ;
; 37.270 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[1]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.201      ; 2.862      ;
; 37.270 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[2]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.201      ; 2.862      ;
; 37.270 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[3]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.201      ; 2.862      ;
; 37.270 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[4]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.201      ; 2.862      ;
; 37.270 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[5]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.201      ; 2.862      ;
; 37.270 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[37]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.201      ; 2.862      ;
; 37.270 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[38]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.201      ; 2.862      ;
; 37.270 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[39]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.201      ; 2.862      ;
; 37.281 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[28]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.207      ; 2.857      ;
; 37.281 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[29]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.207      ; 2.857      ;
; 37.281 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[30]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.207      ; 2.857      ;
; 37.281 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[31]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.207      ; 2.857      ;
; 37.281 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[32]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.207      ; 2.857      ;
; 37.281 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[33]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.207      ; 2.857      ;
; 37.281 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[34]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.207      ; 2.857      ;
; 37.281 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[35]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.207      ; 2.857      ;
; 37.281 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[36]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.207      ; 2.857      ;
; 37.292 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[6]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.213      ; 2.852      ;
; 37.292 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[7]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.213      ; 2.852      ;
; 37.292 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[8]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.213      ; 2.852      ;
; 37.292 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[9]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.213      ; 2.852      ;
; 37.292 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[10]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.213      ; 2.852      ;
; 37.292 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[11]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.213      ; 2.852      ;
; 37.292 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[12]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.213      ; 2.852      ;
; 37.292 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[13]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.213      ; 2.852      ;
; 37.292 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[14]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.213      ; 2.852      ;
; 37.539 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[0]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.212      ; 2.604      ;
; 37.539 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[1]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.212      ; 2.604      ;
; 37.539 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[2]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.212      ; 2.604      ;
; 37.539 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[3]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.212      ; 2.604      ;
; 37.539 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[4]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.212      ; 2.604      ;
; 37.539 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[5]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.212      ; 2.604      ;
; 37.539 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[6]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.212      ; 2.604      ;
; 37.539 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[7]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.212      ; 2.604      ;
; 37.539 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[22]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.212      ; 2.604      ;
; 37.547 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[27]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.220      ; 2.604      ;
; 37.547 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[28]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.220      ; 2.604      ;
; 37.547 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[29]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.220      ; 2.604      ;
; 37.547 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[30]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.220      ; 2.604      ;
; 37.547 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[32]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.220      ; 2.604      ;
; 37.547 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[33]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.220      ; 2.604      ;
; 37.547 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[34]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.220      ; 2.604      ;
; 37.547 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[35]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.220      ; 2.604      ;
; 37.547 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[39]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.220      ; 2.604      ;
; 37.562 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[8]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.227      ; 2.596      ;
; 37.562 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[9]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.227      ; 2.596      ;
; 37.562 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[10]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.227      ; 2.596      ;
; 37.562 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4  ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[11]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.227      ; 2.596      ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.007 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.923      ;
; 15.007 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.923      ;
; 15.007 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.923      ;
; 15.007 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.923      ;
; 15.007 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.923      ;
; 15.007 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.923      ;
; 15.007 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.923      ;
; 15.007 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.923      ;
; 15.007 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.923      ;
; 15.007 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.923      ;
; 15.007 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.923      ;
; 15.007 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.923      ;
; 15.007 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.923      ;
; 15.007 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.923      ;
; 15.007 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.923      ;
; 15.007 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.923      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.912      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.912      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.912      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.912      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.912      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.912      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.912      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.912      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.912      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.912      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.912      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.912      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.912      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.912      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.912      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.912      ;
; 15.094 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.007     ; 4.898      ;
; 15.105 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.007     ; 4.887      ;
; 15.107 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.823      ;
; 15.107 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.823      ;
; 15.107 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.823      ;
; 15.107 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.823      ;
; 15.107 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.823      ;
; 15.107 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.823      ;
; 15.107 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.823      ;
; 15.107 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.823      ;
; 15.107 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.823      ;
; 15.107 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.823      ;
; 15.107 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.823      ;
; 15.107 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.823      ;
; 15.107 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.823      ;
; 15.107 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.823      ;
; 15.107 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.823      ;
; 15.107 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.823      ;
; 15.194 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.007     ; 4.798      ;
; 15.242 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.688      ;
; 15.242 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.688      ;
; 15.242 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.688      ;
; 15.242 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.688      ;
; 15.242 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.688      ;
; 15.242 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.688      ;
; 15.242 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.688      ;
; 15.242 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.688      ;
; 15.242 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.688      ;
; 15.242 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.688      ;
; 15.242 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.688      ;
; 15.242 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.688      ;
; 15.242 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.688      ;
; 15.242 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.688      ;
; 15.242 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.688      ;
; 15.242 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.688      ;
; 15.326 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.007     ; 4.666      ;
; 15.424 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.505      ;
; 15.424 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.505      ;
; 15.424 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.505      ;
; 15.424 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.505      ;
; 15.424 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.505      ;
; 15.424 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.505      ;
; 15.424 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.505      ;
; 15.424 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.505      ;
; 15.424 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.505      ;
; 15.424 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.505      ;
; 15.424 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.505      ;
; 15.424 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.505      ;
; 15.424 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.505      ;
; 15.424 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.505      ;
; 15.424 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.505      ;
; 15.424 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.505      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.493      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.493      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.493      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.493      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.493      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.493      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.493      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.493      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.493      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.493      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.493      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.493      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.493      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.493      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.493      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.493      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                   ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.238 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[6]              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.351      ; 1.757      ;
; 1.238 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[7]              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.351      ; 1.757      ;
; 1.238 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[8]              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.351      ; 1.757      ;
; 1.238 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[9]              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.351      ; 1.757      ;
; 1.238 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[10]             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.351      ; 1.757      ;
; 1.238 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[11]             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.351      ; 1.757      ;
; 1.238 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[12]             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.351      ; 1.757      ;
; 1.238 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[13]             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.351      ; 1.757      ;
; 1.238 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[14]             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.351      ; 1.757      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a1    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a2    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a3    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a4    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a5    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a6    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a7    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a8    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a9    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a10   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a11   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a12   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a13   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a14   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a15   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a16   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a17   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a18   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a19   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a20   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a21   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a22   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a23   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a24   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.260 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a25   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.369      ; 1.797      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a1    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a2    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a3    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a4    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a5    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a6    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a7    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a8    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a9    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a10   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a11   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a12   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a13   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a14   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a15   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a16   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a17   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a18   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a19   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a20   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a21   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a22   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a23   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a24   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.270 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a25   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.370      ; 1.808      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a1  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a2  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a3  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a4  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a5  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a6  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a7  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a8  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a9  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a10 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a11 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a12 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a13 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a14 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a15 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a16 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a17 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a18 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a19 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a20 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a21 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a22 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a23 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a24 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a25 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.360      ; 1.800      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.362      ; 1.802      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a1  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.362      ; 1.802      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a2  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.362      ; 1.802      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a3  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.362      ; 1.802      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a4  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.362      ; 1.802      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a5  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.362      ; 1.802      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a6  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.362      ; 1.802      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a7  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.362      ; 1.802      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a8  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.362      ; 1.802      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a9  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.362      ; 1.802      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a10 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.362      ; 1.802      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a11 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.362      ; 1.802      ;
; 1.272 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf21[0].winBuf_21_0|altshift_taps:crl_r_rtl_0|shift_taps_4nm:auto_generated|altsyncram_e2b1:altsyncram2|ram_block5a12 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.362      ; 1.802      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.723 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.185      ; 2.079      ;
; 1.784 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.185      ; 2.140      ;
; 1.824 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.102      ;
; 1.824 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.102      ;
; 1.824 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.102      ;
; 1.824 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.102      ;
; 1.824 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.102      ;
; 1.824 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.102      ;
; 1.824 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.102      ;
; 1.824 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.102      ;
; 1.824 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.102      ;
; 1.824 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.102      ;
; 1.824 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.102      ;
; 1.824 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.102      ;
; 1.824 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.102      ;
; 1.824 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.102      ;
; 1.824 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.102      ;
; 1.824 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.102      ;
; 1.885 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.163      ;
; 1.885 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.163      ;
; 1.885 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.163      ;
; 1.885 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.163      ;
; 1.885 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.163      ;
; 1.885 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.163      ;
; 1.885 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.163      ;
; 1.885 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.163      ;
; 1.885 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.163      ;
; 1.885 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.163      ;
; 1.885 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.163      ;
; 1.885 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.163      ;
; 1.885 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.163      ;
; 1.885 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.163      ;
; 1.885 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.163      ;
; 1.885 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.107      ; 2.163      ;
; 2.828 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.063      ;
; 2.828 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.065      ;
; 2.828 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.063      ;
; 2.828 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.064      ;
; 2.828 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.063      ;
; 2.828 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.065      ;
; 2.828 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.065      ;
; 2.828 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.063      ;
; 2.828 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.063      ;
; 2.828 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.063      ;
; 2.828 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.065      ;
; 2.828 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.064      ;
; 2.828 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.065      ;
; 2.828 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.063      ;
; 2.828 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.063      ;
; 2.828 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.063      ;
; 2.828 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.063      ;
; 2.828 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.063      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 3.063      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 3.063      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 3.063      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 3.063      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 3.063      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 3.063      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 3.063      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 3.063      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 3.063      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 3.063      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 3.063      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 3.063      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 3.063      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.064      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.064      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.064      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.064      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.064      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.064      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.064      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.064      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.064      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.064      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.064      ;
; 2.840 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.064      ;
; 2.939 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.196      ; 3.306      ;
; 3.040 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 3.329      ;
; 3.040 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 3.329      ;
; 3.040 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 3.329      ;
; 3.040 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 3.329      ;
; 3.040 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 3.329      ;
; 3.040 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 3.329      ;
; 3.040 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 3.329      ;
; 3.040 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 3.329      ;
; 3.040 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 3.329      ;
; 3.040 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 3.329      ;
; 3.040 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 3.329      ;
; 3.040 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 3.329      ;
; 3.040 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 3.329      ;
; 3.040 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 3.329      ;
; 3.040 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 3.329      ;
; 3.040 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 3.329      ;
; 3.329 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.196      ; 3.696      ;
; 3.377 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.196      ; 3.744      ;
; 3.401 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.195      ; 3.767      ;
; 3.430 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 3.719      ;
; 3.430 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 3.719      ;
; 3.430 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.118      ; 3.719      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.368 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.801     ; 2.838      ;
; 4.368 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.801     ; 2.838      ;
; 4.368 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.801     ; 2.838      ;
; 4.368 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.801     ; 2.838      ;
; 4.368 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.801     ; 2.838      ;
; 4.456 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.865     ; 2.862      ;
; 4.456 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.865     ; 2.862      ;
; 4.456 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.865     ; 2.862      ;
; 4.456 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.865     ; 2.862      ;
; 4.456 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.865     ; 2.862      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.229     ; 2.835      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.229     ; 2.835      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.229     ; 2.835      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.229     ; 2.835      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.229     ; 2.835      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.839      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.228     ; 2.836      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.228     ; 2.836      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.228     ; 2.836      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.229     ; 2.835      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[0]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.226     ; 2.838      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.839      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.839      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[1]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.226     ; 2.838      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[2]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.226     ; 2.838      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[2]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.839      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.839      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[3]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.226     ; 2.838      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[4]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.226     ; 2.838      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[4]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.839      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.226     ; 2.838      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[5]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.839      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[6]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.226     ; 2.838      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[6]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.226     ; 2.838      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[7]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.226     ; 2.838      ;
; 4.793 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[7]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.228     ; 2.836      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.228     ; 2.837      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.228     ; 2.837      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.228     ; 2.837      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.228     ; 2.837      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.228     ; 2.837      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.228     ; 2.837      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.228     ; 2.837      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.228     ; 2.837      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.228     ; 2.837      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.228     ; 2.837      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.228     ; 2.837      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.228     ; 2.837      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.228     ; 2.837      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.228     ; 2.837      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.228     ; 2.837      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.228     ; 2.837      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 2.838      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 2.838      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 2.838      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 2.838      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 2.838      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 2.838      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 2.838      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 2.838      ;
; 4.794 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 2.838      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.224     ; 2.863      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.239     ; 2.848      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.239     ; 2.848      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.239     ; 2.848      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.239     ; 2.848      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 2.860      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 2.860      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 2.860      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 2.860      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 2.860      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 2.860      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 2.860      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 2.860      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 2.860      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 2.860      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 2.860      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.227     ; 2.860      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.224     ; 2.863      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.224     ; 2.863      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.224     ; 2.863      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.224     ; 2.863      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.224     ; 2.863      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.224     ; 2.863      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.224     ; 2.863      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.224     ; 2.863      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.226     ; 2.862      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.232     ; 2.856      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.863      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.863      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.863      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.863      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.863      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.863      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.232     ; 2.856      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.232     ; 2.856      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.863      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.863      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 2.863      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.232     ; 2.856      ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                    ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.390 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.799     ; 2.862      ;
; 4.390 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.799     ; 2.862      ;
; 4.390 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.799     ; 2.862      ;
; 4.390 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.799     ; 2.862      ;
; 4.390 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.799     ; 2.862      ;
; 4.390 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.799     ; 2.862      ;
; 4.390 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.799     ; 2.862      ;
; 4.390 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.799     ; 2.862      ;
; 4.390 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.799     ; 2.862      ;
; 4.390 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.799     ; 2.862      ;
; 4.416 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.823     ; 2.864      ;
; 4.416 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.823     ; 2.864      ;
; 4.416 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.823     ; 2.864      ;
; 4.416 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.823     ; 2.864      ;
; 4.416 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.823     ; 2.864      ;
; 4.416 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.823     ; 2.864      ;
; 4.416 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.823     ; 2.864      ;
; 4.416 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.823     ; 2.864      ;
; 4.416 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.823     ; 2.864      ;
; 4.416 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.823     ; 2.864      ;
; 4.416 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.823     ; 2.864      ;
; 4.416 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.823     ; 2.864      ;
; 4.420 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.825     ; 2.866      ;
; 4.420 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.825     ; 2.866      ;
; 4.420 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.825     ; 2.866      ;
; 4.420 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.825     ; 2.866      ;
; 4.420 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.825     ; 2.866      ;
; 4.420 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.825     ; 2.866      ;
; 4.420 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.825     ; 2.866      ;
; 4.424 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.832     ; 2.863      ;
; 4.424 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.832     ; 2.863      ;
; 4.424 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.832     ; 2.863      ;
; 4.424 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.832     ; 2.863      ;
; 4.424 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.832     ; 2.863      ;
; 4.424 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.832     ; 2.863      ;
; 4.424 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.832     ; 2.863      ;
; 4.424 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.832     ; 2.863      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.224     ; 2.863      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.224     ; 2.863      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.227     ; 2.860      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.223     ; 2.864      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.223     ; 2.864      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.224     ; 2.863      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.224     ; 2.863      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.223     ; 2.864      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.224     ; 2.863      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.224     ; 2.863      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.224     ; 2.863      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.223     ; 2.864      ;
; 4.816 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.223     ; 2.864      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.223     ; 2.865      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.223     ; 2.865      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.223     ; 2.865      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.223     ; 2.865      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.223     ; 2.865      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.223     ; 2.865      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.223     ; 2.865      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.223     ; 2.865      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.223     ; 2.865      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.223     ; 2.865      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.223     ; 2.865      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.224     ; 2.864      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.224     ; 2.864      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.224     ; 2.864      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.224     ; 2.864      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.224     ; 2.864      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.224     ; 2.864      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.224     ; 2.864      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.224     ; 2.864      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.224     ; 2.864      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.224     ; 2.864      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.224     ; 2.864      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.224     ; 2.864      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.224     ; 2.864      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.225     ; 2.863      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.225     ; 2.863      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.225     ; 2.863      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.225     ; 2.863      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.225     ; 2.863      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.225     ; 2.863      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.225     ; 2.863      ;
; 4.817 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.223     ; 2.865      ;
; 4.895 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.975     ; 3.221      ;
; 4.895 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.976     ; 3.220      ;
; 4.924 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.980     ; 3.212      ;
; 4.924 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.980     ; 3.212      ;
; 4.924 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.980     ; 3.212      ;
; 4.924 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.980     ; 3.212      ;
; 4.924 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.980     ; 3.212      ;
; 4.924 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.980     ; 3.212      ;
; 4.924 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.980     ; 3.212      ;
; 4.924 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.980     ; 3.212      ;
; 4.924 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.980     ; 3.212      ;
; 4.924 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.980     ; 3.212      ;
; 4.924 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.980     ; 3.212      ;
; 4.924 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.980     ; 3.212      ;
; 4.924 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.981     ; 3.211      ;
; 4.924 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.981     ; 3.211      ;
; 4.924 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.981     ; 3.211      ;
; 4.924 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.981     ; 3.211      ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.679 ; 4.897        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[0] ;
; 4.679 ; 4.897        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[1] ;
; 4.679 ; 4.897        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3] ;
; 4.679 ; 4.897        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[4] ;
; 4.679 ; 4.897        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[6] ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2]  ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3]  ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4]  ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5]  ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[7]                              ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0]                              ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1]                              ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[2]                              ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3]                              ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[4]                              ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[5]                              ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|BA[0]                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[0]                              ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[1]                              ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[2]                              ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[3]                              ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[4]                              ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5]                              ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[6]                              ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[6]                              ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[7]                              ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|command:u_command|BA[0]                                                                                                                                             ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|command:u_command|BA[1]                                                                                                                                             ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|command:u_command|OE                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|command:u_command|do_load_mode                                                                                                                                      ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|command:u_command|do_precharge                                                                                                                                      ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|control_interface:u_control_interface|INIT_REQ                                                                                                                      ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|control_interface:u_control_interface|LOAD_MODE                                                                                                                     ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|control_interface:u_control_interface|PRECHARGE                                                                                                                     ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|control_interface:u_control_interface|REFRESH                                                                                                                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                     ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|control_interface:u_control_interface|SADDR[21]                                                                                                                     ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|control_interface:u_control_interface|init_timer[10]                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|control_interface:u_control_interface|init_timer[11]                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|control_interface:u_control_interface|init_timer[12]                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|control_interface:u_control_interface|init_timer[13]                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|control_interface:u_control_interface|init_timer[14]                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|control_interface:u_control_interface|init_timer[15]                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|control_interface:u_control_interface|init_timer[1]                                                                                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|control_interface:u_control_interface|init_timer[2]                                                                                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|control_interface:u_control_interface|init_timer[3]                                                                                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|control_interface:u_control_interface|init_timer[4]                                                                                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|control_interface:u_control_interface|init_timer[5]                                                                                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|control_interface:u_control_interface|init_timer[6]                                                                                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|control_interface:u_control_interface|init_timer[7]                                                                                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|control_interface:u_control_interface|init_timer[8]                                                                                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|control_interface:u_control_interface|init_timer[9]                                                                                                                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|mDATAOUT[5]                                                                                                                                                         ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|BA[1]                                                                                                                                                               ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|CAS_N                                                                                                                                                               ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|CKE                                                                                                                                                                 ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|CMD[0]                                                                                                                                                              ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|CMD[1]                                                                                                                                                              ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|CS_N[0]                                                                                                                                                             ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|DQM[0]                                                                                                                                                              ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|DQM[1]                                                                                                                                                              ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|DQM[2]                                                                                                                                                              ;
; 4.705 ; 4.923        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|DQM[3]                                                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                        ;
+-------+--------------+----------------+------------------+-----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+-----------+------------+------------------------------------------+
; 9.743 ; 9.929        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]     ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]    ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]     ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]     ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]     ;
; 9.777 ; 9.963        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]     ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]    ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]     ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]     ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]     ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                   ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                  ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                  ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                  ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                  ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                  ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                  ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                  ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                  ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                  ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                  ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                  ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                  ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                  ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                  ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                  ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                  ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                    ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                    ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                    ;
; 9.778 ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                    ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                  ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                  ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                  ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                  ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                  ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                  ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                   ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                   ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                   ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                   ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                   ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                   ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                   ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                   ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                   ;
; 9.780 ; 9.966        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                    ;
; 9.781 ; 9.967        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.781 ; 9.967        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.781 ; 9.967        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.781 ; 9.967        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.781 ; 9.967        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.781 ; 9.967        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.781 ; 9.967        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.781 ; 9.967        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.781 ; 9.967        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.781 ; 9.967        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.781 ; 9.967        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.781 ; 9.967        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.781 ; 9.967        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.782 ; 9.968        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.782 ; 9.968        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.782 ; 9.968        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.782 ; 9.968        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.782 ; 9.968        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.782 ; 9.968        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.782 ; 9.968        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.782 ; 9.968        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.782 ; 9.968        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.782 ; 9.968        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.782 ; 9.968        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.782 ; 9.968        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.782 ; 9.968        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.782 ; 9.968        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.782 ; 9.968        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.782 ; 9.968        ; 0.186          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.812 ; 10.030       ; 0.218          ; High Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.812 ; 10.030       ; 0.218          ; High Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.812 ; 10.030       ; 0.218          ; High Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
+-------+--------------+----------------+------------------+-----------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; 9.778  ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[0]              ;
; 9.778  ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[1]              ;
; 9.778  ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[2]              ;
; 9.778  ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb1|neg_r                     ;
; 9.778  ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb1|o_debounced_r             ;
; 9.778  ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[0]              ;
; 9.778  ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[1]              ;
; 9.778  ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[2]              ;
; 9.778  ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb2|neg_r                     ;
; 9.778  ; 9.964        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb2|o_debounced_r             ;
; 9.815  ; 10.033       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[0]              ;
; 9.815  ; 10.033       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[1]              ;
; 9.815  ; 10.033       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[2]              ;
; 9.815  ; 10.033       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb1|neg_r                     ;
; 9.815  ; 10.033       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb1|o_debounced_r             ;
; 9.815  ; 10.033       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[0]              ;
; 9.815  ; 10.033       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[1]              ;
; 9.815  ; 10.033       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[2]              ;
; 9.815  ; 10.033       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb2|neg_r                     ;
; 9.815  ; 10.033       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb2|o_debounced_r             ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]           ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|observablevcoout ;
; 9.916  ; 9.916        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                        ;
; 9.922  ; 9.922        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]          ;
; 9.922  ; 9.922        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk            ;
; 9.926  ; 9.926        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb1|counter_r[0]|clk                   ;
; 9.926  ; 9.926        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb1|counter_r[1]|clk                   ;
; 9.926  ; 9.926        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb1|counter_r[2]|clk                   ;
; 9.926  ; 9.926        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb1|neg_r|clk                          ;
; 9.926  ; 9.926        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb1|o_debounced_r|clk                  ;
; 9.926  ; 9.926        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb2|counter_r[0]|clk                   ;
; 9.926  ; 9.926        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb2|counter_r[1]|clk                   ;
; 9.926  ; 9.926        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb2|counter_r[2]|clk                   ;
; 9.926  ; 9.926        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb2|neg_r|clk                          ;
; 9.926  ; 9.926        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb2|o_debounced_r|clk                  ;
; 9.931  ; 9.931        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                        ;
; 10.068 ; 10.068       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|inclk[0]         ;
; 10.073 ; 10.073       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb1|counter_r[0]|clk                   ;
; 10.073 ; 10.073       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb1|counter_r[1]|clk                   ;
; 10.073 ; 10.073       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb1|counter_r[2]|clk                   ;
; 10.073 ; 10.073       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb1|neg_r|clk                          ;
; 10.073 ; 10.073       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb1|o_debounced_r|clk                  ;
; 10.073 ; 10.073       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb2|counter_r[0]|clk                   ;
; 10.073 ; 10.073       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb2|counter_r[1]|clk                   ;
; 10.073 ; 10.073       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb2|counter_r[2]|clk                   ;
; 10.073 ; 10.073       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb2|neg_r|clk                          ;
; 10.073 ; 10.073       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb2|o_debounced_r|clk                  ;
; 10.078 ; 10.078       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]          ;
; 10.078 ; 10.078       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk            ;
; 10.084 ; 10.084       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                        ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]           ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[0]              ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[1]              ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[2]              ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb1|neg_r                     ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb1|o_debounced_r             ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[0]              ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[1]              ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[2]              ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb2|neg_r                     ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb2|o_debounced_r             ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.684 ; 19.902       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ;
; 19.684 ; 19.902       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ;
; 19.684 ; 19.902       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ;
; 19.684 ; 19.902       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ;
; 19.684 ; 19.902       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ;
; 19.684 ; 19.902       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ;
; 19.684 ; 19.902       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ;
; 19.684 ; 19.902       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ;
; 19.684 ; 19.902       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ;
; 19.684 ; 19.902       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ;
; 19.684 ; 19.902       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ;
; 19.684 ; 19.902       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ;
; 19.684 ; 19.902       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ;
; 19.684 ; 19.902       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ;
; 19.684 ; 19.902       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ;
; 19.684 ; 19.902       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ;
; 19.684 ; 19.902       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ;
; 19.684 ; 19.902       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ;
; 19.692 ; 19.910       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ;
; 19.692 ; 19.910       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ;
; 19.692 ; 19.910       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ;
; 19.692 ; 19.910       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ;
; 19.692 ; 19.910       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ;
; 19.692 ; 19.910       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ;
; 19.692 ; 19.910       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ;
; 19.692 ; 19.910       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ;
; 19.692 ; 19.910       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ;
; 19.692 ; 19.910       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ;
; 19.692 ; 19.910       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ;
; 19.692 ; 19.910       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                   ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                              ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                              ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                              ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                              ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                              ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                              ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                              ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                              ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                              ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                              ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                              ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                              ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                              ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                              ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                              ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                              ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                              ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[0] ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[1] ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[2] ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[3] ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[6] ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[7] ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|cntr_pdh:cntr3|counter_reg_bit[0]              ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|cntr_pdh:cntr3|counter_reg_bit[1]              ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|cntr_pdh:cntr3|counter_reg_bit[2]              ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|cntr_pdh:cntr3|counter_reg_bit[3]              ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|cntr_pdh:cntr3|counter_reg_bit[4]              ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|cntr_pdh:cntr3|counter_reg_bit[5]              ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|cntr_pdh:cntr3|counter_reg_bit[6]              ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|cntr_pdh:cntr3|counter_reg_bit[7]              ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|cntr_pdh:cntr3|counter_reg_bit[8]              ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|cntr_pdh:cntr3|counter_reg_bit[9]              ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                          ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[21].winAbs_gen|diff_r[1][0][0]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[21].winAbs_gen|diff_r[1][0][1]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[21].winAbs_gen|diff_r[1][0][2]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[21].winAbs_gen|diff_r[1][0][3]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[21].winAbs_gen|diff_r[1][0][4]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[21].winAbs_gen|diff_r[1][0][5]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[21].winAbs_gen|diff_r[1][0][6]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[21].winAbs_gen|diff_r[1][0][7]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[26].winAbs_gen|diff_r[0][1][0]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[26].winAbs_gen|diff_r[0][1][1]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[26].winAbs_gen|diff_r[0][1][2]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[26].winAbs_gen|diff_r[0][1][3]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[26].winAbs_gen|diff_r[0][1][4]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[26].winAbs_gen|diff_r[0][1][5]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[26].winAbs_gen|diff_r[0][1][6]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[26].winAbs_gen|diff_r[0][1][7]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[2].winAbs_gen|vector_r[0][3][0]                                                                                ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[2].winAbs_gen|vector_r[0][3][1]                                                                                ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[2].winAbs_gen|vector_r[0][3][2]                                                                                ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[2].winAbs_gen|vector_r[0][3][3]                                                                                ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[2].winAbs_gen|vector_r[0][3][4]                                                                                ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[2].winAbs_gen|vector_r[0][3][5]                                                                                ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[2].winAbs_gen|vector_r[0][3][6]                                                                                ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[2].winAbs_gen|vector_r[0][3][7]                                                                                ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[3].winAbs_gen|diff_r[3][0][0]                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[3].winAbs_gen|diff_r[3][0][1]                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[3].winAbs_gen|diff_r[3][0][2]                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[3].winAbs_gen|diff_r[3][0][3]                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[3].winAbs_gen|diff_r[3][0][4]                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[3].winAbs_gen|diff_r[3][0][5]                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[3].winAbs_gen|diff_r[3][0][6]                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[3].winAbs_gen|diff_r[3][0][7]                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[3].winAbs_gen|vector_r[0][3][0]                                                                                ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[3].winAbs_gen|vector_r[0][3][1]                                                                                ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[3].winAbs_gen|vector_r[0][3][2]                                                                                ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[3].winAbs_gen|vector_r[0][3][3]                                                                                ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[3].winAbs_gen|vector_r[0][3][4]                                                                                ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[3].winAbs_gen|vector_r[0][3][5]                                                                                ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[3].winAbs_gen|vector_r[0][3][6]                                                                                ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[3].winAbs_gen|vector_r[0][3][7]                                                                                ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[5].winAbs_gen|diff_r[0][2][0]                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[5].winAbs_gen|diff_r[0][2][1]                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[5].winAbs_gen|diff_r[0][2][2]                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[5].winAbs_gen|diff_r[0][2][3]                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[5].winAbs_gen|diff_r[0][2][4]                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[5].winAbs_gen|diff_r[0][2][5]                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[5].winAbs_gen|diff_r[0][2][6]                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[5].winAbs_gen|diff_r[0][2][7]                                                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[0].winAbs_0|diff_r[0][1][0]                                                                                    ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[0].winAbs_0|diff_r[0][1][1]                                                                                    ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[0].winAbs_0|diff_r[0][1][2]                                                                                    ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[0].winAbs_0|diff_r[0][1][3]                                                                                    ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[0].winAbs_0|diff_r[0][1][4]                                                                                    ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[0].winAbs_0|diff_r[0][1][5]                                                                                    ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[0].winAbs_0|diff_r[0][1][6]                                                                                    ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[0].winAbs_0|diff_r[0][1][7]                                                                                    ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[10].winAbs_gen|diff_r[2][3][0]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[10].winAbs_gen|diff_r[2][3][1]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[10].winAbs_gen|diff_r[2][3][2]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[10].winAbs_gen|diff_r[2][3][3]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[10].winAbs_gen|diff_r[2][3][4]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[10].winAbs_gen|diff_r[2][3][5]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[10].winAbs_gen|diff_r[2][3][6]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[10].winAbs_gen|diff_r[2][3][7]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[10].winAbs_gen|vector_r[1][1][1]                                                                               ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[10].winAbs_gen|vector_r[1][1][3]                                                                               ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[10].winAbs_gen|vector_r[1][1][4]                                                                               ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[10].winAbs_gen|vector_r[1][1][5]                                                                               ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[10].winAbs_gen|vector_r[1][1][6]                                                                               ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[10].winAbs_gen|vector_r[1][1][7]                                                                               ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[11].winAbs_gen|diff_r[1][1][0]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[11].winAbs_gen|diff_r[1][1][1]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[11].winAbs_gen|diff_r[1][1][2]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[11].winAbs_gen|diff_r[1][1][3]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[11].winAbs_gen|diff_r[1][1][4]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[11].winAbs_gen|diff_r[1][1][5]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[11].winAbs_gen|diff_r[1][1][6]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[11].winAbs_gen|diff_r[1][1][7]                                                                                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[11].winAbs_gen|vector_r[1][1][0]                                                                               ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[11].winAbs_gen|vector_r[1][1][1]                                                                               ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[11].winAbs_gen|vector_r[1][1][2]                                                                               ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[11].winAbs_gen|vector_r[1][1][3]                                                                               ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAbsolute:abs[11].winAbs_gen|vector_r[1][1][4]                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'AUD_BCLK'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 78.790 ; 83.000       ; 4.210          ; Port Rate ; AUD_BCLK ; Rise       ; AUD_BCLK ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.235  ; 4.555  ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.235  ; 4.555  ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK_50   ; 3.146  ; 3.479  ; Rise       ; CLOCK_50                                       ;
;  KEY[1]      ; CLOCK_50   ; 3.146  ; 3.479  ; Rise       ; CLOCK_50                                       ;
;  KEY[2]      ; CLOCK_50   ; 3.053  ; 3.351  ; Rise       ; CLOCK_50                                       ;
; SRAM_DQ[*]   ; CLOCK_50   ; 7.056  ; 7.178  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.304  ; 6.568  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.842  ; 6.184  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.679  ; 5.963  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.902  ; 6.980  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.351  ; 6.574  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.903  ; 7.000  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.280  ; 6.465  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.772  ; 5.988  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.911  ; 6.069  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.016  ; 6.168  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.181  ; 5.421  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.748  ; 5.885  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.263  ; 6.461  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.056  ; 7.178  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.231  ; 6.476  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.394  ; 6.668  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.487  ; 4.693  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.671  ; 3.855  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.207  ; 4.420  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.565  ; 3.800  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.579  ; 3.814  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.278  ; 3.527  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.828  ; 4.040  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.166  ; 4.382  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.223  ; 4.445  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.286  ; 3.533  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.864  ; 4.087  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.244  ; 3.494  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.380  ; 4.545  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.128  ; 4.347  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.251  ; 4.493  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.285  ; 4.524  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.086  ; 4.284  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.967  ; 4.165  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.487  ; 4.693  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.064  ; 4.269  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.111  ; 4.321  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.083  ; 4.267  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.757  ; 3.962  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.634  ; 3.826  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.654  ; 3.838  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.217  ; 3.465  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.660  ; 3.857  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.710  ; 3.906  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.708  ; 3.892  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 8.104  ; 8.528  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 8.104  ; 8.528  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; 11.509 ; 11.593 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[16]      ; CLOCK2_50  ; 10.959 ; 11.287 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[17]      ; CLOCK2_50  ; 11.509 ; 11.593 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -2.494 ; -2.747 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -2.494 ; -2.747 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK_50   ; -2.343 ; -2.598 ; Rise       ; CLOCK_50                                       ;
;  KEY[1]      ; CLOCK_50   ; -2.433 ; -2.721 ; Rise       ; CLOCK_50                                       ;
;  KEY[2]      ; CLOCK_50   ; -2.343 ; -2.598 ; Rise       ; CLOCK_50                                       ;
; SRAM_DQ[*]   ; CLOCK_50   ; -3.125 ; -3.369 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -3.277 ; -3.543 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -3.446 ; -3.735 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -3.141 ; -3.416 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -3.240 ; -3.439 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -3.613 ; -3.929 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -3.335 ; -3.561 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.125 ; -3.369 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.403 ; -3.657 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -3.298 ; -3.545 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -3.293 ; -3.529 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.321 ; -3.561 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; -3.350 ; -3.592 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; -3.653 ; -3.904 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; -3.380 ; -3.620 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; -3.808 ; -4.074 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; -3.760 ; -4.039 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -2.515 ; -2.743 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -2.953 ; -3.120 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -3.468 ; -3.663 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -2.850 ; -3.067 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -2.863 ; -3.080 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -2.577 ; -2.806 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -3.117 ; -3.319 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -3.428 ; -3.625 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -3.483 ; -3.686 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -2.585 ; -2.813 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -3.138 ; -3.343 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -2.543 ; -2.774 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -3.635 ; -3.783 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -3.392 ; -3.592 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; -3.525 ; -3.755 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -3.556 ; -3.784 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -3.349 ; -3.530 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -3.235 ; -3.416 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -3.736 ; -3.924 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -3.329 ; -3.516 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -3.373 ; -3.566 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -3.347 ; -3.514 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -3.034 ; -3.221 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -2.917 ; -3.092 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -2.936 ; -3.103 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -2.515 ; -2.743 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -2.941 ; -3.121 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -2.990 ; -3.168 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; -2.989 ; -3.156 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -6.518 ; -6.923 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -6.518 ; -6.923 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; -6.431 ; -6.832 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[16]      ; CLOCK2_50  ; -7.238 ; -7.597 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[17]      ; CLOCK2_50  ; -6.431 ; -6.832 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; GPIO[*]        ; CLOCK2_50  ; 11.033 ; 10.825 ; Rise       ; CLOCK2_50                                      ;
;  GPIO[17]      ; CLOCK2_50  ; 10.719 ; 10.576 ; Rise       ; CLOCK2_50                                      ;
;  GPIO[24]      ; CLOCK2_50  ; 11.033 ; 10.825 ; Rise       ; CLOCK2_50                                      ;
; HEX7[*]        ; CLOCK_50   ; 7.398  ; 7.675  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[0]       ; CLOCK_50   ; 6.881  ; 7.052  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[1]       ; CLOCK_50   ; 6.585  ; 6.752  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[2]       ; CLOCK_50   ; 7.332  ; 7.671  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[3]       ; CLOCK_50   ; 7.219  ; 7.497  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[4]       ; CLOCK_50   ; 6.368  ; 6.449  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[5]       ; CLOCK_50   ; 7.398  ; 7.675  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[6]       ; CLOCK_50   ; 6.759  ; 6.980  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 8.682  ; 8.410  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 6.639  ; 6.625  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 6.135  ; 6.014  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 6.663  ; 6.484  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 6.546  ; 6.495  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 6.555  ; 6.385  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 6.450  ; 6.319  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 6.272  ; 6.136  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 6.424  ; 6.250  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 6.620  ; 6.474  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 8.496  ; 8.410  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 6.264  ; 6.124  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 7.313  ; 7.214  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 7.289  ; 7.209  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 7.120  ; 6.943  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 7.454  ; 7.288  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 8.426  ; 8.387  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 8.682  ; 8.367  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 6.638  ; 6.475  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 6.458  ; 6.332  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 7.379  ; 7.282  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 7.025  ; 6.813  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 6.170  ; 6.040  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 6.190  ; 6.105  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.940  ; 5.880  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.986  ; 5.932  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 6.117  ; 5.999  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 5.615  ; 5.510  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 5.607  ; 5.498  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.913  ; 5.748  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 7.025  ; 6.813  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 6.602  ; 6.454  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 6.631  ; 6.464  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 6.533  ; 6.351  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 5.592  ; 5.499  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 5.950  ; 5.900  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.851  ; 5.709  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 6.074  ; 5.905  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_WE_N      ; CLOCK_50   ; 5.784  ; 5.917  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 5.147  ; 5.040  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 3.890  ; 3.847  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.846  ; 4.774  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.733  ; 4.691  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.425  ; 4.339  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.837  ; 4.764  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.094  ; 5.000  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.147  ; 5.040  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.676  ; 4.629  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.075  ; 4.998  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.729  ; 4.640  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.807  ; 3.794  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 4.715  ; 4.657  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.585  ; 4.494  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.585  ; 4.494  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 3.572  ; 3.551  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.042  ; 4.958  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 4.842  ; 4.796  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 3.590  ; 3.571  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 7.612  ; 7.387  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 7.086  ; 6.897  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.817  ; 6.718  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 6.704  ; 6.592  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.949  ; 6.670  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 6.859  ; 6.609  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.364  ; 6.116  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.435  ; 6.236  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 6.839  ; 6.734  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 7.175  ; 6.888  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 6.959  ; 6.692  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 6.916  ; 6.633  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 7.055  ; 6.761  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.952  ; 6.637  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 7.262  ; 7.013  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.659  ; 6.452  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 7.274  ; 6.989  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 7.213  ; 6.934  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 6.901  ; 6.720  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 6.888  ; 6.663  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 6.631  ; 6.434  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.232  ; 6.954  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.612  ; 7.387  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.366  ; 7.047  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 7.499  ; 7.219  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 7.244  ; 6.954  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 6.989  ; 6.751  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 6.957  ; 6.702  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 6.781  ; 6.473  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 6.415  ; 6.245  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 6.735  ; 6.623  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 7.382  ; 7.104  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.310  ; 6.255  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 4.494  ; 4.461  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.843  ; 3.776  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.494  ; 4.461  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.453  ; 4.388  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.439  ; 4.357  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.460  ; 4.371  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.642  ; 4.537  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.271 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.358 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; GPIO[*]        ; CLOCK2_50  ; 2.758  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[16]      ; CLOCK2_50  ; 2.758  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO[*]        ; CLOCK2_50  ;        ; 2.670  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[16]      ; CLOCK2_50  ;        ; 2.670  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.741  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 4.664  ; 4.597  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.664  ; 4.597  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 4.464  ; 4.433  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 4.217  ; 4.137  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.397  ; 4.362  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.433  ; 4.406  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.633  ; 4.575  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 9.226  ; 8.924  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.656  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 4.256  ; 4.163  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 4.078  ; 4.035  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 4.256  ; 4.163  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 4.037  ; 3.993  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 3.936  ; 3.879  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 3.808  ; 3.781  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 4.015  ; 3.956  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 9.813  ; 9.605  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 4.881  ; 4.706  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 4.881  ; 4.706  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.644  ; 4.499  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 4.373  ; 4.331  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.424  ; 4.310  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 3.986  ; 3.927  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.427  ; 4.407  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 7.289  ; 7.153  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; GPIO[*]        ; CLOCK2_50  ; 10.313 ; 10.176 ; Rise       ; CLOCK2_50                                      ;
;  GPIO[17]      ; CLOCK2_50  ; 10.313 ; 10.176 ; Rise       ; CLOCK2_50                                      ;
;  GPIO[24]      ; CLOCK2_50  ; 10.618 ; 10.416 ; Rise       ; CLOCK2_50                                      ;
; HEX7[*]        ; CLOCK_50   ; 5.330  ; 5.413  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[0]       ; CLOCK_50   ; 5.827  ; 6.001  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[1]       ; CLOCK_50   ; 5.536  ; 5.705  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[2]       ; CLOCK_50   ; 6.254  ; 6.600  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[3]       ; CLOCK_50   ; 6.150  ; 6.425  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[4]       ; CLOCK_50   ; 5.330  ; 5.413  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[5]       ; CLOCK_50   ; 6.325  ; 6.601  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[6]       ; CLOCK_50   ; 5.707  ; 5.929  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.898  ; 3.811  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 4.316  ; 4.228  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 4.340  ; 4.211  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 4.765  ; 4.573  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 4.251  ; 4.126  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.331  ; 4.173  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.418  ; 4.315  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.898  ; 3.811  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.455  ; 4.312  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.297  ; 4.170  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 6.716  ; 6.609  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.314  ; 4.208  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 5.332  ; 5.252  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 5.270  ; 5.223  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 5.133  ; 4.990  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.850  ; 4.766  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 6.336  ; 6.282  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 6.157  ; 5.921  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 4.681  ; 4.541  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 4.723  ; 4.558  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 6.340  ; 6.262  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.853  ; 3.747  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.089  ; 3.952  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.105  ; 3.978  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.867  ; 3.763  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.906  ; 3.808  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.097  ; 3.955  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.859  ; 3.757  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.853  ; 3.747  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.332  ; 4.177  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.049  ; 4.916  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.855  ; 4.688  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.884  ; 4.700  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.961  ; 4.859  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.858  ; 3.776  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.350  ; 4.337  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.294  ; 4.238  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.509  ; 4.428  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_WE_N      ; CLOCK_50   ; 4.777  ; 4.929  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.253  ; 3.241  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 3.338  ; 3.295  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.255  ; 4.184  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.142  ; 4.102  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 3.852  ; 3.767  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.247  ; 4.175  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.493  ; 4.401  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 4.540  ; 4.437  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.088  ; 4.043  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.474  ; 4.399  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.142  ; 4.056  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.253  ; 3.241  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 4.129  ; 4.072  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 3.032  ; 3.011  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.000  ; 3.913  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 3.032  ; 3.011  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.444  ; 4.362  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 4.251  ; 4.206  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 3.050  ; 3.030  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 4.767  ; 4.510  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 5.551  ; 5.448  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 5.435  ; 5.194  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 5.135  ; 4.906  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 5.093  ; 4.865  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 4.847  ; 4.646  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 5.062  ; 4.824  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 4.910  ; 4.726  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 5.401  ; 5.144  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 5.026  ; 4.756  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 5.510  ; 5.293  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 4.918  ; 4.702  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 5.049  ; 4.801  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 4.767  ; 4.510  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 4.879  ; 4.705  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 5.543  ; 5.342  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 5.288  ; 5.173  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 5.355  ; 5.131  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 5.103  ; 4.876  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 5.021  ; 4.833  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 4.977  ; 4.812  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 5.347  ; 5.151  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 5.432  ; 5.184  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 5.335  ; 5.100  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 5.914  ; 5.618  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 5.047  ; 4.801  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 5.603  ; 5.401  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 5.647  ; 5.478  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 5.607  ; 5.374  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 5.086  ; 4.951  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 5.364  ; 5.106  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 5.587  ; 5.356  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 4.909  ; 4.721  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 3.294  ; 3.228  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.294  ; 3.228  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 3.918  ; 3.884  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 3.879  ; 3.815  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 3.860  ; 3.781  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 3.884  ; 3.797  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.059  ; 3.956  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.770 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.853 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; GPIO[*]        ; CLOCK2_50  ; 2.260  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[16]      ; CLOCK2_50  ; 2.260  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO[*]        ; CLOCK2_50  ;        ; 2.176  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[16]      ; CLOCK2_50  ;        ; 2.176  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.242  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 3.650  ; 3.573  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.080  ; 4.015  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 3.889  ; 3.858  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 3.650  ; 3.573  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 3.824  ; 3.790  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 3.858  ; 3.831  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.051  ; 3.993  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 8.457  ; 8.166  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.160  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 3.258  ; 3.231  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 3.516  ; 3.474  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 3.686  ; 3.596  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 3.477  ; 3.434  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 3.380  ; 3.324  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 3.258  ; 3.231  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 3.457  ; 3.399  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 9.020  ; 8.820  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 3.427  ; 3.370  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 4.286  ; 4.117  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.059  ; 3.919  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 3.800  ; 3.759  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 3.849  ; 3.738  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 3.427  ; 3.370  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 3.852  ; 3.831  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 6.599  ; 6.467  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 7.770 ;    ;    ; 8.073 ;
; SW[1]      ; LEDR[1]     ; 7.590 ;    ;    ; 7.882 ;
; SW[2]      ; LEDR[2]     ; 7.760 ;    ;    ; 8.002 ;
; SW[3]      ; LEDR[3]     ; 7.620 ;    ;    ; 7.809 ;
; SW[4]      ; LEDR[4]     ; 7.953 ;    ;    ; 8.146 ;
; SW[5]      ; LEDR[5]     ; 8.053 ;    ;    ; 8.281 ;
; SW[6]      ; LEDR[6]     ; 8.172 ;    ;    ; 8.451 ;
; SW[7]      ; LEDR[7]     ; 7.698 ;    ;    ; 8.013 ;
; SW[8]      ; LEDR[8]     ; 8.270 ;    ;    ; 8.568 ;
; SW[9]      ; LEDR[9]     ; 8.772 ;    ;    ; 9.114 ;
; SW[10]     ; LEDR[10]    ; 8.480 ;    ;    ; 8.758 ;
; SW[11]     ; LEDR[11]    ; 8.283 ;    ;    ; 8.586 ;
; SW[12]     ; LEDR[12]    ; 8.173 ;    ;    ; 8.450 ;
; SW[13]     ; LEDR[13]    ; 7.970 ;    ;    ; 8.286 ;
; SW[14]     ; LEDR[14]    ; 8.500 ;    ;    ; 8.790 ;
; SW[15]     ; LEDR[15]    ; 9.419 ;    ;    ; 9.777 ;
; SW[16]     ; LEDR[16]    ; 8.198 ;    ;    ; 8.489 ;
; SW[17]     ; LEDR[17]    ; 8.232 ;    ;    ; 8.529 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 7.491 ;    ;    ; 7.779 ;
; SW[1]      ; LEDR[1]     ; 7.315 ;    ;    ; 7.593 ;
; SW[2]      ; LEDR[2]     ; 7.479 ;    ;    ; 7.708 ;
; SW[3]      ; LEDR[3]     ; 7.344 ;    ;    ; 7.523 ;
; SW[4]      ; LEDR[4]     ; 7.663 ;    ;    ; 7.846 ;
; SW[5]      ; LEDR[5]     ; 7.760 ;    ;    ; 7.976 ;
; SW[6]      ; LEDR[6]     ; 7.875 ;    ;    ; 8.141 ;
; SW[7]      ; LEDR[7]     ; 7.420 ;    ;    ; 7.720 ;
; SW[8]      ; LEDR[8]     ; 7.967 ;    ;    ; 8.250 ;
; SW[9]      ; LEDR[9]     ; 8.497 ;    ;    ; 8.826 ;
; SW[10]     ; LEDR[10]    ; 8.169 ;    ;    ; 8.433 ;
; SW[11]     ; LEDR[11]    ; 7.980 ;    ;    ; 8.268 ;
; SW[12]     ; LEDR[12]    ; 7.874 ;    ;    ; 8.138 ;
; SW[13]     ; LEDR[13]    ; 7.679 ;    ;    ; 7.980 ;
; SW[14]     ; LEDR[14]    ; 8.188 ;    ;    ; 8.463 ;
; SW[15]     ; LEDR[15]    ; 9.116 ;    ;    ; 9.460 ;
; SW[16]     ; LEDR[16]    ; 7.897 ;    ;    ; 8.174 ;
; SW[17]     ; LEDR[17]    ; 7.929 ;    ;    ; 8.213 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.413 ; 5.344 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.659 ; 5.590 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.923 ; 5.854 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.413 ; 5.344 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.413 ; 5.344 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.654 ; 5.585 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.419 ; 5.350 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.419 ; 5.350 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.721 ; 5.652 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.147 ; 7.059 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.876 ; 6.788 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.864 ; 6.776 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.482 ; 7.394 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.943 ; 5.855 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.869 ; 5.800 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.654 ; 5.585 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.869 ; 5.800 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.640 ; 3.552 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.272 ; 5.184 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.996 ; 3.908 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.952 ; 3.864 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.284 ; 4.196 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.952 ; 3.864 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.995 ; 3.907 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.995 ; 3.907 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.976 ; 3.888 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.327 ; 4.239 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.327 ; 4.239 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.003 ; 3.915 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.652 ; 4.564 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.003 ; 3.915 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.333 ; 4.245 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.500 ; 4.445 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.327 ; 4.239 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.597 ; 4.509 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.927 ; 4.839 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.589 ; 4.501 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.924 ; 4.836 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.924 ; 4.836 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.290 ; 5.202 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.597 ; 4.509 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.934 ; 4.846 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.327 ; 4.239 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.358 ; 4.270 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.358 ; 4.270 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.358 ; 4.270 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.976 ; 3.888 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.011 ; 3.923 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.976 ; 3.888 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.640 ; 3.552 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 4.429 ; 4.360 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.665 ; 4.596 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.919 ; 4.850 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.429 ; 4.360 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.429 ; 4.360 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.661 ; 4.592 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.435 ; 4.366 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.435 ; 4.366 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.725 ; 4.656 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.132 ; 6.044 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.872 ; 5.784 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.861 ; 5.773 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.454 ; 6.366 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.976 ; 4.888 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.868 ; 4.799 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.661 ; 4.592 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.868 ; 4.799 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.118 ; 3.030 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.685 ; 4.597 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.460 ; 3.372 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.417 ; 3.329 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.736 ; 3.648 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.417 ; 3.329 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.459 ; 3.371 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.459 ; 3.371 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.440 ; 3.352 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.777 ; 3.689 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.777 ; 3.689 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.466 ; 3.378 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.089 ; 4.001 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.466 ; 3.378 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.783 ; 3.695 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.939 ; 3.884 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.777 ; 3.689 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.036 ; 3.948 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.353 ; 4.265 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.028 ; 3.940 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.350 ; 4.262 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.350 ; 4.262 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.702 ; 4.614 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.036 ; 3.948 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.360 ; 4.272 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.777 ; 3.689 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.807 ; 3.719 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.807 ; 3.719 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.807 ; 3.719 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.440 ; 3.352 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.474 ; 3.386 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.440 ; 3.352 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.118 ; 3.030 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.277     ; 5.346     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.498     ; 5.567     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.732     ; 5.801     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.277     ; 5.346     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.277     ; 5.346     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.493     ; 5.562     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.279     ; 5.348     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.279     ; 5.348     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.562     ; 5.631     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.908     ; 6.996     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.642     ; 6.730     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.627     ; 6.715     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.230     ; 7.318     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.735     ; 5.823     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.685     ; 5.754     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.493     ; 5.562     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.685     ; 5.754     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.577     ; 3.665     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.140     ; 5.228     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.911     ; 3.999     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.878     ; 3.966     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.199     ; 4.287     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.878     ; 3.966     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.923     ; 4.011     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.923     ; 4.011     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.904     ; 3.992     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.243     ; 4.331     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.243     ; 4.331     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.932     ; 4.020     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.557     ; 4.645     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.932     ; 4.020     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.250     ; 4.338     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.435     ; 4.490     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.243     ; 4.331     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.515     ; 4.603     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.836     ; 4.924     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.507     ; 4.595     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.819     ; 4.907     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.819     ; 4.907     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.188     ; 5.276     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.515     ; 4.603     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.841     ; 4.929     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.243     ; 4.331     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.301     ; 4.389     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.301     ; 4.389     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.301     ; 4.389     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.904     ; 3.992     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.938     ; 4.026     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.904     ; 3.992     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.577     ; 3.665     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 4.272     ; 4.341     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.484     ; 4.553     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.709     ; 4.778     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.272     ; 4.341     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.272     ; 4.341     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.479     ; 4.548     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.274     ; 4.343     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.274     ; 4.343     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.546     ; 4.615     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.875     ; 5.963     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.620     ; 5.708     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.605     ; 5.693     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.184     ; 6.272     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.749     ; 4.837     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.664     ; 4.733     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.479     ; 4.548     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.664     ; 4.733     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.053     ; 3.141     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.554     ; 4.642     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.374     ; 3.462     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.342     ; 3.430     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.651     ; 3.739     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.342     ; 3.430     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.386     ; 3.474     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.386     ; 3.474     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.367     ; 3.455     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.693     ; 3.781     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.693     ; 3.781     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.394     ; 3.482     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.994     ; 4.082     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.394     ; 3.482     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.700     ; 3.788     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.875     ; 3.930     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.693     ; 3.781     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.954     ; 4.042     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.262     ; 4.350     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.946     ; 4.034     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.246     ; 4.334     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.246     ; 4.334     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.600     ; 4.688     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.954     ; 4.042     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.267     ; 4.355     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.693     ; 3.781     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.749     ; 3.837     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.749     ; 3.837     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.749     ; 3.837     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.367     ; 3.455     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.400     ; 3.488     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.367     ; 3.455     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.053     ; 3.141     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 63
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.871 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 5.843  ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 15.110 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 16.649 ; 0.000         ;
; CLOCK2_50                                      ; 17.557 ; 0.000         ;
; CLOCK_50                                       ; 19.381 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 0.096 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.143 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.172 ; 0.000         ;
; CLOCK2_50                                      ; 0.180 ; 0.000         ;
; CLOCK_50                                       ; 0.182 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 6.313  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 16.282 ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 16.420 ; 0.000         ;
; CLOCK2_50                                      ; 17.156 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 0.654 ; 0.000         ;
; CLOCK2_50                                      ; 0.915 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.661 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 2.675 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.758  ; 0.000         ;
; CLOCK_50                                       ; 9.440  ; 0.000         ;
; CLOCK2_50                                      ; 9.441  ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; 19.750 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; 19.760 ; 0.000         ;
; AUD_BCLK                                       ; 79.000 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.843 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.725     ; 2.369      ;
; 5.843 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.725     ; 2.369      ;
; 5.853 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 2.360      ;
; 5.853 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 2.360      ;
; 5.853 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 2.360      ;
; 5.853 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 2.360      ;
; 5.853 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 2.360      ;
; 5.853 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 2.360      ;
; 5.862 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 2.351      ;
; 5.862 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 2.351      ;
; 5.862 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 2.351      ;
; 5.862 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 2.351      ;
; 5.862 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 2.351      ;
; 5.929 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.725     ; 2.283      ;
; 5.929 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.725     ; 2.283      ;
; 5.952 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.725     ; 2.260      ;
; 5.956 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[4]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.725     ; 2.256      ;
; 5.956 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[5]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.725     ; 2.256      ;
; 5.956 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mADDR[6]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.725     ; 2.256      ;
; 6.157 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mWR        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.726     ; 2.054      ;
; 6.157 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|WR_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.726     ; 2.054      ;
; 6.157 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.726     ; 2.054      ;
; 6.178 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|RD_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.726     ; 2.033      ;
; 6.178 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mRD        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.726     ; 2.033      ;
; 6.178 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|RD_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.726     ; 2.033      ;
; 6.251 ; Reset_Delay:u2|oRST_0                                                                                                                                       ; SDram_Control_new:u7|mLENGTH[6] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.727     ; 1.959      ;
; 6.356 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.582      ;
; 6.406 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.532      ;
; 6.412 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.525      ;
; 6.428 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.510      ;
; 6.453 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.486      ;
; 6.457 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[0] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.482      ;
; 6.461 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[2] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.477      ;
; 6.462 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.475      ;
; 6.472 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.466      ;
; 6.484 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.453      ;
; 6.498 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[5] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.440      ;
; 6.509 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.429      ;
; 6.512 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[1] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.427      ;
; 6.513 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[0] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.425      ;
; 6.515 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.422      ;
; 6.517 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.421      ;
; 6.517 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[2] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.420      ;
; 6.522 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.416      ;
; 6.524 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.414      ;
; 6.524 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[2] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.415      ;
; 6.525 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.412      ;
; 6.544 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3] ; SDram_Control_new:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.394      ;
; 6.545 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[4] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.393      ;
; 6.554 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[5] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.383      ;
; 6.565 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.372      ;
; 6.567 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.371      ;
; 6.568 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[1] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.370      ;
; 6.569 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.370      ;
; 6.569 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[2] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.403      ;
; 6.573 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[0] ; SDram_Control_new:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.366      ;
; 6.574 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.364      ;
; 6.575 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.362      ;
; 6.577 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[2] ; SDram_Control_new:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.361      ;
; 6.580 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[3] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.359      ;
; 6.580 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[2] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.358      ;
; 6.584 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[0] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.388      ;
; 6.587 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.350      ;
; 6.587 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.351      ;
; 6.587 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3] ; SDram_Control_new:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.350      ;
; 6.589 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3] ; SDram_Control_new:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.349      ;
; 6.591 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[4] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.348      ;
; 6.593 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.345      ;
; 6.596 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3] ; SDram_Control_new:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.342      ;
; 6.597 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3] ; SDram_Control_new:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.340      ;
; 6.601 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[4] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.336      ;
; 6.612 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.326      ;
; 6.614 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[5] ; SDram_Control_new:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.324      ;
; 6.614 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.325      ;
; 6.616 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1] ; SDram_Control_new:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.322      ;
; 6.616 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[0] ; SDram_Control_new:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.322      ;
; 6.618 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[0] ; SDram_Control_new:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.321      ;
; 6.620 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[2] ; SDram_Control_new:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.317      ;
; 6.621 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.318      ;
; 6.622 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[2] ; SDram_Control_new:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.316      ;
; 6.622 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5] ; SDram_Control_new:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.316      ;
; 6.624 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[2] ; SDram_Control_new:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.016     ; 3.347      ;
; 6.624 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[2] ; SDram_Control_new:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.016     ; 3.347      ;
; 6.625 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[0] ; SDram_Control_new:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.314      ;
; 6.625 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[2] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.016     ; 3.346      ;
; 6.626 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[0] ; SDram_Control_new:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.312      ;
; 6.628 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[1] ; SDram_Control_new:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.311      ;
; 6.629 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[2] ; SDram_Control_new:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.309      ;
; 6.630 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[2] ; SDram_Control_new:u7|mADDR[5]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.307      ;
; 6.634 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[2] ; SDram_Control_new:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.338      ;
; 6.634 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[2] ; SDram_Control_new:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.338      ;
; 6.634 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[2] ; SDram_Control_new:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.338      ;
; 6.634 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[2] ; SDram_Control_new:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.338      ;
; 6.634 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[2] ; SDram_Control_new:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.338      ;
; 6.634 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[2] ; SDram_Control_new:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.338      ;
; 6.636 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[3] ; SDram_Control_new:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.302      ;
; 6.636 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[2] ; SDram_Control_new:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.336      ;
; 6.637 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[6]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.300      ;
; 6.637 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0] ; SDram_Control_new:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 3.301      ;
; 6.639 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[0] ; SDram_Control_new:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.016     ; 3.332      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------+--------------+------------+------------+
; 15.110 ; Debounce:deb2|neg_r                                                                                    ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.738     ; 3.089      ;
; 15.394 ; Debounce:deb2|neg_r                                                                                    ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.738     ; 2.805      ;
; 15.450 ; Debounce:deb2|neg_r                                                                                    ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.738     ; 2.749      ;
; 15.575 ; Debounce:deb1|neg_r                                                                                    ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.738     ; 2.624      ;
; 15.822 ; Debounce:deb1|neg_r                                                                                    ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.738     ; 2.377      ;
; 15.831 ; Debounce:deb2|neg_r                                                                                    ; TOP:top1|enable_r                                                                                                                                                                                                    ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.735     ; 2.371      ;
; 15.851 ; Debounce:deb1|neg_r                                                                                    ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.738     ; 2.348      ;
; 15.925 ; VGA_Controller:u1|V_Cont[4]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 3.696      ;
; 15.999 ; Debounce:deb2|neg_r                                                                                    ; TOP:top1|state_r[3]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.737     ; 2.201      ;
; 16.060 ; Debounce:deb1|neg_r                                                                                    ; TOP:top1|state_r[3]                                                                                                                                                                                                  ; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.737     ; 2.140      ;
; 16.084 ; VGA_Controller:u1|V_Cont[6]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 3.537      ;
; 16.084 ; VGA_Controller:u1|V_Cont[2]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 3.537      ;
; 16.088 ; VGA_Controller:u1|V_Cont[3]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 3.533      ;
; 16.121 ; VGA_Controller:u1|V_Cont[12]                                                                           ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 3.500      ;
; 16.156 ; VGA_Controller:u1|V_Cont[5]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 3.465      ;
; 16.241 ; VGA_Controller:u1|V_Cont[8]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 3.380      ;
; 16.265 ; VGA_Controller:u1|V_Cont[11]                                                                           ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 3.356      ;
; 16.268 ; VGA_Controller:u1|V_Cont[10]                                                                           ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 3.353      ;
; 16.286 ; VGA_Controller:u1|V_Cont[4]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 3.335      ;
; 16.296 ; VGA_Controller:u1|V_Cont[7]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 3.325      ;
; 16.380 ; VGA_Controller:u1|V_Cont[0]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 3.241      ;
; 16.435 ; VGA_Controller:u1|V_Cont[1]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 3.186      ;
; 16.445 ; VGA_Controller:u1|V_Cont[6]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 3.176      ;
; 16.445 ; VGA_Controller:u1|V_Cont[2]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 3.176      ;
; 16.449 ; VGA_Controller:u1|V_Cont[3]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 3.172      ;
; 16.474 ; VGA_Controller:u1|V_Cont[4]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 3.147      ;
; 16.482 ; VGA_Controller:u1|V_Cont[12]                                                                           ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 3.139      ;
; 16.517 ; VGA_Controller:u1|V_Cont[5]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 3.104      ;
; 16.559 ; VGA_Controller:u1|V_Cont[9]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 3.062      ;
; 16.602 ; VGA_Controller:u1|V_Cont[8]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 3.019      ;
; 16.626 ; VGA_Controller:u1|V_Cont[11]                                                                           ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 2.995      ;
; 16.629 ; VGA_Controller:u1|V_Cont[10]                                                                           ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 2.992      ;
; 16.633 ; VGA_Controller:u1|V_Cont[6]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 2.988      ;
; 16.633 ; VGA_Controller:u1|V_Cont[2]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 2.988      ;
; 16.637 ; VGA_Controller:u1|V_Cont[3]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 2.984      ;
; 16.657 ; VGA_Controller:u1|V_Cont[7]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 2.964      ;
; 16.670 ; VGA_Controller:u1|V_Cont[12]                                                                           ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 2.951      ;
; 16.705 ; VGA_Controller:u1|V_Cont[5]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 2.916      ;
; 16.709 ; VGA_Controller:u1|H_Cont[11]                                                                           ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.901      ;
; 16.741 ; VGA_Controller:u1|V_Cont[0]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 2.880      ;
; 16.790 ; VGA_Controller:u1|V_Cont[8]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 2.831      ;
; 16.796 ; VGA_Controller:u1|V_Cont[1]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 2.825      ;
; 16.814 ; VGA_Controller:u1|V_Cont[11]                                                                           ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 2.807      ;
; 16.817 ; VGA_Controller:u1|V_Cont[10]                                                                           ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 2.804      ;
; 16.820 ; VGA_Controller:u1|H_Cont[8]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.790      ;
; 16.845 ; VGA_Controller:u1|V_Cont[7]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 2.776      ;
; 16.864 ; VGA_Controller:u1|H_Cont[12]                                                                           ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.746      ;
; 16.866 ; VGA_Controller:u1|H_Cont[10]                                                                           ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.744      ;
; 16.873 ; VGA_Controller:u1|H_Cont[9]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.737      ;
; 16.920 ; VGA_Controller:u1|V_Cont[9]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 2.701      ;
; 16.929 ; VGA_Controller:u1|V_Cont[0]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 2.692      ;
; 16.984 ; VGA_Controller:u1|V_Cont[1]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 2.637      ;
; 16.998 ; VGA_Controller:u1|H_Cont[5]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.612      ;
; 17.070 ; VGA_Controller:u1|H_Cont[11]                                                                           ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.540      ;
; 17.076 ; VGA_Controller:u1|H_Cont[7]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.534      ;
; 17.108 ; VGA_Controller:u1|V_Cont[9]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 2.513      ;
; 17.119 ; VGA_Controller:u1|H_Cont[4]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.491      ;
; 17.169 ; VGA_Controller:u1|H_Cont[6]                                                                            ; TOP:top1|state_r[2]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.441      ;
; 17.181 ; VGA_Controller:u1|H_Cont[8]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.429      ;
; 17.225 ; VGA_Controller:u1|H_Cont[12]                                                                           ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.385      ;
; 17.227 ; VGA_Controller:u1|H_Cont[10]                                                                           ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.383      ;
; 17.234 ; VGA_Controller:u1|H_Cont[9]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.376      ;
; 17.258 ; VGA_Controller:u1|H_Cont[11]                                                                           ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.352      ;
; 17.369 ; VGA_Controller:u1|H_Cont[8]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.241      ;
; 17.413 ; VGA_Controller:u1|H_Cont[12]                                                                           ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.197      ;
; 17.415 ; VGA_Controller:u1|H_Cont[10]                                                                           ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.195      ;
; 17.422 ; VGA_Controller:u1|H_Cont[5]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.188      ;
; 17.422 ; VGA_Controller:u1|H_Cont[9]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.188      ;
; 17.437 ; VGA_Controller:u1|H_Cont[7]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.173      ;
; 17.543 ; VGA_Controller:u1|H_Cont[4]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.067      ;
; 17.547 ; VGA_Controller:u1|H_Cont[5]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.063      ;
; 17.593 ; VGA_Controller:u1|H_Cont[6]                                                                            ; TOP:top1|state_r[0]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 2.017      ;
; 17.625 ; VGA_Controller:u1|H_Cont[7]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 1.985      ;
; 17.668 ; VGA_Controller:u1|H_Cont[4]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 1.942      ;
; 17.718 ; VGA_Controller:u1|H_Cont[6]                                                                            ; TOP:top1|state_r[1]                                                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 1.892      ;
; 28.768 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][3][1] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.174      ; 11.415     ;
; 28.781 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_1|sipo:bit0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.174      ; 11.402     ;
; 28.785 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_2|sipo:bit3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.176      ; 11.400     ;
; 28.793 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][3][2] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.174      ; 11.390     ;
; 28.826 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_2|sipo:bit0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.176      ; 11.359     ;
; 28.827 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][3][0] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.174      ; 11.356     ;
; 28.836 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][3][3] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.174      ; 11.347     ;
; 28.866 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][3][4] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.174      ; 11.317     ;
; 28.882 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_1|sipo:bit2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.174      ; 11.301     ;
; 28.884 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_1|sipo:bit1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.174      ; 11.299     ;
; 28.893 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_1|sipo:bit6|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.174      ; 11.290     ;
; 28.907 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][2][5] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.176      ; 11.278     ;
; 28.914 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][3][5] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.174      ; 11.269     ;
; 28.918 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_2|sipo:bit2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.176      ; 11.267     ;
; 28.922 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_1|sipo:bit4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.174      ; 11.261     ;
; 28.927 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][3][6] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.174      ; 11.256     ;
; 28.953 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_1|sipo:bit3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.174      ; 11.230     ;
; 28.954 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_2|sipo:bit1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.176      ; 11.231     ;
; 28.973 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][2][4] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.176      ; 11.212     ;
; 28.973 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][2][1] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.176      ; 11.212     ;
; 29.001 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_1|sipo:bit5|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.174      ; 11.182     ;
; 29.007 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][2][0] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.176      ; 11.178     ;
; 29.024 ; TOP:top1|RAM:buffer|SIPO_vector:v_l_4|sipo:bit0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]            ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.160      ; 11.145     ;
; 29.030 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[0].winAbs_0|vector_r[0][1][1] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0 ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.165      ; 11.144     ;
; 29.043 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAbsolute:abs[8].winAbs_gen|diff_r[0][0][0] ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[8].winAddCor_gen|crl_r[12]                                                                                                            ; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 10.857     ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 16.649 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.193     ; 3.145      ;
; 16.650 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.193     ; 3.144      ;
; 16.702 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.202     ; 3.083      ;
; 16.703 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.202     ; 3.082      ;
; 16.707 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.202     ; 3.078      ;
; 16.718 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.202     ; 3.067      ;
; 16.719 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.202     ; 3.066      ;
; 16.723 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.202     ; 3.062      ;
; 16.835 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.190     ; 2.962      ;
; 16.889 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.195     ; 2.903      ;
; 16.890 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.195     ; 2.902      ;
; 16.903 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.193     ; 2.891      ;
; 16.910 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.190     ; 2.887      ;
; 16.911 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.190     ; 2.886      ;
; 16.912 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.190     ; 2.885      ;
; 16.949 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.193     ; 2.845      ;
; 16.950 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.193     ; 2.844      ;
; 16.958 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.191     ; 2.838      ;
; 16.959 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.191     ; 2.837      ;
; 16.964 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.191     ; 2.832      ;
; 16.974 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.190     ; 2.823      ;
; 16.975 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.190     ; 2.822      ;
; 16.976 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.190     ; 2.821      ;
; 16.999 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.190     ; 2.798      ;
; 17.003 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.190     ; 2.794      ;
; 17.003 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.190     ; 2.794      ;
; 17.009 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.191     ; 2.787      ;
; 17.010 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.191     ; 2.786      ;
; 17.015 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.191     ; 2.781      ;
; 17.016 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15] ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.195     ; 2.776      ;
; 17.017 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15] ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.195     ; 2.775      ;
; 17.030 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15] ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.193     ; 2.764      ;
; 17.049 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.190     ; 2.748      ;
; 17.053 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.190     ; 2.744      ;
; 17.053 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.190     ; 2.744      ;
; 17.058 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.043     ; 2.886      ;
; 17.059 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.200     ; 2.728      ;
; 17.060 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.200     ; 2.727      ;
; 17.061 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.043     ; 2.883      ;
; 17.064 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.200     ; 2.723      ;
; 17.068 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.189     ; 2.730      ;
; 17.069 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.189     ; 2.729      ;
; 17.074 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.189     ; 2.724      ;
; 17.095 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.042     ; 2.850      ;
; 17.095 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.042     ; 2.850      ;
; 17.095 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.042     ; 2.850      ;
; 17.105 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.193     ; 2.689      ;
; 17.106 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.193     ; 2.688      ;
; 17.119 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.191     ; 2.677      ;
; 17.135 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.190     ; 2.662      ;
; 17.151 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.188     ; 2.648      ;
; 17.152 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.188     ; 2.647      ;
; 17.153 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.188     ; 2.646      ;
; 17.193 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.191     ; 2.603      ;
; 17.194 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.191     ; 2.602      ;
; 17.200 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.188     ; 2.599      ;
; 17.204 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.188     ; 2.595      ;
; 17.204 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.188     ; 2.595      ;
; 17.208 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.043     ; 2.736      ;
; 17.208 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.043     ; 2.736      ;
; 17.208 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.043     ; 2.736      ;
; 17.208 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.043     ; 2.736      ;
; 17.208 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.043     ; 2.736      ;
; 17.214 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.153      ; 2.926      ;
; 17.237 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.043     ; 2.707      ;
; 17.240 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.043     ; 2.704      ;
; 17.241 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.043     ; 2.703      ;
; 17.265 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.045     ; 2.677      ;
; 17.274 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.043     ; 2.670      ;
; 17.274 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.043     ; 2.670      ;
; 17.276 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.042     ; 2.669      ;
; 17.332 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.042     ; 2.613      ;
; 17.332 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.042     ; 2.613      ;
; 17.332 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.042     ; 2.613      ;
; 17.332 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.042     ; 2.613      ;
; 17.332 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.042     ; 2.613      ;
; 17.357 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.097      ; 2.695      ;
; 17.357 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.097      ; 2.695      ;
; 17.357 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.097      ; 2.695      ;
; 17.357 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.097      ; 2.695      ;
; 17.357 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.097      ; 2.695      ;
; 17.357 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.097      ; 2.695      ;
; 17.357 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.097      ; 2.695      ;
; 17.357 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.097      ; 2.695      ;
; 17.379 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.188     ; 2.420      ;
; 17.415 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.043     ; 2.529      ;
; 17.415 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.043     ; 2.529      ;
; 17.416 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.043     ; 2.528      ;
; 17.425 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.098      ; 2.628      ;
; 17.425 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.098      ; 2.628      ;
; 17.425 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.098      ; 2.628      ;
; 17.425 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.098      ; 2.628      ;
; 17.425 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.098      ; 2.628      ;
; 17.425 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]           ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.098      ; 2.628      ;
; 17.425 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.098      ; 2.628      ;
; 17.425 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.098      ; 2.628      ;
; 17.425 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.098      ; 2.628      ;
; 17.425 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.098      ; 2.628      ;
; 17.425 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.098      ; 2.628      ;
; 17.425 ; VGA_Controller:u1|oRequest                                                                                                                                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.098      ; 2.628      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.557 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.382      ;
; 17.585 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.360      ;
; 17.588 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.357      ;
; 17.600 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.353      ;
; 17.600 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.353      ;
; 17.600 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.353      ;
; 17.600 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.353      ;
; 17.600 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.353      ;
; 17.603 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.350      ;
; 17.603 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.350      ;
; 17.603 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.350      ;
; 17.603 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.350      ;
; 17.603 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.350      ;
; 17.624 ; Reset_Delay:u2|Cont[17]         ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.315      ;
; 17.647 ; Reset_Delay:u2|Cont[7]          ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.298      ;
; 17.650 ; Reset_Delay:u2|Cont[2]          ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.295      ;
; 17.665 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.288      ;
; 17.665 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.288      ;
; 17.665 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.288      ;
; 17.665 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.288      ;
; 17.665 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.288      ;
; 17.714 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.239      ;
; 17.714 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.239      ;
; 17.714 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.239      ;
; 17.714 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.239      ;
; 17.714 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.239      ;
; 17.714 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.239      ;
; 17.717 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.236      ;
; 17.717 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.236      ;
; 17.717 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.236      ;
; 17.717 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.236      ;
; 17.717 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.236      ;
; 17.717 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.236      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.234      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.234      ;
; 17.722 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.231      ;
; 17.722 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.231      ;
; 17.724 ; Reset_Delay:u2|Cont[1]          ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.221      ;
; 17.725 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.214      ;
; 17.725 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.214      ;
; 17.725 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.214      ;
; 17.725 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.214      ;
; 17.725 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.214      ;
; 17.725 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.214      ;
; 17.725 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.214      ;
; 17.725 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.214      ;
; 17.725 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.214      ;
; 17.725 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.214      ;
; 17.725 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.214      ;
; 17.725 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.214      ;
; 17.725 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.214      ;
; 17.725 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.214      ;
; 17.725 ; Reset_Delay:u2|Cont[18]         ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.214      ;
; 17.736 ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.209      ;
; 17.737 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.216      ;
; 17.737 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.216      ;
; 17.737 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.216      ;
; 17.737 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.216      ;
; 17.737 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.216      ;
; 17.748 ; Reset_Delay:u2|Cont[16]         ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.191      ;
; 17.753 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.753 ; Reset_Delay:u2|Cont[3]          ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.192      ;
; 17.756 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.189      ;
; 17.756 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.189      ;
; 17.756 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.189      ;
; 17.756 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.189      ;
; 17.756 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.189      ;
; 17.756 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.189      ;
; 17.756 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.189      ;
; 17.756 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.189      ;
; 17.756 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.189      ;
; 17.756 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.189      ;
; 17.756 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.189      ;
; 17.756 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.189      ;
; 17.756 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.189      ;
; 17.756 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.189      ;
; 17.756 ; Reset_Delay:u2|Cont[4]          ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.189      ;
; 17.762 ; Reset_Delay:u2|Cont[19]         ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.177      ;
; 17.767 ; Reset_Delay:u2|Cont[0]          ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 2.171      ;
; 17.779 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.174      ;
; 17.779 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.174      ;
; 17.779 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.174      ;
; 17.779 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.174      ;
; 17.779 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.174      ;
; 17.779 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.174      ;
; 17.784 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.169      ;
; 17.784 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.169      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                   ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 19.381 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.565      ;
; 19.382 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.564      ;
; 19.384 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.562      ;
; 19.389 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.557      ;
; 19.391 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.555      ;
; 19.396 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.550      ;
; 19.400 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.546      ;
; 19.402 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.544      ;
; 19.414 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.532      ;
; 19.415 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.531      ;
; 19.423 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.523      ;
; 19.425 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.521      ;
; 19.440 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.506      ;
; 19.443 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.503      ;
; 19.444 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.502      ;
; 19.447 ; Debounce:deb2|counter_r[2]  ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.499      ;
; 19.499 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.447      ;
; 19.500 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.446      ;
; 19.551 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.395      ;
; 19.554 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.392      ;
; 19.554 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.392      ;
; 19.554 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.392      ;
; 19.558 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.388      ;
; 19.565 ; Debounce:deb2|counter_r[2]  ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.381      ;
; 19.567 ; Debounce:deb1|counter_r[2]  ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.379      ;
; 19.572 ; Debounce:deb1|counter_r[2]  ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.374      ;
; 19.587 ; Debounce:deb1|counter_r[2]  ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.359      ;
; 19.587 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.359      ;
; 19.587 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.359      ;
; 19.587 ; Debounce:deb2|counter_r[2]  ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.359      ;
; 19.587 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.359      ;
; 19.587 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.359      ;
; 19.587 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.359      ;
; 19.587 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.359      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                                                                     ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.096 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[18].winAddCor_gen|crl_r[1]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 0.427      ;
; 0.098 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[18].winAddCor_gen|crl_r[12]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 0.429      ;
; 0.104 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[8].winAddCor_gen|crl_r[11]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf8[0].winBuf_8_0|altshift_taps:crl_r_rtl_0|shift_taps_nmm:auto_generated|altsyncram_95b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.427      ;
; 0.105 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[22].winAddCor_gen|crl_r[10]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf22[0].winBuf_22_0|altshift_taps:crl_r_rtl_0|shift_taps_lkm:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 0.435      ;
; 0.107 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[18].winAddCor_gen|crl_r[6]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 0.438      ;
; 0.109 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[11].winAddCor_gen|crl_r[8]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.432      ;
; 0.110 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[8].winAddCor_gen|crl_r[3]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf8[0].winBuf_8_0|altshift_taps:crl_r_rtl_0|shift_taps_nmm:auto_generated|altsyncram_95b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.433      ;
; 0.112 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[18].winAddCor_gen|crl_r[3]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 0.443      ;
; 0.114 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[18].winAddCor_gen|crl_r[7]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 0.445      ;
; 0.115 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[11].winAddCor_gen|crl_r[0]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.438      ;
; 0.120 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[11].winAddCor_gen|crl_r[5]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.443      ;
; 0.121 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[7]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.468      ;
; 0.122 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[2]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.469      ;
; 0.123 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[0]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 0.467      ;
; 0.123 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[9]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.470      ;
; 0.123 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[8]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.470      ;
; 0.124 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[5]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.471      ;
; 0.124 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[4]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.471      ;
; 0.125 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[9].winAddCor_gen|crl_r[2]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf9[0].winBuf_9_0|altshift_taps:crl_r_rtl_0|shift_taps_omm:auto_generated|altsyncram_p5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 0.465      ;
; 0.125 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[4]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 0.469      ;
; 0.126 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[10]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.473      ;
; 0.126 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[6]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.473      ;
; 0.126 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[1].winAddCor_gen|crl_r[5]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.467      ;
; 0.126 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[1].winAddCor_gen|crl_r[4]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.467      ;
; 0.127 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[10]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 0.471      ;
; 0.127 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[2]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 0.471      ;
; 0.127 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[1]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.474      ;
; 0.127 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[5]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.474      ;
; 0.127 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[1].winAddCor_gen|crl_r[12]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.468      ;
; 0.127 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|left_image_r[3]                                                                                                                  ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|ram_block5a0~porta_datain_reg0         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.468      ;
; 0.128 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[0]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.475      ;
; 0.129 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[9].winAddCor_gen|crl_r[11]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf9[0].winBuf_9_0|altshift_taps:crl_r_rtl_0|shift_taps_omm:auto_generated|altsyncram_p5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 0.469      ;
; 0.129 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[11]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 0.473      ;
; 0.129 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[7]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 0.473      ;
; 0.129 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[1]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 0.473      ;
; 0.129 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[3]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.476      ;
; 0.129 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|left_image_r[4]                                                                                                                  ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|ram_block5a0~porta_datain_reg0         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.470      ;
; 0.130 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[12]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.477      ;
; 0.130 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[7].winAddCor_gen|crl_r[12]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf7[0].winBuf_7_0|altshift_taps:crl_r_rtl_0|shift_taps_mmm:auto_generated|altsyncram_n5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.466      ;
; 0.130 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[12]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.477      ;
; 0.131 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[9].winAddCor_gen|crl_r[8]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf9[0].winBuf_9_0|altshift_taps:crl_r_rtl_0|shift_taps_omm:auto_generated|altsyncram_p5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 0.471      ;
; 0.131 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[8]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 0.475      ;
; 0.131 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[7].winAddCor_gen|crl_r[3]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf7[0].winBuf_7_0|altshift_taps:crl_r_rtl_0|shift_taps_mmm:auto_generated|altsyncram_n5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.467      ;
; 0.131 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[10]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.478      ;
; 0.131 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[4]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.478      ;
; 0.131 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[1].winAddCor_gen|crl_r[7]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.472      ;
; 0.131 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[1].winAddCor_gen|crl_r[1]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.472      ;
; 0.131 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[17].winAddCor_gen|crl_r[10]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 0.464      ;
; 0.131 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[17].winAddCor_gen|crl_r[4]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 0.464      ;
; 0.132 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[9].winAddCor_gen|crl_r[1]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf9[0].winBuf_9_0|altshift_taps:crl_r_rtl_0|shift_taps_omm:auto_generated|altsyncram_p5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 0.472      ;
; 0.132 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[9]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 0.476      ;
; 0.132 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[13].winAddCor_gen|crl_r[5]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 0.463      ;
; 0.132 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[0]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.479      ;
; 0.132 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[7].winAddCor_gen|crl_r[1]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf7[0].winBuf_7_0|altshift_taps:crl_r_rtl_0|shift_taps_mmm:auto_generated|altsyncram_n5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.468      ;
; 0.132 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[9]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.479      ;
; 0.132 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[18].winAddCor_gen|crl_r[7]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.467      ;
; 0.133 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[3]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.480      ;
; 0.133 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[2]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.480      ;
; 0.133 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[20].winAddCor_gen|crl_r[4]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf20[0].winBuf_20_0|altshift_taps:crl_r_rtl_0|shift_taps_3nm:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.469      ;
; 0.133 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|right_image_r[7]                                                                                                                 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|ram_block5a6~porta_datain_reg0        ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.467      ;
; 0.133 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[17].winAddCor_gen|crl_r[11]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 0.466      ;
; 0.134 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[9].winAddCor_gen|crl_r[10]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf9[0].winBuf_9_0|altshift_taps:crl_r_rtl_0|shift_taps_omm:auto_generated|altsyncram_p5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 0.474      ;
; 0.134 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[18].winAddCor_gen|crl_r[9]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.469      ;
; 0.134 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[19].winAddCor_gen|crl_r[9]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf19[0].winBuf_19_0|altshift_taps:crl_r_rtl_0|shift_taps_2nm:auto_generated|altsyncram_36b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.468      ;
; 0.135 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[6]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.482      ;
; 0.135 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|crl_r[1]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.482      ;
; 0.135 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[20].winAddCor_gen|crl_r[7]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf20[0].winBuf_20_0|altshift_taps:crl_r_rtl_0|shift_taps_3nm:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.471      ;
; 0.135 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[18].winAddCor_gen|crl_r[4]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.470      ;
; 0.135 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[16].winAddCor_gen|crl_r[11]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.471      ;
; 0.135 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[17].winAddCor_gen|crl_r[12]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 0.468      ;
; 0.136 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[6]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 0.480      ;
; 0.136 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[13].winAddCor_gen|crl_r[1]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 0.467      ;
; 0.136 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[14].winAddCor_gen|crl_r[11]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf14[0].winBuf_14_0|altshift_taps:crl_r_rtl_0|shift_taps_tmm:auto_generated|altsyncram_u5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.483      ;
; 0.136 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[1].winAddCor_gen|crl_r[6]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.477      ;
; 0.136 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[18].winAddCor_gen|crl_r[3]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.471      ;
; 0.136 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[19].winAddCor_gen|crl_r[4]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf19[0].winBuf_19_0|altshift_taps:crl_r_rtl_0|shift_taps_2nm:auto_generated|altsyncram_36b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.470      ;
; 0.137 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[9].winAddCor_gen|crl_r[5]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf9[0].winBuf_9_0|altshift_taps:crl_r_rtl_0|shift_taps_omm:auto_generated|altsyncram_p5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 0.477      ;
; 0.137 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[11].winAddCor_gen|crl_r[12]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 0.481      ;
; 0.137 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[7].winAddCor_gen|crl_r[11]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf7[0].winBuf_7_0|altshift_taps:crl_r_rtl_0|shift_taps_mmm:auto_generated|altsyncram_n5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.473      ;
; 0.137 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[7].winAddCor_gen|crl_r[4]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf7[0].winBuf_7_0|altshift_taps:crl_r_rtl_0|shift_taps_mmm:auto_generated|altsyncram_n5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.473      ;
; 0.137 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[1].winAddCor_gen|crl_r[2]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.478      ;
; 0.137 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[20].winAddCor_gen|crl_r[12]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf20[0].winBuf_20_0|altshift_taps:crl_r_rtl_0|shift_taps_3nm:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.473      ;
; 0.137 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[16].winAddCor_gen|crl_r[9]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.473      ;
; 0.137 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[16].winAddCor_gen|crl_r[0]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.473      ;
; 0.137 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[17].winAddCor_gen|crl_r[3]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 0.470      ;
; 0.138 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[13].winAddCor_gen|crl_r[11]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 0.469      ;
; 0.138 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[13].winAddCor_gen|crl_r[10]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf13[0].winBuf_13_0|altshift_taps:crl_r_rtl_0|shift_taps_smm:auto_generated|altsyncram_t5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 0.469      ;
; 0.138 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[7].winAddCor_gen|crl_r[5]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf7[0].winBuf_7_0|altshift_taps:crl_r_rtl_0|shift_taps_mmm:auto_generated|altsyncram_n5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.474      ;
; 0.138 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[1].winAddCor_gen|crl_r[10]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.479      ;
; 0.138 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[1].winAddCor_gen|crl_r[9]                                                                          ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.479      ;
; 0.138 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[20].winAddCor_gen|crl_r[10]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf20[0].winBuf_20_0|altshift_taps:crl_r_rtl_0|shift_taps_3nm:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.474      ;
; 0.138 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[20].winAddCor_gen|crl_r[9]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf20[0].winBuf_20_0|altshift_taps:crl_r_rtl_0|shift_taps_3nm:auto_generated|altsyncram_i2b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.474      ;
; 0.138 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[18].winAddCor_gen|crl_r[5]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.473      ;
; 0.138 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[19].winAddCor_gen|crl_r[8]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf19[0].winBuf_19_0|altshift_taps:crl_r_rtl_0|shift_taps_2nm:auto_generated|altsyncram_36b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.472      ;
; 0.138 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[19].winAddCor_gen|crl_r[0]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf19[0].winBuf_19_0|altshift_taps:crl_r_rtl_0|shift_taps_2nm:auto_generated|altsyncram_36b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.472      ;
; 0.138 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[16].winAddCor_gen|crl_r[12]                                                                        ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.474      ;
; 0.138 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[17].winAddCor_gen|crl_r[9]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 0.469      ;
; 0.138 ; TOP:top1|calculationCore:calCore|disparityMap:disMap1|windowAddCorrelation:add[17].winAddCor_gen|crl_r[3]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 0.469      ;
; 0.139 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[8].winAddCor_gen|crl_r[12]                                                                         ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf8[0].winBuf_8_0|altshift_taps:crl_r_rtl_0|shift_taps_nmm:auto_generated|altsyncram_95b1:altsyncram2|ram_block5a0~porta_datain_reg0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.466      ;
; 0.139 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3] ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf11[0].winBuf_11_0|altshift_taps:crl_r_rtl_0|shift_taps_qmm:auto_generated|altsyncram_r5b1:altsyncram2|ram_block5a0~portb_address_reg0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 0.479      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.143 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.480      ;
; 0.147 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                  ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.483      ;
; 0.152 ; SDram_Control_new:u7|mDATAOUT[21]                                                                                                                                                        ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.479      ;
; 0.154 ; SDram_Control_new:u7|mDATAOUT[9]                                                                                                                                                         ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.484      ;
; 0.158 ; SDram_Control_new:u7|mDATAOUT[3]                                                                                                                                                         ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.490      ;
; 0.158 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                  ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.494      ;
; 0.161 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.497      ;
; 0.164 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.491      ;
; 0.179 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.474      ;
; 0.181 ; SDram_Control_new:u7|command:u_command|oe4                                                                                                                                               ; SDram_Control_new:u7|command:u_command|oe4                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|command:u_command|do_rw                                                                                                                                             ; SDram_Control_new:u7|command:u_command|do_rw                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|mLENGTH[6]                                                                                                                                                          ; SDram_Control_new:u7|mLENGTH[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|mRD_DONE                                                                                                                                                            ; SDram_Control_new:u7|mRD_DONE                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|OUT_VALID                                                                                                                                                           ; SDram_Control_new:u7|OUT_VALID                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Write                                                                                                                                                               ; SDram_Control_new:u7|Write                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|ST[0]                                                                                                                                                               ; SDram_Control_new:u7|ST[0]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|IN_REQ                                                                                                                                                              ; SDram_Control_new:u7|IN_REQ                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|mWR_DONE                                                                                                                                                            ; SDram_Control_new:u7|mWR_DONE                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|command:u_command|CM_ACK                                                                                                                                            ; SDram_Control_new:u7|command:u_command|CM_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|command:u_command|REF_ACK                                                                                                                                           ; SDram_Control_new:u7|command:u_command|REF_ACK                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|command:u_command|ex_write                                                                                                                                          ; SDram_Control_new:u7|command:u_command|ex_write                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; SDram_Control_new:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ; SDram_Control_new:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|command:u_command|rw_flag                                                                                                                                           ; SDram_Control_new:u7|command:u_command|rw_flag                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.519      ;
; 0.183 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.483      ;
; 0.188 ; SDram_Control_new:u7|command:u_command|CKE                                                                                                                                               ; SDram_Control_new:u7|CKE                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; SDram_Control_new:u7|command:u_command|rw_shift[1]                                                                                                                                       ; SDram_Control_new:u7|command:u_command|rw_shift[0]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; SDram_Control_new:u7|Read                                                                                                                                                                ; SDram_Control_new:u7|Read                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; SDram_Control_new:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                       ; SDram_Control_new:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; SDram_Control_new:u7|command:u_command|do_precharge                                                                                                                                      ; SDram_Control_new:u7|command:u_command|do_precharge                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; SDram_Control_new:u7|command:u_command|do_load_mode                                                                                                                                      ; SDram_Control_new:u7|command:u_command|do_load_mode                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; SDram_Control_new:u7|command:u_command|rw_shift[0]                                                                                                                                       ; SDram_Control_new:u7|command:u_command|do_rw                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; SDram_Control_new:u7|control_interface:u_control_interface|LOAD_MODE                                                                                                                     ; SDram_Control_new:u7|command:u_command|do_load_mode                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; SDram_Control_new:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                     ; SDram_Control_new:u7|command:u_command|SA[11]                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; SDram_Control_new:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                     ; SDram_Control_new:u7|command:u_command|SA[9]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; SDram_Control_new:u7|command:u_command|CS_N[0]                                                                                                                                           ; SDram_Control_new:u7|CS_N[0]                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; SDram_Control_new:u7|command:u_command|BA[0]                                                                                                                                             ; SDram_Control_new:u7|BA[0]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; SDram_Control_new:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                     ; SDram_Control_new:u7|command:u_command|SA[8]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; SDram_Control_new:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                     ; SDram_Control_new:u7|command:u_command|SA[3]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; SDram_Control_new:u7|mDATAOUT[19]                                                                                                                                                        ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.517      ;
; 0.194 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.197 ; SDram_Control_new:u7|rRD1_ADDR[5]                                                                                                                                                        ; SDram_Control_new:u7|mADDR[5]                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; SDram_Control_new:u7|mDATAOUT[13]                                                                                                                                                        ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.524      ;
; 0.199 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                  ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_id9:ws_bwp|dffe12a[7]                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.201 ; SDram_Control_new:u7|mDATAOUT[27]                                                                                                                                                        ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.528      ;
; 0.201 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.326      ;
; 0.204 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.489      ;
; 0.205 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.330      ;
; 0.206 ; SDram_Control_new:u7|Pre_RD                                                                                                                                                              ; SDram_Control_new:u7|CMD[1]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.332      ;
; 0.207 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.331      ;
; 0.209 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.504      ;
; 0.209 ; SDram_Control_new:u7|command:u_command|do_precharge                                                                                                                                      ; SDram_Control_new:u7|command:u_command|BA[0]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.335      ;
; 0.209 ; SDram_Control_new:u7|mDATAOUT[22]                                                                                                                                                        ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.536      ;
; 0.210 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.495      ;
; 0.211 ; SDram_Control_new:u7|Pre_RD                                                                                                                                                              ; SDram_Control_new:u7|CMD[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.337      ;
; 0.212 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.337      ;
; 0.213 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.339      ;
; 0.220 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.515      ;
; 0.229 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.514      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.172 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.051      ; 0.307      ;
; 0.179 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.051      ; 0.314      ;
; 0.179 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                            ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.313      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.051      ; 0.316      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.314      ;
; 0.230 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.516      ;
; 0.246 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.372      ;
; 0.248 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                            ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.377      ;
; 0.252 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.386      ;
; 0.252 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.386      ;
; 0.253 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.387      ;
; 0.253 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.387      ;
; 0.253 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.051      ; 0.388      ;
; 0.254 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.388      ;
; 0.254 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.387      ;
; 0.255 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.388      ;
; 0.256 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.390      ;
; 0.257 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.390      ;
; 0.261 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.387      ;
; 0.264 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.389      ;
; 0.267 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                            ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.395      ;
; 0.271 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.397      ;
; 0.279 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.405      ;
; 0.283 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.409      ;
; 0.283 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.180      ; 0.567      ;
; 0.289 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.415      ;
; 0.292 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.180      ; 0.576      ;
; 0.292 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.418      ;
; 0.297 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.426      ;
; 0.300 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.181      ; 0.585      ;
; 0.301 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.430      ;
; 0.302 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.430      ;
; 0.303 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.431      ;
; 0.303 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.431      ;
; 0.304 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.433      ;
; 0.306 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.181      ; 0.591      ;
; 0.306 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.432      ;
; 0.306 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.434      ;
; 0.307 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                              ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.435      ;
; 0.311 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.437      ;
; 0.313 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.439      ;
; 0.315 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.181      ; 0.600      ;
; 0.315 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.441      ;
; 0.315 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.441      ;
; 0.315 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.441      ;
; 0.316 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.442      ;
; 0.316 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.442      ;
; 0.316 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.442      ;
; 0.317 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.443      ;
; 0.318 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.444      ;
; 0.319 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.445      ;
; 0.320 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.180      ; 0.604      ;
; 0.321 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.447      ;
; 0.322 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.448      ;
; 0.323 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.181      ; 0.608      ;
; 0.323 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.449      ;
; 0.324 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.450      ;
; 0.327 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.453      ;
; 0.329 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.181      ; 0.614      ;
; 0.330 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.456      ;
; 0.331 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.180      ; 0.615      ;
; 0.333 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.459      ;
; 0.335 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.461      ;
; 0.335 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.180      ; 0.619      ;
; 0.336 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.180      ; 0.620      ;
; 0.341 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.467      ;
; 0.342 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.468      ;
; 0.350 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.246      ; 0.680      ;
; 0.355 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                   ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.481      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.316      ;
; 0.199 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.325      ;
; 0.201 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.262 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.388      ;
; 0.287 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.414      ;
; 0.290 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.416      ;
; 0.291 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.421      ;
; 0.297 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.424      ;
; 0.298 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.428      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.428      ;
; 0.301 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.306 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.432      ;
; 0.414 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.541      ;
; 0.416 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.543      ;
; 0.436 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.563      ;
; 0.440 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.565      ;
; 0.440 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.566      ;
; 0.440 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.566      ;
; 0.441 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.441 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.441 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.441 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.568      ;
; 0.445 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.572      ;
; 0.446 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.573      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                   ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.182 ; Debounce:deb1|counter_r[2]  ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Debounce:deb2|counter_r[2]  ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.193 ; Debounce:deb1|counter_r[2]  ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; Debounce:deb2|counter_r[2]  ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.319      ;
; 0.196 ; Debounce:deb1|counter_r[2]  ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.321      ;
; 0.199 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.324      ;
; 0.201 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.327      ;
; 0.204 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|counter_r[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.329      ;
; 0.265 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.390      ;
; 0.266 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.391      ;
; 0.305 ; Debounce:deb2|counter_r[2]  ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.430      ;
; 0.307 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.432      ;
; 0.309 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.434      ;
; 0.311 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.436      ;
; 0.313 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.438      ;
; 0.315 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|counter_r[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.440      ;
; 0.315 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.440      ;
; 0.317 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.442      ;
; 0.327 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.452      ;
; 0.328 ; Debounce:deb2|counter_r[1]  ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.453      ;
; 0.333 ; Debounce:deb2|counter_r[0]  ; Debounce:deb2|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.458      ;
; 0.336 ; Debounce:deb1|counter_r[0]  ; Debounce:deb1|o_debounced_r ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.461      ;
; 0.337 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.462      ;
; 0.352 ; Debounce:deb1|counter_r[1]  ; Debounce:deb1|neg_r         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.477      ;
; 0.357 ; Debounce:deb2|o_debounced_r ; Debounce:deb2|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.482      ;
; 0.362 ; Debounce:deb1|o_debounced_r ; Debounce:deb1|counter_r[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.487      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.313 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 1.991      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.328 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 1.992      ;
; 6.349 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.601     ; 2.009      ;
; 6.364 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.585     ; 2.010      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.727     ; 1.816      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.728     ; 1.815      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.727     ; 1.816      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.727     ; 1.816      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.727     ; 1.816      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.727     ; 1.816      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.727     ; 1.816      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.727     ; 1.816      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.727     ; 1.816      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.727     ; 1.816      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.727     ; 1.816      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.727     ; 1.816      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 1.802      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.742     ; 1.801      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 1.802      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.742     ; 1.801      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 1.802      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 1.802      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 1.802      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 1.802      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 1.802      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 1.802      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 1.802      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 1.802      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 1.802      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 1.802      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 1.802      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 1.802      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.742     ; 1.801      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.742     ; 1.801      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.742     ; 1.801      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.742     ; 1.801      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.741     ; 1.802      ;
; 6.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.742     ; 1.801      ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                  ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 16.282 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.734     ; 1.921      ;
; 16.282 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.734     ; 1.921      ;
; 16.282 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.734     ; 1.921      ;
; 16.282 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.734     ; 1.921      ;
; 16.282 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.734     ; 1.921      ;
; 16.282 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.734     ; 1.921      ;
; 16.282 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.734     ; 1.921      ;
; 16.282 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.734     ; 1.921      ;
; 16.282 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.734     ; 1.921      ;
; 16.282 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.734     ; 1.921      ;
; 16.282 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.735     ; 1.920      ;
; 16.282 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.735     ; 1.920      ;
; 16.282 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.736     ; 1.919      ;
; 16.282 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.736     ; 1.919      ;
; 16.282 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.736     ; 1.919      ;
; 16.282 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.736     ; 1.919      ;
; 16.283 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.734     ; 1.920      ;
; 16.283 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.734     ; 1.920      ;
; 16.283 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.734     ; 1.920      ;
; 16.283 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.744     ; 1.910      ;
; 16.283 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.744     ; 1.910      ;
; 16.283 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.744     ; 1.910      ;
; 16.283 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.744     ; 1.910      ;
; 16.283 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.744     ; 1.910      ;
; 16.283 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.744     ; 1.910      ;
; 16.283 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.744     ; 1.910      ;
; 16.283 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.744     ; 1.910      ;
; 16.283 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.744     ; 1.910      ;
; 16.283 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.744     ; 1.910      ;
; 16.283 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.744     ; 1.910      ;
; 16.283 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.744     ; 1.910      ;
; 16.283 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.744     ; 1.910      ;
; 16.291 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.728     ; 1.918      ;
; 16.291 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.729     ; 1.917      ;
; 16.291 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.728     ; 1.918      ;
; 16.291 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.740     ; 1.906      ;
; 16.291 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.731     ; 1.915      ;
; 16.291 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.733     ; 1.913      ;
; 16.291 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.728     ; 1.918      ;
; 16.291 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.729     ; 1.917      ;
; 16.291 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.728     ; 1.918      ;
; 16.291 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.740     ; 1.906      ;
; 16.291 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.728     ; 1.918      ;
; 16.291 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.731     ; 1.915      ;
; 16.291 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.728     ; 1.918      ;
; 16.291 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.729     ; 1.917      ;
; 16.291 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.728     ; 1.918      ;
; 16.291 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.740     ; 1.906      ;
; 16.291 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.731     ; 1.915      ;
; 16.291 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.733     ; 1.913      ;
; 16.314 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.586     ; 2.005      ;
; 16.314 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.586     ; 2.005      ;
; 16.314 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.586     ; 2.005      ;
; 16.314 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.586     ; 2.005      ;
; 16.314 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.586     ; 2.005      ;
; 16.314 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.586     ; 2.005      ;
; 16.314 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.586     ; 2.005      ;
; 16.314 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.586     ; 2.005      ;
; 16.314 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.586     ; 2.005      ;
; 16.314 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.586     ; 2.005      ;
; 16.314 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.586     ; 2.005      ;
; 16.314 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.586     ; 2.005      ;
; 16.315 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.587     ; 2.003      ;
; 16.315 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.587     ; 2.003      ;
; 16.315 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.587     ; 2.003      ;
; 16.315 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.587     ; 2.003      ;
; 16.315 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.587     ; 2.003      ;
; 16.315 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.587     ; 2.003      ;
; 16.315 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.587     ; 2.003      ;
; 16.315 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.587     ; 2.003      ;
; 16.350 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.586     ; 2.023      ;
; 16.351 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.587     ; 2.021      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.727     ; 1.816      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.726     ; 1.817      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.726     ; 1.817      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.726     ; 1.817      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.726     ; 1.817      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.726     ; 1.817      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.726     ; 1.817      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.726     ; 1.817      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.726     ; 1.817      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.726     ; 1.817      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.726     ; 1.817      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.726     ; 1.817      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.727     ; 1.816      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.729     ; 1.814      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.727     ; 1.816      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.727     ; 1.816      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.727     ; 1.816      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.727     ; 1.816      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.727     ; 1.816      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.727     ; 1.816      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.727     ; 1.816      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.727     ; 1.816      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.727     ; 1.816      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.727     ; 1.816      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.727     ; 1.816      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.727     ; 1.816      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.727     ; 1.816      ;
; 16.394 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.727     ; 1.816      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                  ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 16.420 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.704     ; 1.803      ;
; 16.420 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.705     ; 1.802      ;
; 16.420 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.712     ; 1.795      ;
; 16.420 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.712     ; 1.795      ;
; 16.420 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.704     ; 1.803      ;
; 16.420 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.705     ; 1.802      ;
; 16.420 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.712     ; 1.795      ;
; 16.420 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.705     ; 1.802      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[3] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.704     ; 1.802      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[0] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.704     ; 1.802      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                        ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[8]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[8] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.704     ; 1.802      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[6] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.704     ; 1.802      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[5]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[5] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.704     ; 1.802      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[2] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.704     ; 1.802      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[7] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.704     ; 1.802      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[4]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[4] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.704     ; 1.802      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe10a[1] ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.704     ; 1.802      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.421 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                 ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.703     ; 1.803      ;
; 16.422 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.710     ; 1.795      ;
; 16.422 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.713     ; 1.792      ;
; 16.422 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.713     ; 1.792      ;
; 16.422 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                         ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.713     ; 1.792      ;
; 16.616 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[3]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.509     ; 1.802      ;
; 16.616 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[0]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.509     ; 1.802      ;
; 16.616 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[6]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.509     ; 1.802      ;
; 16.616 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[2]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.509     ; 1.802      ;
; 16.616 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[7]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.509     ; 1.802      ;
; 16.616 ; Reset_Delay:u2|oRST_0                                                                                                                                 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe8|dffe9a[1]  ; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -1.509     ; 1.802      ;
; 38.474 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[0]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.109      ; 1.590      ;
; 38.474 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[1]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.109      ; 1.590      ;
; 38.474 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[2]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.109      ; 1.590      ;
; 38.474 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[3]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.109      ; 1.590      ;
; 38.474 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[4]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.109      ; 1.590      ;
; 38.474 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[5]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.109      ; 1.590      ;
; 38.474 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[37]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.109      ; 1.590      ;
; 38.474 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[38]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.109      ; 1.590      ;
; 38.474 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[39]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.109      ; 1.590      ;
; 38.488 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[28]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.116      ; 1.583      ;
; 38.488 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[29]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.116      ; 1.583      ;
; 38.488 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[30]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.116      ; 1.583      ;
; 38.488 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[31]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.116      ; 1.583      ;
; 38.488 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[32]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.116      ; 1.583      ;
; 38.488 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[33]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.116      ; 1.583      ;
; 38.488 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[34]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.116      ; 1.583      ;
; 38.488 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[35]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.116      ; 1.583      ;
; 38.488 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[36]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.116      ; 1.583      ;
; 38.510 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[6]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.122      ; 1.567      ;
; 38.510 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[7]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.122      ; 1.567      ;
; 38.510 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[8]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.122      ; 1.567      ;
; 38.510 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[9]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.122      ; 1.567      ;
; 38.510 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[10]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.122      ; 1.567      ;
; 38.510 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[11]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.122      ; 1.567      ;
; 38.510 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[12]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.122      ; 1.567      ;
; 38.510 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[13]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.122      ; 1.567      ;
; 38.510 ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                    ; TOP:top1|RAM:buffer|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[14]                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.122      ; 1.567      ;
; 38.649 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                     ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[0]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.119      ; 1.425      ;
; 38.649 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                     ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[1]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.119      ; 1.425      ;
; 38.649 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                     ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[2]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.119      ; 1.425      ;
; 38.649 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                     ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[3]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.119      ; 1.425      ;
; 38.649 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                     ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[4]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.119      ; 1.425      ;
; 38.649 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                     ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[5]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.119      ; 1.425      ;
; 38.649 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                     ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[6]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.119      ; 1.425      ;
; 38.649 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                     ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[7]                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.119      ; 1.425      ;
; 38.649 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                     ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[22]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.119      ; 1.425      ;
; 38.658 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                     ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[27]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.127      ; 1.424      ;
; 38.658 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                     ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[28]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.127      ; 1.424      ;
; 38.658 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                     ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[29]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.127      ; 1.424      ;
; 38.658 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                     ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[30]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.127      ; 1.424      ;
; 38.658 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                     ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[32]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.127      ; 1.424      ;
; 38.658 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                     ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[33]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.127      ; 1.424      ;
; 38.658 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                     ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[34]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.127      ; 1.424      ;
; 38.658 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                     ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[35]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.127      ; 1.424      ;
; 38.658 ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4                                     ; TOP:top1|RAM:buffer|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[39]                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.127      ; 1.424      ;
; 38.661 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf22[0].winBuf_22_0|altshift_taps:crl_r_rtl_0|shift_taps_lkm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf22[0].winBuf_22_0|altshift_taps:crl_r_rtl_0|shift_taps_lkm:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a0 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.124      ; 1.418      ;
; 38.661 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf22[0].winBuf_22_0|altshift_taps:crl_r_rtl_0|shift_taps_lkm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf22[0].winBuf_22_0|altshift_taps:crl_r_rtl_0|shift_taps_lkm:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a1 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.124      ; 1.418      ;
; 38.661 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf22[0].winBuf_22_0|altshift_taps:crl_r_rtl_0|shift_taps_lkm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf22[0].winBuf_22_0|altshift_taps:crl_r_rtl_0|shift_taps_lkm:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a2 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.124      ; 1.418      ;
; 38.661 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf22[0].winBuf_22_0|altshift_taps:crl_r_rtl_0|shift_taps_lkm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf22[0].winBuf_22_0|altshift_taps:crl_r_rtl_0|shift_taps_lkm:auto_generated|altsyncram_c2b1:altsyncram2|ram_block5a3 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 40.000       ; 0.124      ; 1.418      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.156 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.790      ;
; 17.156 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.790      ;
; 17.156 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.790      ;
; 17.156 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.790      ;
; 17.156 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.790      ;
; 17.156 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.790      ;
; 17.156 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.790      ;
; 17.156 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.790      ;
; 17.156 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.790      ;
; 17.156 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.790      ;
; 17.156 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.790      ;
; 17.156 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.790      ;
; 17.156 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.790      ;
; 17.156 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.790      ;
; 17.156 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.790      ;
; 17.156 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.790      ;
; 17.159 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.787      ;
; 17.159 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.787      ;
; 17.159 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.787      ;
; 17.159 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.787      ;
; 17.159 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.787      ;
; 17.159 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.787      ;
; 17.159 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.787      ;
; 17.159 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.787      ;
; 17.159 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.787      ;
; 17.159 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.787      ;
; 17.159 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.787      ;
; 17.159 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.787      ;
; 17.159 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.787      ;
; 17.159 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.787      ;
; 17.159 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.787      ;
; 17.159 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.787      ;
; 17.196 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.770      ;
; 17.199 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.767      ;
; 17.221 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.725      ;
; 17.221 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.725      ;
; 17.221 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.725      ;
; 17.221 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.725      ;
; 17.221 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.725      ;
; 17.221 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.725      ;
; 17.221 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.725      ;
; 17.221 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.725      ;
; 17.221 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.725      ;
; 17.221 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.725      ;
; 17.221 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.725      ;
; 17.221 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.725      ;
; 17.221 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.725      ;
; 17.221 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.725      ;
; 17.221 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.725      ;
; 17.221 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.725      ;
; 17.261 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.705      ;
; 17.293 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.653      ;
; 17.293 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.653      ;
; 17.293 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.653      ;
; 17.293 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.653      ;
; 17.293 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.653      ;
; 17.293 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.653      ;
; 17.293 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.653      ;
; 17.293 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.653      ;
; 17.293 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.653      ;
; 17.293 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.653      ;
; 17.293 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.653      ;
; 17.293 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.653      ;
; 17.293 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.653      ;
; 17.293 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.653      ;
; 17.293 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.653      ;
; 17.293 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.653      ;
; 17.333 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.633      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.532      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.532      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.532      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.532      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.532      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.532      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.532      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.532      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.532      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.532      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.532      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.532      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.532      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.532      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.532      ;
; 17.413 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.532      ;
; 17.415 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.530      ;
; 17.415 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.530      ;
; 17.415 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.530      ;
; 17.415 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.530      ;
; 17.415 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.530      ;
; 17.415 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.530      ;
; 17.415 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.530      ;
; 17.415 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.530      ;
; 17.415 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.530      ;
; 17.415 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.530      ;
; 17.415 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.530      ;
; 17.415 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.530      ;
; 17.415 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.530      ;
; 17.415 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.530      ;
; 17.415 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.530      ;
; 17.415 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.530      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                   ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.654 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[6]              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.201      ; 0.945      ;
; 0.654 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[7]              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.201      ; 0.945      ;
; 0.654 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[8]              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.201      ; 0.945      ;
; 0.654 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[9]              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.201      ; 0.945      ;
; 0.654 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[10]             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.201      ; 0.945      ;
; 0.654 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[11]             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.201      ; 0.945      ;
; 0.654 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[12]             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.201      ; 0.945      ;
; 0.654 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[13]             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.201      ; 0.945      ;
; 0.654 ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|dffe4       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:right_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[14]             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.201      ; 0.945      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a1    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a2    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a3    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a4    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a5    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a6    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a7    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a8    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a9    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a10   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a11   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a12   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a13   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a14   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a15   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a16   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a17   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a18   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a19   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a20   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a21   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a22   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a23   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a24   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.662 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf1[0].winBuf_1_0|altshift_taps:crl_r_rtl_0|shift_taps_gmm:auto_generated|altsyncram_m5b1:altsyncram2|ram_block5a25   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.970      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a1  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a2  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a3  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a4  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a5  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a6  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a7  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a8  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a9  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a10 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a11 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a12 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a13 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a14 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a15 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a16 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a17 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a18 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a19 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a20 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a21 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a22 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a23 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a24 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf10[0].winBuf_10_0|altshift_taps:crl_r_rtl_0|shift_taps_pmm:auto_generated|altsyncram_q5b1:altsyncram2|ram_block5a25 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.978      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a1  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a2  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a3  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a4  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a5  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a6  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a7  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a8  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a9  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a10 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a11 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a12 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a13 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a14 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a15 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a16 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a17 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a18 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a19 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a20 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a21 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a22 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a23 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a24 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.671 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|dffe4 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a25 ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.211      ; 0.972      ;
; 0.673 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.981      ;
; 0.673 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a1    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.981      ;
; 0.673 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a2    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.981      ;
; 0.673 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a3    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.981      ;
; 0.673 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a4    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.981      ;
; 0.673 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a5    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.981      ;
; 0.673 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a6    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.981      ;
; 0.673 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a7    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.981      ;
; 0.673 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a8    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.981      ;
; 0.673 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a9    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.981      ;
; 0.673 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a10   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.981      ;
; 0.673 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a11   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.981      ;
; 0.673 ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|dffe4   ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a12   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.981      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.915 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 1.094      ;
; 0.926 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 1.105      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.106      ;
; 0.967 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.117      ;
; 0.967 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.117      ;
; 0.967 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.117      ;
; 0.967 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.117      ;
; 0.967 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.117      ;
; 0.967 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.117      ;
; 0.967 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.117      ;
; 0.967 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.117      ;
; 0.967 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.117      ;
; 0.967 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.117      ;
; 0.967 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.117      ;
; 0.967 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.117      ;
; 0.967 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.117      ;
; 0.967 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.117      ;
; 0.967 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.117      ;
; 0.967 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.117      ;
; 1.573 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 1.760      ;
; 1.614 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.772      ;
; 1.614 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.772      ;
; 1.614 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.772      ;
; 1.614 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.772      ;
; 1.614 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.772      ;
; 1.614 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.772      ;
; 1.614 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.772      ;
; 1.614 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.772      ;
; 1.614 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.772      ;
; 1.614 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.772      ;
; 1.614 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.772      ;
; 1.614 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.772      ;
; 1.614 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.772      ;
; 1.614 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.772      ;
; 1.614 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.772      ;
; 1.614 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.772      ;
; 1.652 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.774      ;
; 1.652 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.774      ;
; 1.652 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.774      ;
; 1.652 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.774      ;
; 1.652 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.774      ;
; 1.652 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.774      ;
; 1.652 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.774      ;
; 1.652 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.774      ;
; 1.652 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.774      ;
; 1.652 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.774      ;
; 1.652 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.774      ;
; 1.652 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.774      ;
; 1.652 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.774      ;
; 1.652 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.774      ;
; 1.652 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.774      ;
; 1.652 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.774      ;
; 1.652 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.774      ;
; 1.652 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 1.774      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.773      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.773      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.773      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.773      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.773      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.773      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.773      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.773      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.773      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.773      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.773      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.773      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.773      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.031      ; 1.774      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.031      ; 1.774      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.031      ; 1.774      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.031      ; 1.774      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.031      ; 1.774      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.031      ; 1.774      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.031      ; 1.774      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.031      ; 1.774      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.031      ; 1.774      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.031      ; 1.774      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.031      ; 1.774      ;
; 1.659 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.031      ; 1.774      ;
; 1.711 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.102      ; 1.897      ;
; 1.716 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 1.903      ;
; 1.719 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 1.906      ;
; 1.752 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.909      ;
; 1.752 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.909      ;
; 1.752 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.909      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.661 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.203     ; 1.642      ;
; 2.661 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.203     ; 1.642      ;
; 2.661 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.203     ; 1.642      ;
; 2.661 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.203     ; 1.642      ;
; 2.661 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.203     ; 1.642      ;
; 2.703 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.224     ; 1.663      ;
; 2.703 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.224     ; 1.663      ;
; 2.703 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.224     ; 1.663      ;
; 2.703 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.224     ; 1.663      ;
; 2.703 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.224     ; 1.663      ;
; 2.873 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 1.643      ;
; 2.873 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[0]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.415     ; 1.642      ;
; 2.873 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[0]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 1.643      ;
; 2.873 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[1]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 1.643      ;
; 2.873 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[1]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.415     ; 1.642      ;
; 2.873 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[2]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.415     ; 1.642      ;
; 2.873 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[2]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 1.643      ;
; 2.873 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[3]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 1.643      ;
; 2.873 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[3]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.415     ; 1.642      ;
; 2.873 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[4]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.415     ; 1.642      ;
; 2.873 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[4]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 1.643      ;
; 2.873 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[5]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.415     ; 1.642      ;
; 2.873 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[5]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 1.643      ;
; 2.873 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[6]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.415     ; 1.642      ;
; 2.873 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[6]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.415     ; 1.642      ;
; 2.873 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_bwp|dffe12a[7]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.415     ; 1.642      ;
; 2.874 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 1.642      ;
; 2.874 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 1.642      ;
; 2.874 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 1.642      ;
; 2.874 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 1.642      ;
; 2.874 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 1.642      ;
; 2.874 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 1.642      ;
; 2.874 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 1.642      ;
; 2.874 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 1.642      ;
; 2.874 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 1.642      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.641      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.641      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.641      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.641      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.641      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.641      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.420     ; 1.639      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.641      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.641      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.420     ; 1.639      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.641      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.641      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.641      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.641      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.641      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.420     ; 1.639      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.420     ; 1.639      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.641      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.420     ; 1.639      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.641      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.641      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.419     ; 1.640      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.419     ; 1.640      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.419     ; 1.640      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.420     ; 1.639      ;
; 2.875 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_id9:rs_brp|dffe12a[7]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.419     ; 1.640      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.410     ; 1.663      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.655      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.655      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.655      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.655      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 1.649      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.425     ; 1.648      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 1.649      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.425     ; 1.648      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 1.649      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 1.649      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 1.649      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 1.649      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 1.649      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 1.649      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 1.649      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 1.649      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 1.649      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 1.649      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 1.649      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 1.649      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.425     ; 1.648      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.425     ; 1.648      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.425     ; 1.648      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.425     ; 1.648      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 1.649      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.425     ; 1.648      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.424     ; 1.649      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.425     ; 1.648      ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                    ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.675 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.196     ; 1.663      ;
; 2.675 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.196     ; 1.663      ;
; 2.675 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.196     ; 1.663      ;
; 2.675 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.196     ; 1.663      ;
; 2.675 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.196     ; 1.663      ;
; 2.675 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.196     ; 1.663      ;
; 2.675 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.196     ; 1.663      ;
; 2.675 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.196     ; 1.663      ;
; 2.675 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.196     ; 1.663      ;
; 2.675 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.196     ; 1.663      ;
; 2.685 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.204     ; 1.665      ;
; 2.685 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.204     ; 1.665      ;
; 2.685 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.204     ; 1.665      ;
; 2.685 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.204     ; 1.665      ;
; 2.685 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.204     ; 1.665      ;
; 2.685 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.204     ; 1.665      ;
; 2.685 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.204     ; 1.665      ;
; 2.685 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.204     ; 1.665      ;
; 2.685 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.204     ; 1.665      ;
; 2.685 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.204     ; 1.665      ;
; 2.685 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.204     ; 1.665      ;
; 2.685 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.204     ; 1.665      ;
; 2.686 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.204     ; 1.666      ;
; 2.686 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.204     ; 1.666      ;
; 2.686 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.204     ; 1.666      ;
; 2.686 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.204     ; 1.666      ;
; 2.686 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.204     ; 1.666      ;
; 2.686 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.204     ; 1.666      ;
; 2.686 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.204     ; 1.666      ;
; 2.690 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.210     ; 1.664      ;
; 2.690 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.210     ; 1.664      ;
; 2.690 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.210     ; 1.664      ;
; 2.690 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.210     ; 1.664      ;
; 2.690 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.210     ; 1.664      ;
; 2.690 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.210     ; 1.664      ;
; 2.690 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.210     ; 1.664      ;
; 2.690 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.210     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.408     ; 1.665      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.408     ; 1.665      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.408     ; 1.665      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.408     ; 1.665      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.408     ; 1.665      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.408     ; 1.665      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.408     ; 1.665      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.408     ; 1.665      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.408     ; 1.665      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.408     ; 1.665      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.408     ; 1.665      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.411     ; 1.662      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.409     ; 1.664      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.408     ; 1.665      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.408     ; 1.665      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.408     ; 1.665      ;
; 2.889 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.408     ; 1.665      ;
; 2.890 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.409     ; 1.665      ;
; 2.890 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.409     ; 1.665      ;
; 2.890 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.410     ; 1.664      ;
; 2.890 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.410     ; 1.664      ;
; 2.890 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.410     ; 1.664      ;
; 2.890 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.410     ; 1.664      ;
; 2.890 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.410     ; 1.664      ;
; 2.890 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.410     ; 1.664      ;
; 2.890 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.410     ; 1.664      ;
; 2.890 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.409     ; 1.665      ;
; 2.890 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.409     ; 1.665      ;
; 2.890 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.409     ; 1.665      ;
; 2.890 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.409     ; 1.665      ;
; 2.890 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.409     ; 1.665      ;
; 2.925 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.269     ; 1.860      ;
; 2.926 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.271     ; 1.859      ;
; 2.948 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.270     ; 1.868      ;
; 2.948 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.270     ; 1.868      ;
; 2.948 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.270     ; 1.868      ;
; 2.948 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.270     ; 1.868      ;
; 2.948 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.270     ; 1.868      ;
; 2.948 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.270     ; 1.868      ;
; 2.948 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.270     ; 1.868      ;
; 2.948 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.270     ; 1.868      ;
; 2.948 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.270     ; 1.868      ;
; 2.948 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.270     ; 1.868      ;
; 2.948 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.270     ; 1.868      ;
; 2.948 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.270     ; 1.868      ;
; 2.949 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.272     ; 1.867      ;
; 2.949 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.272     ; 1.867      ;
; 2.949 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.272     ; 1.867      ;
; 2.949 ; Reset_Delay:u2|oRST_0 ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.272     ; 1.867      ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_we_reg        ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~porta_address_reg0  ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~porta_we_reg        ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~porta_datain_reg0   ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; 9.440  ; 9.624        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[0]              ;
; 9.440  ; 9.624        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[1]              ;
; 9.440  ; 9.624        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[2]              ;
; 9.440  ; 9.624        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb1|neg_r                     ;
; 9.440  ; 9.624        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb1|o_debounced_r             ;
; 9.440  ; 9.624        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[0]              ;
; 9.440  ; 9.624        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[1]              ;
; 9.440  ; 9.624        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[2]              ;
; 9.440  ; 9.624        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb2|neg_r                     ;
; 9.440  ; 9.624        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Debounce:deb2|o_debounced_r             ;
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]           ;
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                        ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb1|counter_r[0]|clk                   ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb1|counter_r[1]|clk                   ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb1|counter_r[2]|clk                   ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb1|neg_r|clk                          ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb1|o_debounced_r|clk                  ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb2|counter_r[0]|clk                   ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb2|counter_r[1]|clk                   ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb2|counter_r[2]|clk                   ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb2|neg_r|clk                          ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; deb2|o_debounced_r|clk                  ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|inclk[0]         ;
; 9.633  ; 9.633        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]          ;
; 9.633  ; 9.633        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                        ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[0]              ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[1]              ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[2]              ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb1|neg_r                     ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb1|o_debounced_r             ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[0]              ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[1]              ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[2]              ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb2|neg_r                     ;
; 10.158 ; 10.374       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Debounce:deb2|o_debounced_r             ;
; 10.366 ; 10.366       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]          ;
; 10.366 ; 10.366       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk            ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                        ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb1|counter_r[0]|clk                   ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb1|counter_r[1]|clk                   ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb1|counter_r[2]|clk                   ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb1|neg_r|clk                          ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb1|o_debounced_r|clk                  ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb2|counter_r[0]|clk                   ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb2|counter_r[1]|clk                   ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb2|counter_r[2]|clk                   ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb2|neg_r|clk                          ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; deb2|o_debounced_r|clk                  ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]           ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[0]              ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[1]              ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb1|counter_r[2]              ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb1|neg_r                     ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb1|o_debounced_r             ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[0]              ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[1]              ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb2|counter_r[2]              ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb2|neg_r                     ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; Debounce:deb2|o_debounced_r             ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                             ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]          ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]          ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]           ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]           ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]           ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                         ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                          ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                          ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                          ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                          ;
; 9.442 ; 9.626        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]       ;
; 9.442 ; 9.626        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]       ;
; 9.442 ; 9.626        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]       ;
; 9.442 ; 9.626        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]       ;
; 9.442 ; 9.626        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]           ;
; 9.442 ; 9.626        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]          ;
; 9.442 ; 9.626        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]          ;
; 9.442 ; 9.626        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]          ;
; 9.442 ; 9.626        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]          ;
; 9.442 ; 9.626        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]           ;
; 9.442 ; 9.626        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]           ;
; 9.442 ; 9.626        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]           ;
; 9.442 ; 9.626        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]           ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]                ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]                ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]                ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]                ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]                ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]                ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]                ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]                ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]                ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]                ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]                ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]                ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]                ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                        ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                        ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                        ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                        ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                        ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                        ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                         ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                         ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                         ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                         ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                         ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                         ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                         ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                         ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                         ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                          ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]                 ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]                ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]                ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]                 ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]                 ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]                 ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]                 ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]                 ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]                 ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]                 ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]                 ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]                 ;
; 9.446 ; 9.630        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]              ;
; 9.446 ; 9.630        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]             ;
; 9.446 ; 9.630        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]             ;
; 9.446 ; 9.630        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]             ;
; 9.446 ; 9.630        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]             ;
; 9.446 ; 9.630        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]             ;
; 9.446 ; 9.630        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]             ;
; 9.446 ; 9.630        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]              ;
; 9.446 ; 9.630        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]              ;
; 9.446 ; 9.630        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]              ;
; 9.446 ; 9.630        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]              ;
; 9.446 ; 9.630        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]              ;
; 9.446 ; 9.630        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]              ;
; 9.446 ; 9.630        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]              ;
; 9.446 ; 9.630        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]              ;
; 9.446 ; 9.630        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]              ;
; 9.577 ; 9.577        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; 9.577 ; 9.577        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; 9.577 ; 9.577        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; 9.577 ; 9.577        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                         ; Clock Edge ; Target                                                                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0                               ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; SDram_Control_new:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg                                     ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|ram_block5a0~porta_address_reg0                  ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|ram_block5a28~porta_address_reg0                 ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~porta_address_reg0           ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~porta_address_reg0           ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~porta_address_reg0           ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf28[0].winBuf_28_0|altshift_taps:crl_r_rtl_0|shift_taps_okm:auto_generated|altsyncram_3961:altsyncram4|ram_block7a0~porta_address_reg0           ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|RAM:buffer|en_shift:en_ram|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_e9m:auto_generated|altsyncram_4n81:altsyncram2|ram_block3a0~porta_address_reg0                            ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[0]                                           ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[1]                                           ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[28]                                          ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[29]                                          ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[2]                                           ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[30]                                          ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[31]                                          ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[32]                                          ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[33]                                          ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[34]                                          ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[35]                                          ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[36]                                          ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[37]                                          ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[38]                                          ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[39]                                          ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[3]                                           ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[4]                                           ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|q_b[5]                                           ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|ram_block5a0~portb_address_reg0                  ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|ram_block5a15~porta_address_reg0                 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|ram_block5a24~porta_address_reg0                 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|ram_block5a28~portb_address_reg0                 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|RAM:buffer_edge|RAM_shift:left_ram|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_c901:auto_generated|altsyncram_h7d1:altsyncram2|ram_block5a6~porta_address_reg0                  ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowAddCorrelation:add[0].winAddCor_gen|altshift_taps:valid_r_rtl_0|shift_taps_qkm:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf0[0].winBuf_0_0|altshift_taps:crl_r_rtl_0|shift_taps_fmm:auto_generated|altsyncram_o5b1:altsyncram2|ram_block5a0~porta_address_reg0             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0                              ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a0~portb_address_reg0           ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a1                              ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a10                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a11                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a12                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a13                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a14                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a15                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a16                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a17                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a18                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a19                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a2                              ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a20                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a21                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a22                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a23                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a24                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a25                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a3                              ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a4                              ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a5                              ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a6                              ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a7                              ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a8                              ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf16[0].winBuf_16_0|altshift_taps:crl_r_rtl_0|shift_taps_vmm:auto_generated|altsyncram_06b1:altsyncram2|ram_block5a9                              ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0                              ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a0~portb_address_reg0           ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a1                              ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a10                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a11                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a12                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a13                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a14                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a15                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a16                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a17                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a18                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a19                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a2                              ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a20                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a21                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a22                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a23                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a24                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a25                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a3                              ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a4                              ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a5                              ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a6                              ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a7                              ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a8                              ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf17[0].winBuf_17_0|altshift_taps:crl_r_rtl_0|shift_taps_0nm:auto_generated|altsyncram_16b1:altsyncram2|ram_block5a9                              ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0                              ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a0~portb_address_reg0           ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a1                              ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a10                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a11                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a12                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a13                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a14                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a15                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a16                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a17                             ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; TOP:top1|calculationCore:calCore|disparityMap:disMap2|windowBuffer:buf18[0].winBuf_18_0|altshift_taps:crl_r_rtl_0|shift_taps_1nm:auto_generated|altsyncram_26b1:altsyncram2|ram_block5a18                             ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0 ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                          ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a4~portb_address_reg0 ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]                          ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                       ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                 ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                 ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                 ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                  ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                  ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                  ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                  ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                  ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                  ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                  ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                  ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                       ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                 ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                 ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                 ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; SDram_Control_new:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                           ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                           ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'AUD_BCLK'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 79.000 ; 83.000       ; 4.000          ; Port Rate ; AUD_BCLK ; Rise       ; AUD_BCLK ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 2.295 ; 3.022 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 2.295 ; 3.022 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK_50   ; 1.715 ; 2.480 ; Rise       ; CLOCK_50                                       ;
;  KEY[1]      ; CLOCK_50   ; 1.715 ; 2.480 ; Rise       ; CLOCK_50                                       ;
;  KEY[2]      ; CLOCK_50   ; 1.650 ; 2.400 ; Rise       ; CLOCK_50                                       ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.028 ; 4.894 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.634 ; 4.467 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.388 ; 4.225 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.300 ; 4.096 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.945 ; 4.781 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.632 ; 4.466 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.926 ; 4.765 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.610 ; 4.423 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.318 ; 4.127 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.401 ; 4.161 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.452 ; 4.212 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.011 ; 3.740 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.321 ; 4.050 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.571 ; 4.399 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.028 ; 4.894 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.542 ; 4.390 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.658 ; 4.531 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.632 ; 3.293 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.209 ; 2.771 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.517 ; 3.140 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.163 ; 2.741 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.180 ; 2.758 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.031 ; 2.582 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.286 ; 2.840 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.494 ; 3.107 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.527 ; 3.151 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.039 ; 2.589 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.336 ; 2.930 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.011 ; 2.558 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.593 ; 3.216 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.468 ; 3.086 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.527 ; 3.133 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.540 ; 3.148 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.421 ; 3.038 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.381 ; 2.974 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.632 ; 3.293 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.418 ; 3.026 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.429 ; 3.049 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.412 ; 3.018 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.242 ; 2.826 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.183 ; 2.746 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.190 ; 2.754 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 1.969 ; 2.520 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.192 ; 2.760 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.230 ; 2.801 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.229 ; 2.796 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 4.667 ; 5.676 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 4.667 ; 5.676 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; 6.366 ; 7.561 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[16]      ; CLOCK2_50  ; 6.321 ; 7.212 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[17]      ; CLOCK2_50  ; 6.366 ; 7.561 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.321 ; -2.054 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.321 ; -2.054 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK_50   ; -1.259 ; -1.990 ; Rise       ; CLOCK_50                                       ;
;  KEY[1]      ; CLOCK_50   ; -1.321 ; -2.067 ; Rise       ; CLOCK_50                                       ;
;  KEY[2]      ; CLOCK_50   ; -1.259 ; -1.990 ; Rise       ; CLOCK_50                                       ;
; SRAM_DQ[*]   ; CLOCK_50   ; -1.892 ; -2.485 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -1.999 ; -2.610 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -2.075 ; -2.712 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -1.927 ; -2.527 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -1.966 ; -2.558 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -2.179 ; -2.835 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -2.006 ; -2.616 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -1.892 ; -2.485 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -2.054 ; -2.672 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -2.016 ; -2.608 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -2.002 ; -2.595 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; -2.026 ; -2.622 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; -2.045 ; -2.642 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; -2.202 ; -2.835 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; -2.047 ; -2.666 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; -2.293 ; -2.947 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; -2.300 ; -2.948 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -1.563 ; -2.102 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -1.796 ; -2.346 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -2.092 ; -2.700 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -1.750 ; -2.315 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -1.767 ; -2.332 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -1.625 ; -2.163 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -1.873 ; -2.422 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -2.068 ; -2.667 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -2.101 ; -2.710 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -1.633 ; -2.171 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -1.917 ; -2.496 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -1.605 ; -2.140 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -2.164 ; -2.773 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -2.044 ; -2.648 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; -2.105 ; -2.704 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -2.117 ; -2.718 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -1.998 ; -2.600 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -1.958 ; -2.538 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.200 ; -2.844 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -1.994 ; -2.588 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -2.004 ; -2.609 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -1.988 ; -2.580 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -1.825 ; -2.395 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -1.770 ; -2.320 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -1.776 ; -2.327 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -1.563 ; -2.102 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -1.777 ; -2.332 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -1.814 ; -2.373 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; -1.815 ; -2.369 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -3.786 ; -4.724 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -3.786 ; -4.724 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; -3.715 ; -4.592 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[16]      ; CLOCK2_50  ; -4.109 ; -4.999 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[17]      ; CLOCK2_50  ; -3.715 ; -4.592 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; GPIO[*]        ; CLOCK2_50  ; 6.309  ; 6.610  ; Rise       ; CLOCK2_50                                      ;
;  GPIO[17]      ; CLOCK2_50  ; 6.059  ; 6.470  ; Rise       ; CLOCK2_50                                      ;
;  GPIO[24]      ; CLOCK2_50  ; 6.309  ; 6.610  ; Rise       ; CLOCK2_50                                      ;
; HEX7[*]        ; CLOCK_50   ; 4.440  ; 4.247  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[0]       ; CLOCK_50   ; 4.098  ; 3.910  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[1]       ; CLOCK_50   ; 3.909  ; 3.751  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[2]       ; CLOCK_50   ; 4.388  ; 4.200  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[3]       ; CLOCK_50   ; 4.332  ; 4.150  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[4]       ; CLOCK_50   ; 3.806  ; 3.616  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[5]       ; CLOCK_50   ; 4.440  ; 4.247  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[6]       ; CLOCK_50   ; 4.018  ; 3.850  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 4.966  ; 5.167  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.749  ; 3.777  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.427  ; 3.465  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.675  ; 3.793  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.689  ; 3.718  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.603  ; 3.714  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.616  ; 3.674  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.476  ; 3.562  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.568  ; 3.640  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.689  ; 3.787  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.966  ; 5.167  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.515  ; 3.575  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.079  ; 4.255  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 4.297  ; 4.410  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.947  ; 4.087  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.118  ; 4.261  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 4.965  ; 5.156  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 4.739  ; 4.918  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.691  ; 3.755  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 3.584  ; 3.661  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 4.334  ; 4.526  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.761  ; 4.049  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.488  ; 3.519  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.498  ; 3.580  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.382  ; 3.447  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.410  ; 3.478  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.443  ; 3.474  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.189  ; 3.233  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.184  ; 3.227  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.322  ; 3.386  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.761  ; 4.049  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.547  ; 3.821  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.554  ; 3.822  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.533  ; 3.792  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.020  ; 3.222  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.248  ; 3.465  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.170  ; 3.355  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.283  ; 3.478  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_WE_N      ; CLOCK_50   ; 3.387  ; 3.333  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 2.837  ; 2.986  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.168  ; 2.249  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.690  ; 2.839  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.628  ; 2.765  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.475  ; 2.595  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.683  ; 2.837  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.812  ; 2.981  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.837  ; 2.986  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.588  ; 2.729  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.804  ; 2.978  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.593  ; 2.743  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.119  ; 2.191  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.590  ; 2.749  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.524  ; 2.633  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.524  ; 2.633  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 1.995  ; 2.060  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.770  ; 2.945  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.680  ; 2.847  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.015  ; 2.079  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 4.125  ; 4.441  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 3.849  ; 4.129  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.850  ; 3.925  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 3.764  ; 3.843  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.759  ; 3.992  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.721  ; 3.957  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 3.429  ; 3.626  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.524  ; 3.722  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 3.865  ; 3.935  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 3.863  ; 4.117  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 3.841  ; 4.010  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 3.744  ; 3.970  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 3.801  ; 4.043  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 3.764  ; 3.957  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 3.960  ; 4.227  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 3.689  ; 3.824  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.924  ; 4.198  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.881  ; 4.155  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 3.794  ; 4.009  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 3.732  ; 3.981  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.598  ; 3.829  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.898  ; 4.169  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 4.125  ; 4.441  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.951  ; 4.220  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 4.027  ; 4.320  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.912  ; 4.162  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.775  ; 4.042  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.759  ; 4.015  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.671  ; 3.886  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 3.505  ; 3.727  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 3.791  ; 3.853  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.966  ; 4.250  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 3.597  ; 3.644  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.495  ; 2.640  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 2.135  ; 2.209  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.495  ; 2.640  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.471  ; 2.596  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.450  ; 2.554  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.449  ; 2.579  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.542  ; 2.678  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.427 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.402 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; GPIO[*]        ; CLOCK2_50  ; 1.601  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[16]      ; CLOCK2_50  ; 1.601  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO[*]        ; CLOCK2_50  ;        ; 1.627  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[16]      ; CLOCK2_50  ;        ; 1.627  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.581  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.635  ; 2.752  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.635  ; 2.752  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.546  ; 2.659  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.383  ; 2.457  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.495  ; 2.607  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.524  ; 2.641  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.613  ; 2.740  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.032  ; 5.470  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.607  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.378  ; 2.458  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 2.312  ; 2.394  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.378  ; 2.458  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.295  ; 2.369  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.210  ; 2.272  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.178  ; 2.239  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.281  ; 2.349  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 5.397  ; 5.895  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.686  ; 2.794  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.686  ; 2.794  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.579  ; 2.669  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 2.469  ; 2.577  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.459  ; 2.546  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.241  ; 2.306  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.501  ; 2.624  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 4.034  ; 4.349  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; GPIO[*]        ; CLOCK2_50  ; 5.841  ; 6.235  ; Rise       ; CLOCK2_50                                      ;
;  GPIO[17]      ; CLOCK2_50  ; 5.841  ; 6.235  ; Rise       ; CLOCK2_50                                      ;
;  GPIO[24]      ; CLOCK2_50  ; 6.085  ; 6.374  ; Rise       ; CLOCK2_50                                      ;
; HEX7[*]        ; CLOCK_50   ; 3.203  ; 2.988  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[0]       ; CLOCK_50   ; 3.421  ; 3.254  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[1]       ; CLOCK_50   ; 3.232  ; 3.094  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[2]       ; CLOCK_50   ; 3.695  ; 3.607  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[3]       ; CLOCK_50   ; 3.643  ; 3.483  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[4]       ; CLOCK_50   ; 3.203  ; 2.988  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[5]       ; CLOCK_50   ; 3.752  ; 3.580  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[6]       ; CLOCK_50   ; 3.342  ; 3.195  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.145  ; 2.246  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 2.360  ; 2.477  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 2.333  ; 2.441  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 2.579  ; 2.706  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 2.319  ; 2.417  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 2.336  ; 2.468  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 2.412  ; 2.531  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 2.145  ; 2.246  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 2.409  ; 2.539  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 2.352  ; 2.461  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.890  ; 4.148  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 2.368  ; 2.485  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 2.911  ; 3.136  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.136  ; 3.287  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 2.781  ; 2.974  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 2.637  ; 2.827  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.722  ; 3.953  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.319  ; 3.522  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 2.535  ; 2.653  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 2.553  ; 2.678  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 3.751  ; 3.851  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.128  ; 2.214  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.275  ; 2.340  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.282  ; 2.352  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.173  ; 2.226  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.196  ; 2.253  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.271  ; 2.335  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.165  ; 2.219  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.162  ; 2.214  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.405  ; 2.477  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.749  ; 2.937  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.637  ; 2.809  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.645  ; 2.812  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.736  ; 2.916  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.128  ; 2.229  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.420  ; 2.558  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.377  ; 2.488  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.487  ; 2.609  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_WE_N      ; CLOCK_50   ; 2.771  ; 2.696  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 1.806  ; 1.875  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 1.855  ; 1.933  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.355  ; 2.500  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.294  ; 2.425  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.151  ; 2.268  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.350  ; 2.498  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.473  ; 2.636  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.495  ; 2.638  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.256  ; 2.392  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.467  ; 2.634  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.264  ; 2.409  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 1.806  ; 1.875  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.261  ; 2.415  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 1.689  ; 1.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.194  ; 2.299  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 1.689  ; 1.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.433  ; 2.602  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.346  ; 2.507  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 1.708  ; 1.771  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.552  ; 2.669  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 3.001  ; 3.147  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 2.934  ; 3.117  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 2.770  ; 2.925  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 2.754  ; 2.902  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 2.629  ; 2.762  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 2.739  ; 2.875  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 2.678  ; 2.818  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 2.919  ; 3.079  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 2.692  ; 2.820  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 2.986  ; 3.160  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 2.657  ; 2.784  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 2.709  ; 2.846  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 2.552  ; 2.669  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 2.671  ; 2.800  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 2.987  ; 3.159  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 2.852  ; 2.938  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 2.881  ; 3.041  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 2.751  ; 2.907  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 2.723  ; 2.856  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 2.717  ; 2.867  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 2.884  ; 3.056  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 2.929  ; 3.102  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 2.868  ; 3.016  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 3.166  ; 3.373  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 2.702  ; 2.848  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.026  ; 3.138  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.050  ; 3.162  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.031  ; 3.207  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 2.781  ; 2.905  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 2.878  ; 3.043  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.013  ; 3.183  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 2.680  ; 2.821  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 1.824  ; 1.897  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 1.824  ; 1.897  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.169  ; 2.310  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.147  ; 2.268  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.123  ; 2.223  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.125  ; 2.250  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.215  ; 2.347  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.713 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.688 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; GPIO[*]        ; CLOCK2_50  ; 1.317  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[16]      ; CLOCK2_50  ; 1.317  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO[*]        ; CLOCK2_50  ;        ; 1.341  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[16]      ; CLOCK2_50  ;        ; 1.341  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.296  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.057  ; 2.128  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.300  ; 2.413  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.215  ; 2.323  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.057  ; 2.128  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.165  ; 2.272  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.193  ; 2.306  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.277  ; 2.400  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.599  ; 5.019  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.320  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 1.861  ; 1.920  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 1.989  ; 2.067  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.051  ; 2.128  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 1.973  ; 2.044  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 1.889  ; 1.949  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 1.861  ; 1.920  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 1.960  ; 2.025  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 4.949  ; 5.426  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 1.919  ; 1.982  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.346  ; 2.451  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.244  ; 2.330  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 2.140  ; 2.243  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.128  ; 2.212  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 1.919  ; 1.982  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.170  ; 2.288  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 3.642  ; 3.945  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.620 ;    ;    ; 5.354 ;
; SW[1]      ; LEDR[1]     ; 4.474 ;    ;    ; 5.198 ;
; SW[2]      ; LEDR[2]     ; 4.544 ;    ;    ; 5.271 ;
; SW[3]      ; LEDR[3]     ; 4.451 ;    ;    ; 5.148 ;
; SW[4]      ; LEDR[4]     ; 4.624 ;    ;    ; 5.355 ;
; SW[5]      ; LEDR[5]     ; 4.698 ;    ;    ; 5.447 ;
; SW[6]      ; LEDR[6]     ; 4.802 ;    ;    ; 5.567 ;
; SW[7]      ; LEDR[7]     ; 4.557 ;    ;    ; 5.294 ;
; SW[8]      ; LEDR[8]     ; 4.832 ;    ;    ; 5.618 ;
; SW[9]      ; LEDR[9]     ; 5.393 ;    ;    ; 6.173 ;
; SW[10]     ; LEDR[10]    ; 4.951 ;    ;    ; 5.759 ;
; SW[11]     ; LEDR[11]    ; 4.853 ;    ;    ; 5.643 ;
; SW[12]     ; LEDR[12]    ; 4.784 ;    ;    ; 5.556 ;
; SW[13]     ; LEDR[13]    ; 4.679 ;    ;    ; 5.449 ;
; SW[14]     ; LEDR[14]    ; 4.951 ;    ;    ; 5.756 ;
; SW[15]     ; LEDR[15]    ; 5.740 ;    ;    ; 6.584 ;
; SW[16]     ; LEDR[16]    ; 4.785 ;    ;    ; 5.565 ;
; SW[17]     ; LEDR[17]    ; 4.811 ;    ;    ; 5.599 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.464 ;    ;    ; 5.185 ;
; SW[1]      ; LEDR[1]     ; 4.321 ;    ;    ; 5.033 ;
; SW[2]      ; LEDR[2]     ; 4.389 ;    ;    ; 5.103 ;
; SW[3]      ; LEDR[3]     ; 4.299 ;    ;    ; 4.985 ;
; SW[4]      ; LEDR[4]     ; 4.465 ;    ;    ; 5.184 ;
; SW[5]      ; LEDR[5]     ; 4.537 ;    ;    ; 5.272 ;
; SW[6]      ; LEDR[6]     ; 4.637 ;    ;    ; 5.388 ;
; SW[7]      ; LEDR[7]     ; 4.402 ;    ;    ; 5.126 ;
; SW[8]      ; LEDR[8]     ; 4.664 ;    ;    ; 5.435 ;
; SW[9]      ; LEDR[9]     ; 5.240 ;    ;    ; 6.008 ;
; SW[10]     ; LEDR[10]    ; 4.778 ;    ;    ; 5.570 ;
; SW[11]     ; LEDR[11]    ; 4.684 ;    ;    ; 5.459 ;
; SW[12]     ; LEDR[12]    ; 4.618 ;    ;    ; 5.376 ;
; SW[13]     ; LEDR[13]    ; 4.517 ;    ;    ; 5.273 ;
; SW[14]     ; LEDR[14]    ; 4.777 ;    ;    ; 5.567 ;
; SW[15]     ; LEDR[15]    ; 5.572 ;    ;    ; 6.401 ;
; SW[16]     ; LEDR[16]    ; 4.617 ;    ;    ; 5.383 ;
; SW[17]     ; LEDR[17]    ; 4.643 ;    ;    ; 5.416 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 3.079 ; 3.065 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.200 ; 3.186 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.326 ; 3.312 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.081 ; 3.067 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.081 ; 3.067 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.197 ; 3.183 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.079 ; 3.065 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.079 ; 3.065 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.248 ; 3.234 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.974 ; 3.973 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.828 ; 3.827 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.813 ; 3.812 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.163 ; 4.162 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.342 ; 3.341 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.301 ; 3.287 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.197 ; 3.183 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.301 ; 3.287 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.073 ; 2.072 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.956 ; 2.955 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.269 ; 2.268 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.236 ; 2.235 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.418 ; 2.417 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.236 ; 2.235 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.262 ; 2.261 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.262 ; 2.261 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.258 ; 2.257 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.443 ; 2.442 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.443 ; 2.442 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.270 ; 2.269 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.625 ; 2.624 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.270 ; 2.269 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.450 ; 2.449 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.541 ; 2.528 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.443 ; 2.442 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.634 ; 2.633 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.816 ; 2.815 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.626 ; 2.625 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.806 ; 2.805 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.806 ; 2.805 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.012 ; 3.011 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.634 ; 2.633 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.817 ; 2.816 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.443 ; 2.442 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.462 ; 2.461 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.462 ; 2.461 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.462 ; 2.461 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.258 ; 2.257 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.271 ; 2.270 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.258 ; 2.257 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.073 ; 2.072 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 2.451 ; 2.437 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.568 ; 2.554 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.688 ; 2.674 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.453 ; 2.439 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.453 ; 2.439 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.564 ; 2.550 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.451 ; 2.437 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.451 ; 2.437 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.613 ; 2.599 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.319 ; 3.318 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.179 ; 3.178 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.165 ; 3.164 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.501 ; 3.500 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.713 ; 2.712 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.664 ; 2.650 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.564 ; 2.550 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.664 ; 2.650 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 1.770 ; 1.769 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.618 ; 2.617 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 1.958 ; 1.957 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 1.926 ; 1.925 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.102 ; 2.101 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 1.926 ; 1.925 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 1.952 ; 1.951 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 1.952 ; 1.951 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 1.947 ; 1.946 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.126 ; 2.125 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.126 ; 2.125 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 1.959 ; 1.958 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.301 ; 2.300 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 1.959 ; 1.958 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.132 ; 2.131 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.218 ; 2.205 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.126 ; 2.125 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.309 ; 2.308 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.484 ; 2.483 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.301 ; 2.300 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.474 ; 2.473 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.474 ; 2.473 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.672 ; 2.671 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.309 ; 2.308 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.485 ; 2.484 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.126 ; 2.125 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.144 ; 2.143 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.144 ; 2.143 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.144 ; 2.143 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 1.947 ; 1.946 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 1.960 ; 1.959 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 1.947 ; 1.946 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 1.770 ; 1.769 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 3.084     ; 3.098     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.224     ; 3.238     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.370     ; 3.384     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.087     ; 3.101     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.087     ; 3.101     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.219     ; 3.233     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.084     ; 3.098     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.084     ; 3.098     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.266     ; 3.280     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.135     ; 4.136     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.967     ; 3.968     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.949     ; 3.950     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.345     ; 4.346     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.399     ; 3.400     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.338     ; 3.352     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.219     ; 3.233     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.338     ; 3.352     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.117     ; 2.118     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.119     ; 3.120     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.331     ; 2.332     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.305     ; 2.306     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.512     ; 2.513     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.305     ; 2.306     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.339     ; 2.340     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.339     ; 2.340     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.331     ; 2.332     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.544     ; 2.545     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.544     ; 2.545     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.347     ; 2.348     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.748     ; 2.749     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.347     ; 2.348     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.551     ; 2.552     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.643     ; 2.656     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.544     ; 2.545     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.750     ; 2.751     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.962     ; 2.963     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.741     ; 2.742     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.938     ; 2.939     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.938     ; 2.939     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.183     ; 3.184     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.750     ; 2.751     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.961     ; 2.962     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.544     ; 2.545     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.580     ; 2.581     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.580     ; 2.581     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.580     ; 2.581     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.331     ; 2.332     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.347     ; 2.348     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.331     ; 2.332     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.117     ; 2.118     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 2.479     ; 2.493     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.614     ; 2.628     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.754     ; 2.768     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.482     ; 2.496     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.482     ; 2.496     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.609     ; 2.623     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.479     ; 2.493     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.479     ; 2.493     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.654     ; 2.668     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.498     ; 3.499     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.337     ; 3.338     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.320     ; 3.321     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.700     ; 3.701     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 2.792     ; 2.793     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 2.723     ; 2.737     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.609     ; 2.623     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 2.723     ; 2.737     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 1.812     ; 1.813     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.774     ; 2.775     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.018     ; 2.019     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 1.993     ; 1.994     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.191     ; 2.192     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 1.993     ; 1.994     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.025     ; 2.026     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.025     ; 2.026     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.018     ; 2.019     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.222     ; 2.223     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.222     ; 2.223     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.033     ; 2.034     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.419     ; 2.420     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.033     ; 2.034     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.229     ; 2.230     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.314     ; 2.327     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.222     ; 2.223     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.420     ; 2.421     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.623     ; 2.624     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.411     ; 2.412     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.601     ; 2.602     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.601     ; 2.602     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.836     ; 2.837     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.420     ; 2.421     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.622     ; 2.623     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.222     ; 2.223     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.256     ; 2.257     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.256     ; 2.257     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.256     ; 2.257     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.018     ; 2.019     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.033     ; 2.034     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.018     ; 2.019     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 1.812     ; 1.813     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 63
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.196 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 2.044  ; 0.096 ; 3.183    ; 0.654   ; 4.679               ;
;  AUD_BCLK                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 78.790              ;
;  CLOCK2_50                                      ; 15.091 ; 0.180 ; 14.410   ; 0.915   ; 9.441               ;
;  CLOCK3_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                       ; 18.719 ; 0.182 ; N/A      ; N/A     ; 9.440               ;
;  pll0|altpll_0|sd1|pll7|clk[0]                  ; 10.834 ; 0.096 ; 13.422   ; 0.654   ; 19.693              ;
;  u6|altpll_component|auto_generated|pll1|clk[0] ; 2.044  ; 0.143 ; 3.183    ; 2.661   ; 4.679               ;
;  u6|altpll_component|auto_generated|pll1|clk[3] ; 13.674 ; 0.172 ; 13.135   ; 2.675   ; 19.684              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  AUD_BCLK                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK2_50                                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK3_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_0|sd1|pll7|clk[0]                  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.689  ; 5.176  ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.689  ; 5.176  ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK_50   ; 3.486  ; 4.015  ; Rise       ; CLOCK_50                                       ;
;  KEY[1]      ; CLOCK_50   ; 3.486  ; 4.015  ; Rise       ; CLOCK_50                                       ;
;  KEY[2]      ; CLOCK_50   ; 3.385  ; 3.875  ; Rise       ; CLOCK_50                                       ;
; SRAM_DQ[*]   ; CLOCK_50   ; 7.834  ; 8.180  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.038  ; 7.526  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.552  ; 7.098  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.363  ; 6.849  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.667  ; 7.962  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 7.083  ; 7.538  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 7.667  ; 7.992  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.998  ; 7.410  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.463  ; 6.879  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.613  ; 6.952  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.726  ; 7.063  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.829  ; 6.236  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.434  ; 6.749  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.983  ; 7.404  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.834  ; 8.180  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.955  ; 7.437  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.137  ; 7.633  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.115  ; 5.472  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.234  ; 4.535  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.818  ; 5.154  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.132  ; 4.472  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.146  ; 4.486  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.820  ; 4.165  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.409  ; 4.725  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.772  ; 5.114  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.832  ; 5.180  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.827  ; 4.171  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.448  ; 4.787  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.783  ; 4.129  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.995  ; 5.307  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.723  ; 5.085  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.864  ; 5.231  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.902  ; 5.270  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.679  ; 5.020  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.560  ; 4.874  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.115  ; 5.472  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.656  ; 5.003  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.710  ; 5.063  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.688  ; 4.996  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.330  ; 4.660  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.195  ; 4.502  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.218  ; 4.518  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.756  ; 4.101  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.228  ; 4.539  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.279  ; 4.588  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.276  ; 4.574  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 8.987  ; 9.748  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 8.987  ; 9.748  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; 12.600 ; 13.125 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[16]      ; CLOCK2_50  ; 12.022 ; 12.607 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[17]      ; CLOCK2_50  ; 12.600 ; 13.125 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.321 ; -2.054 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.321 ; -2.054 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK_50   ; -1.259 ; -1.990 ; Rise       ; CLOCK_50                                       ;
;  KEY[1]      ; CLOCK_50   ; -1.321 ; -2.067 ; Rise       ; CLOCK_50                                       ;
;  KEY[2]      ; CLOCK_50   ; -1.259 ; -1.990 ; Rise       ; CLOCK_50                                       ;
; SRAM_DQ[*]   ; CLOCK_50   ; -1.892 ; -2.485 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -1.999 ; -2.610 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -2.075 ; -2.712 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -1.927 ; -2.527 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -1.966 ; -2.558 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -2.179 ; -2.835 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -2.006 ; -2.616 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -1.892 ; -2.485 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -2.054 ; -2.672 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -2.016 ; -2.608 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -2.002 ; -2.595 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; -2.026 ; -2.622 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; -2.045 ; -2.642 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; -2.202 ; -2.835 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; -2.047 ; -2.666 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; -2.293 ; -2.947 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; -2.300 ; -2.948 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -1.563 ; -2.102 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -1.796 ; -2.346 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -2.092 ; -2.700 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -1.750 ; -2.315 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -1.767 ; -2.332 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -1.625 ; -2.163 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -1.873 ; -2.422 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -2.068 ; -2.667 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -2.101 ; -2.710 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -1.633 ; -2.171 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -1.917 ; -2.496 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -1.605 ; -2.140 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -2.164 ; -2.773 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -2.044 ; -2.648 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; -2.105 ; -2.704 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -2.117 ; -2.718 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -1.998 ; -2.600 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -1.958 ; -2.538 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.200 ; -2.844 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -1.994 ; -2.588 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -2.004 ; -2.609 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -1.988 ; -2.580 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -1.825 ; -2.395 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -1.770 ; -2.320 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -1.776 ; -2.327 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -1.563 ; -2.102 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -1.777 ; -2.332 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -1.814 ; -2.373 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; -1.815 ; -2.369 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -3.786 ; -4.724 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -3.786 ; -4.724 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; -3.715 ; -4.592 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[16]      ; CLOCK2_50  ; -4.109 ; -4.999 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[17]      ; CLOCK2_50  ; -3.715 ; -4.592 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; GPIO[*]        ; CLOCK2_50  ; 12.066 ; 11.994 ; Rise       ; CLOCK2_50                                      ;
;  GPIO[17]      ; CLOCK2_50  ; 11.709 ; 11.781 ; Rise       ; CLOCK2_50                                      ;
;  GPIO[24]      ; CLOCK2_50  ; 12.066 ; 11.994 ; Rise       ; CLOCK2_50                                      ;
; HEX7[*]        ; CLOCK_50   ; 8.140  ; 8.313  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[0]       ; CLOCK_50   ; 7.579  ; 7.642  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[1]       ; CLOCK_50   ; 7.255  ; 7.315  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[2]       ; CLOCK_50   ; 8.094  ; 8.308  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[3]       ; CLOCK_50   ; 7.955  ; 8.122  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[4]       ; CLOCK_50   ; 7.000  ; 6.983  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[5]       ; CLOCK_50   ; 8.140  ; 8.313  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[6]       ; CLOCK_50   ; 7.454  ; 7.570  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 9.346  ; 9.292  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 7.281  ; 7.202  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 6.647  ; 6.550  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 7.204  ; 7.151  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 7.168  ; 7.044  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 7.046  ; 6.983  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 6.986  ; 6.879  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 6.743  ; 6.698  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 6.918  ; 6.814  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 7.140  ; 7.117  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 9.257  ; 9.284  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 6.761  ; 6.667  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 7.877  ; 7.883  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 7.927  ; 7.969  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 7.671  ; 7.586  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 7.999  ; 7.965  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 9.218  ; 9.292  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 9.346  ; 9.159  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 7.196  ; 7.054  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 6.984  ; 6.914  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 8.030  ; 8.125  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 7.527  ; 7.527  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 6.750  ; 6.595  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 6.777  ; 6.726  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 6.514  ; 6.472  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 6.564  ; 6.526  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 6.697  ; 6.536  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 6.154  ; 6.056  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 6.145  ; 6.043  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 6.460  ; 6.325  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 7.527  ; 7.527  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 7.078  ; 7.120  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 7.118  ; 7.134  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 7.028  ; 7.004  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 6.027  ; 6.064  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 6.449  ; 6.496  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 6.317  ; 6.284  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 6.551  ; 6.504  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_WE_N      ; CLOCK_50   ; 6.308  ; 6.461  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 5.565  ; 5.532  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.213  ; 4.208  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.236  ; 5.233  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 5.140  ; 5.136  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.770  ; 4.740  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.223  ; 5.222  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.494  ; 5.482  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.565  ; 5.532  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.059  ; 5.078  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.472  ; 5.490  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 5.101  ; 5.101  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.144  ; 4.147  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.076  ; 5.121  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.959  ; 4.925  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.959  ; 4.925  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 3.872  ; 3.882  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.441  ; 5.448  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 5.234  ; 5.263  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 3.890  ; 3.902  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 8.221  ; 8.162  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 7.644  ; 7.623  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 7.409  ; 7.324  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 7.257  ; 7.186  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 7.473  ; 7.368  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 7.392  ; 7.296  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.846  ; 6.767  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.941  ; 6.886  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 7.430  ; 7.343  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 7.725  ; 7.614  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 7.495  ; 7.398  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 7.433  ; 7.329  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 7.585  ; 7.479  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 7.473  ; 7.331  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 7.830  ; 7.746  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 7.177  ; 7.110  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 7.821  ; 7.730  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 7.777  ; 7.670  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 7.452  ; 7.433  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 7.425  ; 7.371  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 7.151  ; 7.121  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.795  ; 7.692  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 8.221  ; 8.162  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.939  ; 7.797  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 8.076  ; 7.981  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 7.805  ; 7.693  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 7.543  ; 7.461  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.500  ; 7.409  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.298  ; 7.152  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 6.932  ; 6.896  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 7.319  ; 7.224  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 7.926  ; 7.877  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.857  ; 6.807  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 4.854  ; 4.891  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.145  ; 4.129  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.854  ; 4.891  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.800  ; 4.815  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.813  ; 4.764  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.815  ; 4.789  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.989  ; 4.982  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.029 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.122 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; GPIO[*]        ; CLOCK2_50  ; 2.999  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[16]      ; CLOCK2_50  ; 2.999  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO[*]        ; CLOCK2_50  ;        ; 2.906  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[16]      ; CLOCK2_50  ;        ; 2.906  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.982  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 5.068  ; 5.044  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.068  ; 5.044  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 4.852  ; 4.859  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 4.590  ; 4.530  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.779  ; 4.780  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.819  ; 4.827  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.037  ; 5.019  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 9.957  ; 9.855  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.888  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 4.634  ; 4.565  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 4.436  ; 4.420  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 4.634  ; 4.565  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 4.396  ; 4.374  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.293  ; 4.249  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 4.149  ; 4.133  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 4.367  ; 4.332  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 10.577 ; 10.620 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 5.296  ; 5.171  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.296  ; 5.171  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.048  ; 4.939  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 4.758  ; 4.751  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.811  ; 4.730  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.350  ; 4.302  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.820  ; 4.829  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 7.884  ; 7.898  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; GPIO[*]        ; CLOCK2_50  ; 5.841  ; 6.235  ; Rise       ; CLOCK2_50                                      ;
;  GPIO[17]      ; CLOCK2_50  ; 5.841  ; 6.235  ; Rise       ; CLOCK2_50                                      ;
;  GPIO[24]      ; CLOCK2_50  ; 6.085  ; 6.374  ; Rise       ; CLOCK2_50                                      ;
; HEX7[*]        ; CLOCK_50   ; 3.203  ; 2.988  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[0]       ; CLOCK_50   ; 3.421  ; 3.254  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[1]       ; CLOCK_50   ; 3.232  ; 3.094  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[2]       ; CLOCK_50   ; 3.695  ; 3.607  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[3]       ; CLOCK_50   ; 3.643  ; 3.483  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[4]       ; CLOCK_50   ; 3.203  ; 2.988  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[5]       ; CLOCK_50   ; 3.752  ; 3.580  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  HEX7[6]       ; CLOCK_50   ; 3.342  ; 3.195  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.145  ; 2.246  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 2.360  ; 2.477  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 2.333  ; 2.441  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 2.579  ; 2.706  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 2.319  ; 2.417  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 2.336  ; 2.468  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 2.412  ; 2.531  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 2.145  ; 2.246  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 2.409  ; 2.539  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 2.352  ; 2.461  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.890  ; 4.148  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 2.368  ; 2.485  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 2.911  ; 3.136  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.136  ; 3.287  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 2.781  ; 2.974  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 2.637  ; 2.827  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.722  ; 3.953  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.319  ; 3.522  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 2.535  ; 2.653  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 2.553  ; 2.678  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 3.751  ; 3.851  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.128  ; 2.214  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.275  ; 2.340  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.282  ; 2.352  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.173  ; 2.226  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.196  ; 2.253  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.271  ; 2.335  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.165  ; 2.219  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.162  ; 2.214  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.405  ; 2.477  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.749  ; 2.937  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.637  ; 2.809  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.645  ; 2.812  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.736  ; 2.916  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.128  ; 2.229  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.420  ; 2.558  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.377  ; 2.488  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.487  ; 2.609  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; SRAM_WE_N      ; CLOCK_50   ; 2.771  ; 2.696  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]                  ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 1.806  ; 1.875  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 1.855  ; 1.933  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.355  ; 2.500  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.294  ; 2.425  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.151  ; 2.268  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.350  ; 2.498  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.473  ; 2.636  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.495  ; 2.638  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.256  ; 2.392  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.467  ; 2.634  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.264  ; 2.409  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 1.806  ; 1.875  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.261  ; 2.415  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 1.689  ; 1.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.194  ; 2.299  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 1.689  ; 1.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.433  ; 2.602  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.346  ; 2.507  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 1.708  ; 1.771  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.552  ; 2.669  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 3.001  ; 3.147  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 2.934  ; 3.117  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 2.770  ; 2.925  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 2.754  ; 2.902  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 2.629  ; 2.762  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 2.739  ; 2.875  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 2.678  ; 2.818  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 2.919  ; 3.079  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 2.692  ; 2.820  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 2.986  ; 3.160  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 2.657  ; 2.784  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 2.709  ; 2.846  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 2.552  ; 2.669  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 2.671  ; 2.800  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 2.987  ; 3.159  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 2.852  ; 2.938  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 2.881  ; 3.041  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 2.751  ; 2.907  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 2.723  ; 2.856  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 2.717  ; 2.867  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 2.884  ; 3.056  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 2.929  ; 3.102  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 2.868  ; 3.016  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 3.166  ; 3.373  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 2.702  ; 2.848  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.026  ; 3.138  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.050  ; 3.162  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.031  ; 3.207  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 2.781  ; 2.905  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 2.878  ; 3.043  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.013  ; 3.183  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 2.680  ; 2.821  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 1.824  ; 1.897  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 1.824  ; 1.897  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.169  ; 2.310  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.147  ; 2.268  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.123  ; 2.223  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.125  ; 2.250  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.215  ; 2.347  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.713 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.688 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; GPIO[*]        ; CLOCK2_50  ; 1.317  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[16]      ; CLOCK2_50  ; 1.317  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO[*]        ; CLOCK2_50  ;        ; 1.341  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[16]      ; CLOCK2_50  ;        ; 1.341  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.296  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.057  ; 2.128  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.300  ; 2.413  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.215  ; 2.323  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.057  ; 2.128  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.165  ; 2.272  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.193  ; 2.306  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.277  ; 2.400  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.599  ; 5.019  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.320  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 1.861  ; 1.920  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 1.989  ; 2.067  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.051  ; 2.128  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 1.973  ; 2.044  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 1.889  ; 1.949  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 1.861  ; 1.920  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 1.960  ; 2.025  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 4.949  ; 5.426  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 1.919  ; 1.982  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.346  ; 2.451  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.244  ; 2.330  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 2.140  ; 2.243  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.128  ; 2.212  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 1.919  ; 1.982  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.170  ; 2.288  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 3.642  ; 3.945  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.663  ;    ;    ; 9.129  ;
; SW[1]      ; LEDR[1]     ; 8.473  ;    ;    ; 8.931  ;
; SW[2]      ; LEDR[2]     ; 8.651  ;    ;    ; 9.066  ;
; SW[3]      ; LEDR[3]     ; 8.503  ;    ;    ; 8.852  ;
; SW[4]      ; LEDR[4]     ; 8.844  ;    ;    ; 9.230  ;
; SW[5]      ; LEDR[5]     ; 8.966  ;    ;    ; 9.377  ;
; SW[6]      ; LEDR[6]     ; 9.090  ;    ;    ; 9.564  ;
; SW[7]      ; LEDR[7]     ; 8.590  ;    ;    ; 9.070  ;
; SW[8]      ; LEDR[8]     ; 9.194  ;    ;    ; 9.695  ;
; SW[9]      ; LEDR[9]     ; 9.820  ;    ;    ; 10.376 ;
; SW[10]     ; LEDR[10]    ; 9.412  ;    ;    ; 9.907  ;
; SW[11]     ; LEDR[11]    ; 9.216  ;    ;    ; 9.712  ;
; SW[12]     ; LEDR[12]    ; 9.099  ;    ;    ; 9.560  ;
; SW[13]     ; LEDR[13]    ; 8.877  ;    ;    ; 9.380  ;
; SW[14]     ; LEDR[14]    ; 9.443  ;    ;    ; 9.948  ;
; SW[15]     ; LEDR[15]    ; 10.519 ;    ;    ; 11.113 ;
; SW[16]     ; LEDR[16]    ; 9.119  ;    ;    ; 9.614  ;
; SW[17]     ; LEDR[17]    ; 9.159  ;    ;    ; 9.652  ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.464 ;    ;    ; 5.185 ;
; SW[1]      ; LEDR[1]     ; 4.321 ;    ;    ; 5.033 ;
; SW[2]      ; LEDR[2]     ; 4.389 ;    ;    ; 5.103 ;
; SW[3]      ; LEDR[3]     ; 4.299 ;    ;    ; 4.985 ;
; SW[4]      ; LEDR[4]     ; 4.465 ;    ;    ; 5.184 ;
; SW[5]      ; LEDR[5]     ; 4.537 ;    ;    ; 5.272 ;
; SW[6]      ; LEDR[6]     ; 4.637 ;    ;    ; 5.388 ;
; SW[7]      ; LEDR[7]     ; 4.402 ;    ;    ; 5.126 ;
; SW[8]      ; LEDR[8]     ; 4.664 ;    ;    ; 5.435 ;
; SW[9]      ; LEDR[9]     ; 5.240 ;    ;    ; 6.008 ;
; SW[10]     ; LEDR[10]    ; 4.778 ;    ;    ; 5.570 ;
; SW[11]     ; LEDR[11]    ; 4.684 ;    ;    ; 5.459 ;
; SW[12]     ; LEDR[12]    ; 4.618 ;    ;    ; 5.376 ;
; SW[13]     ; LEDR[13]    ; 4.517 ;    ;    ; 5.273 ;
; SW[14]     ; LEDR[14]    ; 4.777 ;    ;    ; 5.567 ;
; SW[15]     ; LEDR[15]    ; 5.572 ;    ;    ; 6.401 ;
; SW[16]     ; LEDR[16]    ; 4.617 ;    ;    ; 5.383 ;
; SW[17]     ; LEDR[17]    ; 4.643 ;    ;    ; 5.416 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WR_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_P1   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_P2   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[16]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK3_50               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SMA_CLKIN               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RTS                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_WP_N                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_DATA[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_DATA[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_DATA[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_DATA[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_DATA[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_DATA[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_DATA[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_DATA[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_HS                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_VS                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_INT                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IRDA_RXD                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_RY                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN_P1           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN_P2           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN0             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[8]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[9]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[10]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[11]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[12]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[13]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[14]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[15]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[16]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_CLK                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_DAT                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_CLK2                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_DAT2                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_CMD                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCLRCK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_BCLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_DACLRCK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EEP_I2C_SDAT            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; I2C_SDAT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_DQ[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[14]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[15]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[18]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[25]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[26]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[27]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[28]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[29]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[30]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[31]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[32]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[33]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[34]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[35]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[8]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[9]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[10]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[11]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[12]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[13]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[16]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[17]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[19]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[20]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[21]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[22]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[23]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[24]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK2_50               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LCD_BLON         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_ON           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RW           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; UART_CTS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_HS           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC_N       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; AUD_DACDAT       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; EEP_I2C_SCLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; I2C_SCLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_ADDR[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_CS_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_WR_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_RD_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_RST_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[17]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[18]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[19]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_LB_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_OE_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_UB_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_CE_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_OE_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_WE_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_WP_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HSMC_CLKOUT_P1   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PS2_DAT          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; PS2_CLK2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PS2_DAT2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SD_CMD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; AUD_ADCLRCK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AUD_BCLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AUD_DACLRCK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; EEP_I2C_SDAT     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; I2C_SDAT         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[32]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[33]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[34]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[35]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; EX_IO[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; EX_IO[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; EX_IO[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; EX_IO[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; EX_IO[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; EX_IO[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GPIO[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LCD_BLON         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_ON           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RW           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; UART_CTS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; AUD_DACDAT       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; EEP_I2C_SCLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WR_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RD_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_CE_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_OE_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_WE_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_WP_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P1   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PS2_DAT          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; PS2_CLK2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PS2_DAT2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SD_CMD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; AUD_ADCLRCK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AUD_BCLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AUD_DACLRCK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; EEP_I2C_SDAT     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[32]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[33]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[34]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[35]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_BLON         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_EN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_ON           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LCD_RS           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_RW           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; UART_CTS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; UART_TXD         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SD_CLK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AUD_DACDAT       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AUD_XCK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; EEP_I2C_SCLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; OTG_ADDR[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WR_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RD_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[16]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_CE_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_WE_N        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; FL_ADDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_CE_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_OE_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_WE_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_WP_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P1   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_CLKOUT_P2   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_CLKOUT0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; PS2_CLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PS2_DAT          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; PS2_CLK2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PS2_DAT2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SD_CMD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AUD_ADCLRCK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AUD_BCLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AUD_DACLRCK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; EEP_I2C_SDAT     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[32]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[33]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[34]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[35]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; EX_IO[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+-----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 3083      ; 0        ; 0        ; 0        ;
; CLOCK_50                                       ; CLOCK_50                                       ; 34        ; 0        ; 0        ; 0        ;
; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0]                  ; 18        ; 0        ; 0        ; 0        ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0]                  ; 325152475 ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0]                  ; 9         ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0]                  ; 8         ; 245      ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 26        ; 0        ; 0        ; 0        ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; 9         ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 22674     ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 18        ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 18        ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 1458      ; 68       ; 54       ; 1338     ;
+------------------------------------------------+------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                               ;
+------------------------------------------------+------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+-----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 3083      ; 0        ; 0        ; 0        ;
; CLOCK_50                                       ; CLOCK_50                                       ; 34        ; 0        ; 0        ; 0        ;
; CLOCK_50                                       ; pll0|altpll_0|sd1|pll7|clk[0]                  ; 18        ; 0        ; 0        ; 0        ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; pll0|altpll_0|sd1|pll7|clk[0]                  ; 325152475 ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0]                  ; 9         ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; pll0|altpll_0|sd1|pll7|clk[0]                  ; 8         ; 245      ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 26        ; 0        ; 0        ; 0        ;
; pll0|altpll_0|sd1|pll7|clk[0]                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; 9         ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 22674     ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 18        ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 18        ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[3] ; u6|altpll_component|auto_generated|pll1|clk[3] ; 1458      ; 68       ; 54       ; 1338     ;
+------------------------------------------------+------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                         ;
+-------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                     ; CLOCK2_50                                      ; 519      ; 0        ; 0        ; 0        ;
; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0]                  ; 51       ; 0        ; 0        ; 0        ;
; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0]                  ; 916      ; 0        ; 0        ; 0        ;
; CLOCK2_50                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; 104      ; 0        ; 50       ; 0        ;
+-------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                          ;
+-------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                     ; CLOCK2_50                                      ; 519      ; 0        ; 0        ; 0        ;
; CLOCK2_50                     ; pll0|altpll_0|sd1|pll7|clk[0]                  ; 51       ; 0        ; 0        ; 0        ;
; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0]                  ; 916      ; 0        ; 0        ; 0        ;
; CLOCK2_50                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50                     ; u6|altpll_component|auto_generated|pll1|clk[3] ; 104      ; 0        ; 50       ; 0        ;
+-------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 3     ; 3     ;
; Unconstrained Input Ports       ; 81    ; 81    ;
; Unconstrained Input Port Paths  ; 26870 ; 26870 ;
; Unconstrained Output Ports      ; 153   ; 153   ;
; Unconstrained Output Port Paths ; 448   ; 448   ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File src/trdb_d5m_v/Line_Buffer.qip not found
    Info (125063): set_global_assignment -name QIP_FILE src/trdb_d5m_v/Line_Buffer.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Mon Jan 17 17:24:14 2022
Info: Command: quartus_sta FinalProject -c DE2_115
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_dih1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_od9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_lhh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_md9:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a* 
Info (332104): Reading SDC File: 'fp_qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'src/DE2_115/DE2_115.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[0]} {u6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[1]} {u6|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[2]} {u6|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[3]} {u6|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {pll0|altpll_0|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll0|altpll_0|sd1|pll7|clk[0]} {pll0|altpll_0|sd1|pll7|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'c:/users/user/desktop/dclab/finalproject/db/ip/fp_qsys/submodules/altera_reset_controller.sdc'
Warning (332060): Node: GPIO[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by GPIO[0]
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Warning (332060): Node: VGA_Controller:u1|H_Cont[10] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch VGA_Controller:u1|counter_r[1] is being clocked by VGA_Controller:u1|H_Cont[10]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.044
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.044               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.834               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    13.674               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    15.091               0.000 CLOCK2_50 
    Info (332119):    18.719               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.276
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.276               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.351               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.385               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.401               0.000 CLOCK2_50 
    Info (332119):     0.403               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 3.183
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.183               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.135               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    13.422               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    14.410               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 1.371
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.371               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     1.939               0.000 CLOCK2_50 
    Info (332119):     4.976               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.998               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.690
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.690               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.755               0.000 CLOCK2_50 
    Info (332119):     9.759               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.698               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    19.707               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    78.790               0.000 AUD_BCLK 
Info (332114): Report Metastability: Found 63 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 63
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.311 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: GPIO[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by GPIO[0]
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Warning (332060): Node: VGA_Controller:u1|H_Cont[10] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch VGA_Controller:u1|counter_r[1] is being clocked by VGA_Controller:u1|H_Cont[10]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.779
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.779               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.833               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    14.108               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    15.496               0.000 CLOCK2_50 
    Info (332119):    18.841               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.278               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.338               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.353               0.000 CLOCK2_50 
    Info (332119):     0.353               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.354               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 3.960
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.960               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.892               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    14.197               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    15.007               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 1.238
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.238               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     1.723               0.000 CLOCK2_50 
    Info (332119):     4.368               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.390               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.679
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.679               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.743               0.000 CLOCK2_50 
    Info (332119):     9.778               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.684               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    19.693               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    78.790               0.000 AUD_BCLK 
Info (332114): Report Metastability: Found 63 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 63
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.871 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: GPIO[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by GPIO[0]
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Warning (332060): Node: VGA_Controller:u1|H_Cont[10] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch VGA_Controller:u1|counter_r[1] is being clocked by VGA_Controller:u1|H_Cont[10]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.843
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.843               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.110               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    16.649               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    17.557               0.000 CLOCK2_50 
    Info (332119):    19.381               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.096
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.096               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.143               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.172               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.180               0.000 CLOCK2_50 
    Info (332119):     0.182               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 6.313
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.313               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.282               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    16.420               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    17.156               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 0.654
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.654               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.915               0.000 CLOCK2_50 
    Info (332119):     2.661               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.675               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.758
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.758               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.440               0.000 CLOCK_50 
    Info (332119):     9.441               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.750               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    19.760               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    79.000               0.000 AUD_BCLK 
Info (332114): Report Metastability: Found 63 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 63
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.196 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 5650 megabytes
    Info: Processing ended: Mon Jan 17 17:24:38 2022
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:30


