
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032638                       # Number of seconds simulated
sim_ticks                                 32638161741                       # Number of ticks simulated
final_tick                               604141084860                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157675                       # Simulator instruction rate (inst/s)
host_op_rate                                   205498                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2260160                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893156                       # Number of bytes of host memory used
host_seconds                                 14440.64                       # Real time elapsed on the host
sim_insts                                  2276928945                       # Number of instructions simulated
sim_ops                                    2967520301                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1817984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1186176                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3007872                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1074304                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1074304                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14203                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9267                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 23499                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8393                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8393                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        62749                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55701176                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50983                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     36343223                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                92158131                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        62749                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50983                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             113732                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32915579                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32915579                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32915579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        62749                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55701176                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50983                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     36343223                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              125073711                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78268974                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28436547                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24865293                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801488                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14159365                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13674533                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043222                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56543                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33525154                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158202568                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28436547                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15717755                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32569566                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8849308                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3840962                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16527035                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715612                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76973269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.366030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44403703     57.69%     57.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615295      2.10%     59.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2951448      3.83%     63.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2769102      3.60%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4556830      5.92%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4747569      6.17%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127821      1.47%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848528      1.10%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13952973     18.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76973269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363318                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.021268                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34580224                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3712767                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31522428                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125461                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7032379                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3094095                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5204                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177022415                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1381                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7032379                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36032401                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1290429                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       423003                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30183073                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2011975                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172369577                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           34                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690299                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       810757                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228871227                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784541402                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784541402                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79975055                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20318                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9936                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5382208                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26515113                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5760367                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97072                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1858076                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163135058                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19857                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137688224                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181499                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48959867                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134390955                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76973269                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.788780                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841127                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26617593     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14393882     18.70%     53.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12490237     16.23%     69.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7676403      9.97%     79.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8041760     10.45%     89.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4725347      6.14%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2088556      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556380      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383111      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76973269                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         540852     66.16%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175863     21.51%     87.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100815     12.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    108000641     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085406      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23693212     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4899044      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137688224                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.759167                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817530                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005938                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353348746                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212115199                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133192579                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138505754                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338386                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7585042                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          813                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          417                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1407012                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7032379                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         702817                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58641                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163154918                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189745                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26515113                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5760367                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9935                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30651                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          193                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          417                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       957208                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064204                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021412                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135112308                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22772580                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2575916                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27551160                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20417837                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4778580                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.726256                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133341406                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133192579                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81839917                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199746505                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.701729                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409719                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611588                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49543950                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806241                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69940890                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.624394                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.319960                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32131309     45.94%     45.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14847842     21.23%     67.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8306608     11.88%     79.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814069      4.02%     83.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694812      3.85%     86.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1119271      1.60%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3003606      4.29%     92.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875900      1.25%     94.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4147473      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69940890                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611588                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179498                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4147473                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228948955                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333349207                       # The number of ROB writes
system.switch_cpus0.timesIdled                  29547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1295705                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611588                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.782690                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.782690                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.277646                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.277646                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624981547                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174587762                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182438844                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78268974                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28551360                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23236963                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1905904                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12156987                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11250261                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2937667                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        83859                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31546727                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             155892278                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28551360                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14187928                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             32753248                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9782906                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4930159                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15418681                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       762638                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77074934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.491175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44321686     57.50%     57.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1767977      2.29%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2299670      2.98%     62.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3469688      4.50%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3369909      4.37%     71.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2563142      3.33%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1523281      1.98%     76.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2280882      2.96%     79.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15478699     20.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77074934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364785                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.991751                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32589514                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4821599                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31572775                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       246473                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7844571                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4833765                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186493998                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1280                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7844571                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34317717                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         941054                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1364258                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30050522                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2556810                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     181061781                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          818                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1104748                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       802777                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           70                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252281281                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    843215303                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    843215303                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    156888223                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        95393053                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38204                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21529                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7222339                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16783786                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8890359                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       171562                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2622478                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         168284500                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36374                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135584036                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       252318                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     54704655                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    166272350                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5742                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77074934                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.759120                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.899408                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26788800     34.76%     34.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16936222     21.97%     56.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10856733     14.09%     70.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7488110      9.72%     80.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7014649      9.10%     89.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3729644      4.84%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2749798      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       823410      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       687568      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77074934                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         666108     69.01%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        136740     14.17%     83.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       162375     16.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112809129     83.20%     83.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1916093      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15316      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13383341      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7460157      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135584036                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.732283                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             965229                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007119                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349460553                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    223026281                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131775616                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136549265                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       459211                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6430852                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1912                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          788                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2254974                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7844571                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         552207                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        89942                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    168320874                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1147045                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16783786                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8890359                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21058                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         68084                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          788                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1165686                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1073699                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2239385                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132984025                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12597569                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2600011                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19886903                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18628511                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7289334                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.699064                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131810383                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131775616                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         84659256                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        237731040                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.683625                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356114                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     91883361                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    112928236                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     55392850                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30632                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1937261                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69230362                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.631195                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.155356                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26667446     38.52%     38.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19892763     28.73%     67.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7344635     10.61%     77.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4202541      6.07%     83.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3498044      5.05%     88.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1679709      2.43%     91.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1740365      2.51%     93.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       733203      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3471656      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69230362                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     91883361                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     112928236                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16988319                       # Number of memory references committed
system.switch_cpus1.commit.loads             10352934                       # Number of loads committed
system.switch_cpus1.commit.membars              15316                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16197264                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        101788757                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2304263                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3471656                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           234079792                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          344490927                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30224                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1194040                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           91883361                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            112928236                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     91883361                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851830                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851830                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.173944                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.173944                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       598447736                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181985999                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172266522                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30632                       # number of misc regfile writes
system.l2.replacements                          23502                       # number of replacements
system.l2.tagsinuse                      16383.984985                       # Cycle average of tags in use
system.l2.total_refs                           573500                       # Total number of references to valid blocks.
system.l2.sampled_refs                          39886                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.378479                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           324.234132                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.482915                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5459.727309                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.287725                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3644.075313                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3534.090899                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3404.086691                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.019790                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000579                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.333235                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000506                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.222417                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.215704                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.207769                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        35379                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        38533                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   73912                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            31192                       # number of Writeback hits
system.l2.Writeback_hits::total                 31192                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        35379                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        38533                       # number of demand (read+write) hits
system.l2.demand_hits::total                    73912                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        35379                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        38533                       # number of overall hits
system.l2.overall_hits::total                   73912                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        14203                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9265                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 23497                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        14203                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9267                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23499                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        14203                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9267                       # number of overall misses
system.l2.overall_misses::total                 23499                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       859485                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    880465665                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       799007                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    561407307                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1443531464                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       145310                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        145310                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       859485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    880465665                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       799007                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    561552617                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1443676774                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       859485                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    880465665                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       799007                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    561552617                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1443676774                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49582                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        47798                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               97409                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        31192                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             31192                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49582                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        47800                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                97411                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49582                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        47800                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               97411                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.286455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.193837                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.241220                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.286455                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.193870                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.241236                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.286455                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.193870                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.241236                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 53717.812500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61991.527494                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 61462.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60594.420615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61434.713538                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        72655                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        72655                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 53717.812500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61991.527494                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 61462.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 60597.023524                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61435.668497                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 53717.812500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61991.527494                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 61462.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 60597.023524                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61435.668497                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8393                       # number of writebacks
system.l2.writebacks::total                      8393                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        14203                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9265                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            23497                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        14203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23499                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        14203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23499                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       770436                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    798011913                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       722055                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    507498249                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1307002653                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       133277                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       133277                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       770436                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    798011913                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       722055                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    507631526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1307135930                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       770436                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    798011913                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       722055                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    507631526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1307135930                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.286455                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.193837                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.241220                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.286455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.193870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.241236                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.286455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.193870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.241236                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48152.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56186.151729                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55542.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54775.849865                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55624.235136                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 66638.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66638.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 48152.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56186.151729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 55542.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54778.410057                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55625.172561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 48152.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56186.151729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 55542.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54778.410057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55625.172561                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.877110                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016559130                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872116.261510                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.877110                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025444                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869995                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16527016                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16527016                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16527016                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16527016                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16527016                       # number of overall hits
system.cpu0.icache.overall_hits::total       16527016                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1023054                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1023054                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1023054                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1023054                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1023054                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1023054                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16527035                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16527035                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16527035                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16527035                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16527035                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16527035                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53844.947368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53844.947368                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53844.947368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53844.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53844.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53844.947368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       890452                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       890452                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       890452                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       890452                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       890452                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       890452                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 55653.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55653.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 55653.250000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55653.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 55653.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55653.250000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49582                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246455748                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49838                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4945.137205                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.204782                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.795218                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825019                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174981                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20672981                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20672981                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9937                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9937                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25006473                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25006473                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25006473                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25006473                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157713                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157713                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157713                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157713                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157713                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157713                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7118597026                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7118597026                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7118597026                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7118597026                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7118597026                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7118597026                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20830694                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20830694                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25164186                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25164186                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25164186                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25164186                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007571                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007571                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006267                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006267                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006267                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006267                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45136.399828                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45136.399828                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45136.399828                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45136.399828                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45136.399828                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45136.399828                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9743                       # number of writebacks
system.cpu0.dcache.writebacks::total             9743                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       108131                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       108131                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       108131                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       108131                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       108131                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       108131                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49582                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49582                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49582                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49582                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49582                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49582                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1158731049                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1158731049                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1158731049                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1158731049                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1158731049                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1158731049                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23369.994131                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23369.994131                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23369.994131                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23369.994131                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23369.994131                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23369.994131                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996996                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100471857                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218693.260081                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996996                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15418662                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15418662                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15418662                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15418662                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15418662                       # number of overall hits
system.cpu1.icache.overall_hits::total       15418662                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1187788                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1187788                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1187788                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1187788                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1187788                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1187788                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15418681                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15418681                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15418681                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15418681                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15418681                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15418681                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 62515.157895                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62515.157895                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 62515.157895                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62515.157895                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 62515.157895                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62515.157895                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       812007                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       812007                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       812007                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       812007                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       812007                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       812007                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 62462.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62462.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 62462.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62462.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 62462.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62462.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47800                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185299643                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 48056                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3855.910667                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.552186                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.447814                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912313                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087687                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9585576                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9585576                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6601318                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6601318                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16254                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16254                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15316                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15316                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16186894                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16186894                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16186894                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16186894                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       121366                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       121366                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2555                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2555                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       123921                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        123921                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       123921                       # number of overall misses
system.cpu1.dcache.overall_misses::total       123921                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4445804411                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4445804411                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    169508838                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    169508838                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4615313249                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4615313249                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4615313249                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4615313249                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9706942                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9706942                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6603873                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6603873                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15316                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15316                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16310815                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16310815                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16310815                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16310815                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012503                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012503                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000387                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000387                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007597                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007597                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007597                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007597                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36631.382850                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36631.382850                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 66343.967906                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66343.967906                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37243.996167                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37243.996167                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37243.996167                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37243.996167                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       197365                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        28195                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21449                       # number of writebacks
system.cpu1.dcache.writebacks::total            21449                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        73568                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        73568                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2553                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2553                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        76121                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76121                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        76121                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76121                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47798                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47798                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47800                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47800                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47800                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47800                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    898118039                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    898118039                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       147310                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       147310                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    898265349                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    898265349                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    898265349                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    898265349                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002931                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002931                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002931                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002931                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18789.866501                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18789.866501                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        73655                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        73655                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18792.162113                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18792.162113                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18792.162113                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18792.162113                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
