[15:10:22.951] <TB1>     INFO: *** Welcome to pxar ***
[15:10:22.951] <TB1>     INFO: *** Today: 2016/08/26
[15:10:22.957] <TB1>     INFO: *** Version: b2a7-dirty
[15:10:22.957] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C15.dat
[15:10:22.958] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:10:22.958] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//defaultMaskFile.dat
[15:10:22.958] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters_C15.dat
[15:10:23.035] <TB1>     INFO:         clk: 4
[15:10:23.035] <TB1>     INFO:         ctr: 4
[15:10:23.035] <TB1>     INFO:         sda: 19
[15:10:23.035] <TB1>     INFO:         tin: 9
[15:10:23.035] <TB1>     INFO:         level: 15
[15:10:23.035] <TB1>     INFO:         triggerdelay: 0
[15:10:23.035] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:10:23.035] <TB1>     INFO: Log level: DEBUG
[15:10:23.045] <TB1>     INFO: Found DTB DTB_WRECOM
[15:10:23.061] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[15:10:23.064] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[15:10:23.067] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[15:10:24.626] <TB1>     INFO: DUT info: 
[15:10:24.626] <TB1>     INFO: The DUT currently contains the following objects:
[15:10:24.626] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:10:24.626] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[15:10:24.626] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[15:10:24.626] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:10:24.626] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:24.626] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:24.626] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:24.626] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:24.626] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:24.626] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:24.627] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:24.627] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:24.627] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:24.627] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:24.627] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:24.627] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:24.627] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:24.627] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:24.627] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:24.627] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:10:24.627] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:10:24.628] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:10:24.629] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:10:24.631] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 33210368
[15:10:24.631] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x28d1310
[15:10:24.631] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2843770
[15:10:24.631] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fa4fdd94010
[15:10:24.631] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fa503fff510
[15:10:24.631] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33275904 fPxarMemory = 0x7fa4fdd94010
[15:10:24.632] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 367.4mA
[15:10:24.633] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 460.6mA
[15:10:24.633] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: -2.2 C
[15:10:24.633] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:10:25.034] <TB1>     INFO: enter 'restricted' command line mode
[15:10:25.034] <TB1>     INFO: enter test to run
[15:10:25.034] <TB1>     INFO:   test: FPIXTest no parameter change
[15:10:25.034] <TB1>     INFO:   running: fpixtest
[15:10:25.034] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:10:25.037] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:10:25.037] <TB1>     INFO: ######################################################################
[15:10:25.037] <TB1>     INFO: PixTestFPIXTest::doTest()
[15:10:25.037] <TB1>     INFO: ######################################################################
[15:10:25.040] <TB1>     INFO: ######################################################################
[15:10:25.040] <TB1>     INFO: PixTestPretest::doTest()
[15:10:25.040] <TB1>     INFO: ######################################################################
[15:10:25.043] <TB1>     INFO:    ----------------------------------------------------------------------
[15:10:25.043] <TB1>     INFO:    PixTestPretest::programROC() 
[15:10:25.043] <TB1>     INFO:    ----------------------------------------------------------------------
[15:10:43.060] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:10:43.060] <TB1>     INFO: IA differences per ROC:  16.9 16.9 18.5 20.1 17.7 19.3 19.3 19.3 19.3 18.5 17.7 17.7 18.5 19.3 18.5 20.1
[15:10:43.130] <TB1>     INFO:    ----------------------------------------------------------------------
[15:10:43.130] <TB1>     INFO:    PixTestPretest::checkIdig() 
[15:10:43.130] <TB1>     INFO:    ----------------------------------------------------------------------
[15:10:44.384] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[15:10:44.885] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[15:10:45.387] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[15:10:45.888] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[15:10:46.390] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[15:10:46.892] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[15:10:47.393] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[15:10:47.895] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[15:10:48.397] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[15:10:48.898] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[15:10:49.400] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[15:10:49.902] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[15:10:50.404] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[15:10:50.906] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[15:10:51.407] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[15:10:51.909] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[15:10:52.162] <TB1>     INFO: Idig [mA/ROC]: 1.6 1.6 2.4 2.4 2.4 1.6 1.6 2.4 1.6 2.4 1.6 1.6 1.6 1.6 2.4 1.6 
[15:10:52.162] <TB1>     INFO: Test took 9034 ms.
[15:10:52.162] <TB1>     INFO: PixTestPretest::checkIdig() done.
[15:10:52.192] <TB1>     INFO:    ----------------------------------------------------------------------
[15:10:52.193] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:10:52.193] <TB1>     INFO:    ----------------------------------------------------------------------
[15:10:52.295] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 66.2812 mA
[15:10:52.397] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.1188 mA
[15:10:52.497] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  89 Ia 24.5188 mA
[15:10:52.598] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  87 Ia 24.5188 mA
[15:10:52.699] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  85 Ia 23.7188 mA
[15:10:52.800] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  87 Ia 24.5188 mA
[15:10:52.900] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  85 Ia 23.7188 mA
[15:10:52.001] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  87 Ia 24.5188 mA
[15:10:53.102] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  85 Ia 23.7188 mA
[15:10:53.202] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  87 Ia 24.5188 mA
[15:10:53.303] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  85 Ia 23.7188 mA
[15:10:53.404] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  87 Ia 24.5188 mA
[15:10:53.505] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  85 Ia 23.7188 mA
[15:10:53.607] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.1188 mA
[15:10:53.708] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  89 Ia 24.5188 mA
[15:10:53.809] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  87 Ia 23.7188 mA
[15:10:53.910] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  89 Ia 24.5188 mA
[15:10:54.010] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  87 Ia 24.5188 mA
[15:10:54.111] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  85 Ia 23.7188 mA
[15:10:54.211] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  87 Ia 23.7188 mA
[15:10:54.312] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  89 Ia 23.7188 mA
[15:10:54.413] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  91 Ia 24.5188 mA
[15:10:54.514] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  89 Ia 24.5188 mA
[15:10:54.615] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  87 Ia 23.7188 mA
[15:10:54.715] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  89 Ia 24.5188 mA
[15:10:54.817] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.9188 mA
[15:10:54.918] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  85 Ia 25.3187 mA
[15:10:55.019] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  78 Ia 22.9188 mA
[15:10:55.120] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  85 Ia 25.3187 mA
[15:10:55.221] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  78 Ia 22.9188 mA
[15:10:55.322] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  85 Ia 24.5188 mA
[15:10:55.423] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  83 Ia 24.5188 mA
[15:10:55.523] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  81 Ia 23.7188 mA
[15:10:55.625] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  83 Ia 24.5188 mA
[15:10:55.725] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  81 Ia 23.7188 mA
[15:10:55.826] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  83 Ia 24.5188 mA
[15:10:55.927] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  81 Ia 24.5188 mA
[15:10:56.029] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.5188 mA
[15:10:56.130] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  76 Ia 23.7188 mA
[15:10:56.230] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  78 Ia 23.7188 mA
[15:10:56.331] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  80 Ia 25.3187 mA
[15:10:56.431] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  73 Ia 22.9188 mA
[15:10:56.532] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  80 Ia 25.3187 mA
[15:10:56.633] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  73 Ia 22.9188 mA
[15:10:56.733] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  80 Ia 25.3187 mA
[15:10:56.834] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  73 Ia 22.9188 mA
[15:10:56.935] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  80 Ia 25.3187 mA
[15:10:57.035] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  73 Ia 22.9188 mA
[15:10:57.136] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  80 Ia 24.5188 mA
[15:10:57.238] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.9188 mA
[15:10:57.339] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  85 Ia 24.5188 mA
[15:10:57.440] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  83 Ia 24.5188 mA
[15:10:57.541] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  81 Ia 23.7188 mA
[15:10:57.641] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  83 Ia 24.5188 mA
[15:10:57.744] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  81 Ia 23.7188 mA
[15:10:57.844] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  83 Ia 24.5188 mA
[15:10:57.945] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  81 Ia 23.7188 mA
[15:10:58.046] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  83 Ia 24.5188 mA
[15:10:58.147] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  81 Ia 23.7188 mA
[15:10:58.247] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  83 Ia 24.5188 mA
[15:10:58.348] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  81 Ia 23.7188 mA
[15:10:58.449] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.7188 mA
[15:10:58.550] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  80 Ia 24.5188 mA
[15:10:58.650] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  78 Ia 24.5188 mA
[15:10:58.751] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  76 Ia 23.7188 mA
[15:10:58.851] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  78 Ia 23.7188 mA
[15:10:58.952] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  80 Ia 25.3187 mA
[15:10:59.053] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  73 Ia 22.9188 mA
[15:10:59.154] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  80 Ia 24.5188 mA
[15:10:59.254] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  78 Ia 23.7188 mA
[15:10:59.355] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  80 Ia 24.5188 mA
[15:10:59.456] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  78 Ia 23.7188 mA
[15:10:59.557] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  80 Ia 24.5188 mA
[15:10:59.658] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.7188 mA
[15:10:59.759] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  80 Ia 25.3187 mA
[15:10:59.860] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  73 Ia 22.1188 mA
[15:10:59.961] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  84 Ia 25.3187 mA
[15:11:00.061] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  77 Ia 23.7188 mA
[15:11:00.162] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  79 Ia 23.7188 mA
[15:11:00.263] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  81 Ia 25.3187 mA
[15:11:00.363] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  74 Ia 22.9188 mA
[15:11:00.464] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  81 Ia 25.3187 mA
[15:11:00.564] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  74 Ia 22.9188 mA
[15:11:00.665] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  81 Ia 24.5188 mA
[15:11:00.766] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  79 Ia 23.7188 mA
[15:11:00.867] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.7188 mA
[15:11:00.968] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  80 Ia 25.3187 mA
[15:11:01.069] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  73 Ia 22.9188 mA
[15:11:01.169] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  80 Ia 24.5188 mA
[15:11:01.270] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  78 Ia 23.7188 mA
[15:11:01.371] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  80 Ia 24.5188 mA
[15:11:01.471] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  78 Ia 23.7188 mA
[15:11:01.572] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  80 Ia 24.5188 mA
[15:11:01.673] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  78 Ia 23.7188 mA
[15:11:01.774] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  80 Ia 24.5188 mA
[15:11:01.875] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  78 Ia 23.7188 mA
[15:11:01.975] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  80 Ia 25.3187 mA
[15:11:02.076] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.7188 mA
[15:11:02.177] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  80 Ia 24.5188 mA
[15:11:02.278] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  78 Ia 23.7188 mA
[15:11:02.379] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  80 Ia 24.5188 mA
[15:11:02.479] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  78 Ia 23.7188 mA
[15:11:02.580] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  80 Ia 24.5188 mA
[15:11:02.681] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  78 Ia 23.7188 mA
[15:11:02.782] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  80 Ia 25.3187 mA
[15:11:02.882] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  73 Ia 22.9188 mA
[15:11:02.983] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  80 Ia 24.5188 mA
[15:11:03.083] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  78 Ia 23.7188 mA
[15:11:03.184] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  80 Ia 25.3187 mA
[15:11:03.286] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.7188 mA
[15:11:03.387] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  80 Ia 24.5188 mA
[15:11:03.488] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  78 Ia 23.7188 mA
[15:11:03.588] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  80 Ia 24.5188 mA
[15:11:03.689] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  78 Ia 22.9188 mA
[15:11:03.790] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  85 Ia 25.3187 mA
[15:11:03.890] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  78 Ia 22.9188 mA
[15:11:03.991] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  85 Ia 25.3187 mA
[15:11:04.091] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  78 Ia 22.9188 mA
[15:11:04.192] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  85 Ia 25.3187 mA
[15:11:04.293] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  78 Ia 22.9188 mA
[15:11:04.393] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  85 Ia 25.3187 mA
[15:11:04.495] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.1188 mA
[15:11:04.596] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  89 Ia 24.5188 mA
[15:11:04.697] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  87 Ia 24.5188 mA
[15:11:04.797] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  85 Ia 23.7188 mA
[15:11:04.897] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  87 Ia 24.5188 mA
[15:11:04.998] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  85 Ia 24.5188 mA
[15:11:05.099] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  83 Ia 23.7188 mA
[15:11:05.200] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  85 Ia 23.7188 mA
[15:11:05.301] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  87 Ia 25.3187 mA
[15:11:05.401] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  80 Ia 22.9188 mA
[15:11:05.503] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  87 Ia 24.5188 mA
[15:11:05.604] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  85 Ia 23.7188 mA
[15:11:05.706] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.1188 mA
[15:11:05.808] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  89 Ia 25.3187 mA
[15:11:05.909] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  82 Ia 24.5188 mA
[15:11:06.010] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  80 Ia 23.7188 mA
[15:11:06.110] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  82 Ia 23.7188 mA
[15:11:06.211] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  84 Ia 24.5188 mA
[15:11:06.312] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  82 Ia 23.7188 mA
[15:11:06.412] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  84 Ia 24.5188 mA
[15:11:06.513] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  82 Ia 23.7188 mA
[15:11:06.614] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  84 Ia 24.5188 mA
[15:11:06.714] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  82 Ia 23.7188 mA
[15:11:06.815] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  84 Ia 24.5188 mA
[15:11:06.917] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.9188 mA
[15:11:07.018] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  85 Ia 25.3187 mA
[15:11:07.118] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  78 Ia 22.9188 mA
[15:11:07.219] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  85 Ia 24.5188 mA
[15:11:07.319] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  83 Ia 24.5188 mA
[15:11:07.420] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  81 Ia 23.7188 mA
[15:11:07.520] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  83 Ia 23.7188 mA
[15:11:07.621] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  85 Ia 24.5188 mA
[15:11:07.722] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  83 Ia 24.5188 mA
[15:11:07.823] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  81 Ia 23.7188 mA
[15:11:07.924] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  83 Ia 24.5188 mA
[15:11:08.025] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  81 Ia 23.7188 mA
[15:11:08.127] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.7188 mA
[15:11:08.228] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  80 Ia 24.5188 mA
[15:11:08.328] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  78 Ia 23.7188 mA
[15:11:08.429] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  80 Ia 25.3187 mA
[15:11:08.530] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  73 Ia 22.9188 mA
[15:11:08.630] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  80 Ia 24.5188 mA
[15:11:08.731] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  78 Ia 23.7188 mA
[15:11:08.831] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  80 Ia 25.3187 mA
[15:11:08.932] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  73 Ia 22.9188 mA
[15:11:09.033] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  80 Ia 24.5188 mA
[15:11:09.134] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  78 Ia 23.7188 mA
[15:11:09.234] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  80 Ia 25.3187 mA
[15:11:09.336] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.9188 mA
[15:11:09.436] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  85 Ia 25.3187 mA
[15:11:09.537] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  78 Ia 22.9188 mA
[15:11:09.638] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  85 Ia 24.5188 mA
[15:11:09.738] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  83 Ia 24.5188 mA
[15:11:09.839] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  81 Ia 23.7188 mA
[15:11:09.940] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  83 Ia 24.5188 mA
[15:11:10.041] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  81 Ia 22.9188 mA
[15:11:10.142] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  88 Ia 25.3187 mA
[15:11:10.242] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  81 Ia 23.7188 mA
[15:11:10.343] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  83 Ia 24.5188 mA
[15:11:10.444] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  81 Ia 23.7188 mA
[15:11:10.546] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.7188 mA
[15:11:10.647] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  80 Ia 25.3187 mA
[15:11:10.748] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  73 Ia 22.9188 mA
[15:11:10.849] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  80 Ia 25.3187 mA
[15:11:10.949] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  73 Ia 22.9188 mA
[15:11:11.050] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  80 Ia 25.3187 mA
[15:11:11.151] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  73 Ia 22.9188 mA
[15:11:11.252] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  80 Ia 25.3187 mA
[15:11:11.353] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  73 Ia 22.9188 mA
[15:11:11.454] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  80 Ia 25.3187 mA
[15:11:11.554] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  73 Ia 22.9188 mA
[15:11:11.655] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  80 Ia 25.3187 mA
[15:11:11.683] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  85
[15:11:11.683] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  89
[15:11:11.683] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  81
[15:11:11.684] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  80
[15:11:11.684] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  81
[15:11:11.684] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  80
[15:11:11.684] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  79
[15:11:11.684] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  80
[15:11:11.684] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  80
[15:11:11.685] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  85
[15:11:11.685] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  85
[15:11:11.685] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  84
[15:11:11.685] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  81
[15:11:11.685] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  80
[15:11:11.685] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  81
[15:11:11.685] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  80
[15:11:13.512] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[15:11:13.512] <TB1>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  20.9  19.3  20.9  20.1  20.1  20.1  20.9  20.1  20.1  19.3  20.9  19.3  20.9
[15:11:13.547] <TB1>     INFO:    ----------------------------------------------------------------------
[15:11:13.547] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[15:11:13.547] <TB1>     INFO:    ----------------------------------------------------------------------
[15:11:13.682] <TB1>     INFO: Expecting 231680 events.
[15:11:21.726] <TB1>     INFO: 231680 events read in total (7327ms).
[15:11:21.879] <TB1>     INFO: Test took 8330ms.
[15:11:22.080] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 109 and Delta(CalDel) = 61
[15:11:22.083] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 85 and Delta(CalDel) = 62
[15:11:22.087] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 62
[15:11:22.091] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 109 and Delta(CalDel) = 61
[15:11:22.095] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 89 and Delta(CalDel) = 63
[15:11:22.098] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 95 and Delta(CalDel) = 65
[15:11:22.102] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 58
[15:11:22.106] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 88 and Delta(CalDel) = 65
[15:11:22.110] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 59
[15:11:22.114] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 98 and Delta(CalDel) = 61
[15:11:22.118] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 104 and Delta(CalDel) = 62
[15:11:22.121] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 77 and Delta(CalDel) = 63
[15:11:22.125] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 92 and Delta(CalDel) = 60
[15:11:22.128] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 106 and Delta(CalDel) = 59
[15:11:22.132] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 79 and Delta(CalDel) = 60
[15:11:22.135] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 107 and Delta(CalDel) = 62
[15:11:22.175] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:11:22.211] <TB1>     INFO:    ----------------------------------------------------------------------
[15:11:22.211] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:11:22.211] <TB1>     INFO:    ----------------------------------------------------------------------
[15:11:22.347] <TB1>     INFO: Expecting 231680 events.
[15:11:30.422] <TB1>     INFO: 231680 events read in total (7360ms).
[15:11:30.427] <TB1>     INFO: Test took 8212ms.
[15:11:30.450] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 31
[15:11:30.770] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 31
[15:11:30.774] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 31
[15:11:30.778] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 30.5
[15:11:30.781] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 32
[15:11:30.785] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 32
[15:11:30.788] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 110 +/- 30.5
[15:11:30.792] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 32
[15:11:30.795] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29
[15:11:30.799] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30
[15:11:30.802] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 30
[15:11:30.806] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31.5
[15:11:30.809] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29
[15:11:30.813] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 118 +/- 29
[15:11:30.816] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30.5
[15:11:30.820] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[15:11:30.855] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:11:30.855] <TB1>     INFO: CalDel:      114   128   128   138   136   145   110   134   115   134   135   141   119   118   128   131
[15:11:30.855] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[15:11:30.859] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C0.dat
[15:11:30.859] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C1.dat
[15:11:30.859] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C2.dat
[15:11:30.860] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C3.dat
[15:11:30.860] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C4.dat
[15:11:30.860] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C5.dat
[15:11:30.860] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C6.dat
[15:11:30.860] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C7.dat
[15:11:30.860] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C8.dat
[15:11:30.860] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C9.dat
[15:11:30.860] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C10.dat
[15:11:30.860] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C11.dat
[15:11:30.861] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C12.dat
[15:11:30.861] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C13.dat
[15:11:30.861] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C14.dat
[15:11:30.861] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters_C15.dat
[15:11:30.861] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:11:30.861] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:11:30.861] <TB1>     INFO: PixTestPretest::doTest() done, duration: 65 seconds
[15:11:30.861] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:11:30.947] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:11:30.947] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:11:30.947] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:11:30.947] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:11:30.950] <TB1>     INFO: ######################################################################
[15:11:30.950] <TB1>     INFO: PixTestTiming::doTest()
[15:11:30.950] <TB1>     INFO: ######################################################################
[15:11:30.950] <TB1>     INFO:    ----------------------------------------------------------------------
[15:11:30.950] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[15:11:30.950] <TB1>     INFO:    ----------------------------------------------------------------------
[15:11:30.950] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:11:37.731] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:11:39.004] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:11:42.278] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:11:44.551] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:11:46.824] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:11:49.097] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:11:51.370] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:11:53.643] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:12:01.562] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:12:03.835] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:12:06.108] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:12:08.381] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:12:10.654] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:12:12.927] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:12:15.200] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:12:17.474] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:12:21.252] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:12:22.772] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:12:24.290] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:12:25.811] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:12:27.518] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:12:29.037] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:12:30.556] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:12:32.076] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:12:35.382] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:12:38.406] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:12:41.057] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:12:43.703] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:12:49.639] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:12:52.476] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:12:55.124] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:12:57.773] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:13:00.234] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:13:01.754] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:13:03.281] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:13:04.801] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:13:11.307] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:13:12.827] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:13:14.347] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:13:15.868] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:13:29.572] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:13:31.845] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:13:34.118] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:13:36.391] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:13:42.909] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:13:45.183] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:13:47.456] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:13:49.729] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:13:53.320] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:13:55.593] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:13:57.866] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:14:00.139] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:14:07.594] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:14:09.867] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:14:12.141] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:14:14.414] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:14:19.599] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:14:21.872] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:14:24.145] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:14:26.418] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:14:31.887] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:14:34.161] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:14:36.433] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:14:38.707] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:14:46.153] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:14:48.425] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:14:50.699] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:14:52.972] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:14:55.245] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:14:57.518] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:14:59.791] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:15:02.064] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:15:09.601] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:15:11.875] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:15:14.152] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:15:16.425] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:15:18.698] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:15:20.972] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:15:23.246] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:15:25.519] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:15:32.868] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:15:34.387] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:15:35.907] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:15:37.426] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:15:38.946] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:15:40.464] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:15:41.984] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:15:43.503] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:16:09.999] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:16:22.402] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:16:34.892] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:16:47.317] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:16:59.714] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:17:12.094] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:17:24.487] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:17:36.902] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:18:04.961] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:18:17.385] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:18:29.692] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:18:42.088] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:19:02.366] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:19:14.602] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:19:26.903] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:19:39.206] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:19:58.658] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:20:00.931] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:20:03.205] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:20:05.479] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:20:12.262] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:20:14.535] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:20:16.808] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:20:19.081] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:20:27.932] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:20:30.205] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:20:32.478] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:20:34.751] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:20:49.825] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:20:52.100] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:20:54.373] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:20:56.646] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:21:04.368] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:21:06.641] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:21:08.914] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:21:11.187] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:21:14.024] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:21:16.298] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:21:18.571] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:21:21.229] <TB1>     INFO: TBM Phase Settings: 232
[15:21:21.229] <TB1>     INFO: 400MHz Phase: 2
[15:21:21.230] <TB1>     INFO: 160MHz Phase: 7
[15:21:21.230] <TB1>     INFO: Functional Phase Area: 3
[15:21:21.233] <TB1>     INFO: Test took 590283 ms.
[15:21:21.233] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:21:21.233] <TB1>     INFO:    ----------------------------------------------------------------------
[15:21:21.233] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[15:21:21.233] <TB1>     INFO:    ----------------------------------------------------------------------
[15:21:21.233] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:21:22.376] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:21:25.774] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:21:29.174] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:21:32.572] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:21:35.971] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:21:39.370] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:21:42.770] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:21:44.289] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:21:45.810] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:21:47.329] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:21:48.849] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:21:50.368] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:21:51.888] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:21:53.408] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:21:54.927] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:21:56.448] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:21:57.967] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:21:59.488] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:22:01.762] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:22:04.036] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:22:06.309] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:22:08.582] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:22:10.854] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:22:12.374] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:22:13.893] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:22:15.412] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:22:17.685] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:22:19.957] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:22:22.230] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:22:24.504] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:22:26.777] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:22:28.297] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:22:29.817] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:22:31.337] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:22:33.610] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:22:35.883] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:22:38.156] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:22:40.429] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:22:42.703] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:22:44.223] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:22:45.743] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:22:47.262] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:22:49.534] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:22:51.807] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:22:54.079] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:22:56.352] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:22:58.625] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:23:00.144] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:23:01.665] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:23:03.183] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:23:05.456] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:23:07.729] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:23:09.002] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:23:12.275] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:23:14.549] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:23:16.070] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:23:17.590] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:23:19.110] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:23:20.630] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:23:22.149] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:23:23.670] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:23:25.190] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:23:26.710] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:23:28.612] <TB1>     INFO: ROC Delay Settings: 228
[15:23:28.613] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[15:23:28.613] <TB1>     INFO: ROC Port 0 Delay: 4
[15:23:28.613] <TB1>     INFO: ROC Port 1 Delay: 4
[15:23:28.613] <TB1>     INFO: Functional ROC Area: 5
[15:23:28.616] <TB1>     INFO: Test took 127383 ms.
[15:23:28.616] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[15:23:28.616] <TB1>     INFO:    ----------------------------------------------------------------------
[15:23:28.616] <TB1>     INFO:    PixTestTiming::TimingTest()
[15:23:28.616] <TB1>     INFO:    ----------------------------------------------------------------------
[15:23:29.754] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4078 4078 4078 4078 4078 4078 4078 4078 e062 c000 a101 8000 4078 4078 4078 4078 4078 4079 4079 4079 e062 c000 
[15:23:29.754] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4078 4078 4078 4078 4078 4079 4079 4078 e022 c000 a102 8040 4078 4078 4078 4078 4078 4079 4079 4079 e022 c000 
[15:23:29.754] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4078 4078 4078 4078 4078 407b 4079 4078 e022 c000 a103 80b1 4078 4078 4078 4078 4078 4078 4078 4078 e022 c000 
[15:23:29.754] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:23:43.757] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:43.757] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:23:57.683] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:57.683] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:24:11.615] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:11.615] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:24:25.464] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:25.464] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:24:39.031] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:39.031] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:24:52.926] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:52.926] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:25:06.740] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:06.741] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:25:20.299] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:20.299] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:25:34.182] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:34.182] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:25:48.007] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:48.390] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:48.403] <TB1>     INFO: Decoding statistics:
[15:25:48.403] <TB1>     INFO:   General information:
[15:25:48.403] <TB1>     INFO: 	 16bit words read:         240000000
[15:25:48.403] <TB1>     INFO: 	 valid events total:       20000000
[15:25:48.403] <TB1>     INFO: 	 empty events:             20000000
[15:25:48.403] <TB1>     INFO: 	 valid events with pixels: 0
[15:25:48.403] <TB1>     INFO: 	 valid pixel hits:         0
[15:25:48.403] <TB1>     INFO:   Event errors: 	           0
[15:25:48.403] <TB1>     INFO: 	 start marker:             0
[15:25:48.403] <TB1>     INFO: 	 stop marker:              0
[15:25:48.403] <TB1>     INFO: 	 overflow:                 0
[15:25:48.403] <TB1>     INFO: 	 invalid 5bit words:       0
[15:25:48.403] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[15:25:48.403] <TB1>     INFO:   TBM errors: 		           0
[15:25:48.403] <TB1>     INFO: 	 flawed TBM headers:       0
[15:25:48.403] <TB1>     INFO: 	 flawed TBM trailers:      0
[15:25:48.403] <TB1>     INFO: 	 event ID mismatches:      0
[15:25:48.403] <TB1>     INFO:   ROC errors: 		           0
[15:25:48.403] <TB1>     INFO: 	 missing ROC header(s):    0
[15:25:48.403] <TB1>     INFO: 	 misplaced readback start: 0
[15:25:48.403] <TB1>     INFO:   Pixel decoding errors:	   0
[15:25:48.403] <TB1>     INFO: 	 pixel data incomplete:    0
[15:25:48.403] <TB1>     INFO: 	 pixel address:            0
[15:25:48.403] <TB1>     INFO: 	 pulse height fill bit:    0
[15:25:48.403] <TB1>     INFO: 	 buffer corruption:        0
[15:25:48.403] <TB1>     INFO:    ----------------------------------------------------------------------
[15:25:48.404] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:25:48.404] <TB1>     INFO:    ----------------------------------------------------------------------
[15:25:48.404] <TB1>     INFO:    ----------------------------------------------------------------------
[15:25:48.404] <TB1>     INFO:    Read back bit status: 1
[15:25:48.404] <TB1>     INFO:    ----------------------------------------------------------------------
[15:25:48.404] <TB1>     INFO:    ----------------------------------------------------------------------
[15:25:48.404] <TB1>     INFO:    Timings are good!
[15:25:48.404] <TB1>     INFO:    ----------------------------------------------------------------------
[15:25:48.404] <TB1>     INFO: Test took 139788 ms.
[15:25:48.404] <TB1>     INFO: PixTestTiming::TimingTest() done.
[15:25:48.404] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:25:48.404] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:25:48.404] <TB1>     INFO: PixTestTiming::doTest took 857457 ms.
[15:25:48.404] <TB1>     INFO: PixTestTiming::doTest() done
[15:25:48.404] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:25:48.404] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[15:25:48.404] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[15:25:48.404] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[15:25:48.404] <TB1>     INFO: Write out ROCDelayScan3_V0
[15:25:48.405] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[15:25:48.405] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:25:48.757] <TB1>     INFO: ######################################################################
[15:25:48.757] <TB1>     INFO: PixTestAlive::doTest()
[15:25:48.757] <TB1>     INFO: ######################################################################
[15:25:48.760] <TB1>     INFO:    ----------------------------------------------------------------------
[15:25:48.760] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:25:48.760] <TB1>     INFO:    ----------------------------------------------------------------------
[15:25:48.761] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:25:49.104] <TB1>     INFO: Expecting 41600 events.
[15:25:53.185] <TB1>     INFO: 41600 events read in total (3366ms).
[15:25:53.185] <TB1>     INFO: Test took 4424ms.
[15:25:53.193] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:53.193] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:25:53.193] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:25:53.567] <TB1>     INFO: PixTestAlive::aliveTest() done
[15:25:53.567] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[15:25:53.567] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[15:25:53.570] <TB1>     INFO:    ----------------------------------------------------------------------
[15:25:53.570] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:25:53.570] <TB1>     INFO:    ----------------------------------------------------------------------
[15:25:53.571] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:25:53.916] <TB1>     INFO: Expecting 41600 events.
[15:25:56.876] <TB1>     INFO: 41600 events read in total (2246ms).
[15:25:56.877] <TB1>     INFO: Test took 3306ms.
[15:25:56.877] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:56.877] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:25:56.877] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:25:56.877] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:25:57.282] <TB1>     INFO: PixTestAlive::maskTest() done
[15:25:57.282] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:25:57.285] <TB1>     INFO:    ----------------------------------------------------------------------
[15:25:57.285] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:25:57.285] <TB1>     INFO:    ----------------------------------------------------------------------
[15:25:57.286] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:25:57.631] <TB1>     INFO: Expecting 41600 events.
[15:26:01.686] <TB1>     INFO: 41600 events read in total (3340ms).
[15:26:01.686] <TB1>     INFO: Test took 4400ms.
[15:26:01.695] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:01.695] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:26:01.695] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:26:02.069] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[15:26:02.069] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:26:02.069] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:26:02.069] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[15:26:02.078] <TB1>     INFO: ######################################################################
[15:26:02.078] <TB1>     INFO: PixTestTrim::doTest()
[15:26:02.078] <TB1>     INFO: ######################################################################
[15:26:02.081] <TB1>     INFO:    ----------------------------------------------------------------------
[15:26:02.081] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:26:02.081] <TB1>     INFO:    ----------------------------------------------------------------------
[15:26:02.161] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:26:02.162] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:26:02.174] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:26:02.174] <TB1>     INFO:     run 1 of 1
[15:26:02.175] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:26:02.522] <TB1>     INFO: Expecting 5025280 events.
[15:26:47.517] <TB1>     INFO: 1424128 events read in total (44280ms).
[15:27:31.542] <TB1>     INFO: 2835992 events read in total (88305ms).
[15:28:15.470] <TB1>     INFO: 4260328 events read in total (132233ms).
[15:28:39.372] <TB1>     INFO: 5025280 events read in total (156135ms).
[15:28:39.408] <TB1>     INFO: Test took 157233ms.
[15:28:39.462] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:28:39.561] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:28:40.997] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:28:42.340] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:28:43.674] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:28:45.103] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:28:46.443] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:28:47.830] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:28:49.219] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:28:50.595] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:28:51.989] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:28:53.340] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:28:54.675] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:28:56.006] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:28:57.407] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:28:58.845] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:29:00.171] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:29:01.567] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 301379584
[15:29:01.570] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.669 minThrLimit = 101.647 minThrNLimit = 124.221 -> result = 101.669 -> 101
[15:29:01.570] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.7426 minThrLimit = 95.684 minThrNLimit = 113.266 -> result = 95.7426 -> 95
[15:29:01.571] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.0491 minThrLimit = 93.9989 minThrNLimit = 113.217 -> result = 94.0491 -> 94
[15:29:01.571] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.216 minThrLimit = 102.164 minThrNLimit = 126.73 -> result = 102.216 -> 102
[15:29:01.571] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.5 minThrLimit = 89.4567 minThrNLimit = 111.997 -> result = 89.5 -> 89
[15:29:01.572] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.318 minThrLimit = 101.316 minThrNLimit = 121.569 -> result = 101.318 -> 101
[15:29:01.572] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.2131 minThrLimit = 93.1617 minThrNLimit = 116.961 -> result = 93.2131 -> 93
[15:29:01.573] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.135 minThrLimit = 103.118 minThrNLimit = 122.185 -> result = 103.135 -> 103
[15:29:01.573] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.5114 minThrLimit = 99.4771 minThrNLimit = 123.225 -> result = 99.5114 -> 99
[15:29:01.573] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.4334 minThrLimit = 95.4269 minThrNLimit = 115.997 -> result = 95.4334 -> 95
[15:29:01.574] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2001 minThrLimit = 88.1527 minThrNLimit = 108.516 -> result = 88.2001 -> 88
[15:29:01.574] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.4335 minThrLimit = 90.4282 minThrNLimit = 108.153 -> result = 90.4335 -> 90
[15:29:01.575] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.241 minThrLimit = 101.24 minThrNLimit = 123.974 -> result = 101.241 -> 101
[15:29:01.575] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 107.868 minThrLimit = 107.858 minThrNLimit = 133.894 -> result = 107.868 -> 107
[15:29:01.575] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.5553 minThrLimit = 91.5481 minThrNLimit = 109.308 -> result = 91.5553 -> 91
[15:29:01.576] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.83 minThrLimit = 102.807 minThrNLimit = 123.429 -> result = 102.83 -> 102
[15:29:01.576] <TB1>     INFO: ROC 0 VthrComp = 101
[15:29:01.576] <TB1>     INFO: ROC 1 VthrComp = 95
[15:29:01.576] <TB1>     INFO: ROC 2 VthrComp = 94
[15:29:01.576] <TB1>     INFO: ROC 3 VthrComp = 102
[15:29:01.576] <TB1>     INFO: ROC 4 VthrComp = 89
[15:29:01.576] <TB1>     INFO: ROC 5 VthrComp = 101
[15:29:01.586] <TB1>     INFO: ROC 6 VthrComp = 93
[15:29:01.586] <TB1>     INFO: ROC 7 VthrComp = 103
[15:29:01.586] <TB1>     INFO: ROC 8 VthrComp = 99
[15:29:01.586] <TB1>     INFO: ROC 9 VthrComp = 95
[15:29:01.586] <TB1>     INFO: ROC 10 VthrComp = 88
[15:29:01.587] <TB1>     INFO: ROC 11 VthrComp = 90
[15:29:01.587] <TB1>     INFO: ROC 12 VthrComp = 101
[15:29:01.587] <TB1>     INFO: ROC 13 VthrComp = 107
[15:29:01.587] <TB1>     INFO: ROC 14 VthrComp = 91
[15:29:01.588] <TB1>     INFO: ROC 15 VthrComp = 102
[15:29:01.588] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:29:01.588] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:29:01.601] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:29:01.601] <TB1>     INFO:     run 1 of 1
[15:29:01.601] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:29:01.951] <TB1>     INFO: Expecting 5025280 events.
[15:29:37.740] <TB1>     INFO: 889464 events read in total (35074ms).
[15:30:12.861] <TB1>     INFO: 1777304 events read in total (70195ms).
[15:30:47.986] <TB1>     INFO: 2663936 events read in total (105320ms).
[15:31:22.812] <TB1>     INFO: 3541320 events read in total (140146ms).
[15:31:57.594] <TB1>     INFO: 4414312 events read in total (174928ms).
[15:32:21.001] <TB1>     INFO: 5025280 events read in total (199335ms).
[15:32:22.066] <TB1>     INFO: Test took 200465ms.
[15:32:22.239] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:22.589] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:32:24.274] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:32:25.963] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:32:27.644] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:32:29.341] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:32:30.002] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:32:32.699] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:32:34.391] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:32:36.096] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:32:37.809] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:32:39.494] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:32:41.127] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:32:42.768] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:32:44.383] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:32:45.996] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:32:47.609] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:32:49.222] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 292155392
[15:32:49.227] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.2039 for pixel 19/77 mean/min/max = 45.7798/32.321/59.2387
[15:32:49.227] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.0478 for pixel 3/20 mean/min/max = 46.2465/33.2576/59.2354
[15:32:49.228] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 60.4038 for pixel 6/0 mean/min/max = 46.1847/31.6869/60.6824
[15:32:49.228] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 61.4269 for pixel 22/7 mean/min/max = 46.6519/31.8592/61.4446
[15:32:49.228] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.8095 for pixel 4/1 mean/min/max = 45.7436/33.5897/57.8974
[15:32:49.229] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 60.4369 for pixel 1/13 mean/min/max = 46.5788/32.594/60.5637
[15:32:49.229] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 60.4268 for pixel 0/40 mean/min/max = 46.5513/32.4622/60.6403
[15:32:49.229] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.8405 for pixel 25/1 mean/min/max = 44.7782/31.6351/57.9213
[15:32:49.230] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.5564 for pixel 51/69 mean/min/max = 43.7673/31.9229/55.6117
[15:32:49.230] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.8777 for pixel 28/8 mean/min/max = 45.5282/33.1171/57.9393
[15:32:49.230] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.4336 for pixel 0/2 mean/min/max = 46.2038/33.9479/58.4597
[15:32:49.231] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 64.8547 for pixel 0/5 mean/min/max = 48.6807/32.3334/65.028
[15:32:49.231] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.6244 for pixel 17/79 mean/min/max = 43.6068/31.5395/55.674
[15:32:49.231] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.0399 for pixel 29/1 mean/min/max = 46.7973/35.5038/58.0908
[15:32:49.232] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 60.6819 for pixel 4/26 mean/min/max = 47.0107/33.2491/60.7723
[15:32:49.232] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.1549 for pixel 3/2 mean/min/max = 45.0771/32.5903/57.564
[15:32:49.232] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:49.364] <TB1>     INFO: Expecting 411648 events.
[15:32:56.977] <TB1>     INFO: 411648 events read in total (6898ms).
[15:32:56.983] <TB1>     INFO: Expecting 411648 events.
[15:33:04.529] <TB1>     INFO: 411648 events read in total (6880ms).
[15:33:04.537] <TB1>     INFO: Expecting 411648 events.
[15:33:12.122] <TB1>     INFO: 411648 events read in total (6916ms).
[15:33:12.133] <TB1>     INFO: Expecting 411648 events.
[15:33:19.727] <TB1>     INFO: 411648 events read in total (6929ms).
[15:33:19.741] <TB1>     INFO: Expecting 411648 events.
[15:33:27.131] <TB1>     INFO: 411648 events read in total (6733ms).
[15:33:27.151] <TB1>     INFO: Expecting 411648 events.
[15:33:34.705] <TB1>     INFO: 411648 events read in total (6928ms).
[15:33:34.724] <TB1>     INFO: Expecting 411648 events.
[15:33:42.277] <TB1>     INFO: 411648 events read in total (6900ms).
[15:33:42.299] <TB1>     INFO: Expecting 411648 events.
[15:33:49.907] <TB1>     INFO: 411648 events read in total (6957ms).
[15:33:49.930] <TB1>     INFO: Expecting 411648 events.
[15:33:57.537] <TB1>     INFO: 411648 events read in total (6953ms).
[15:33:57.564] <TB1>     INFO: Expecting 411648 events.
[15:34:04.934] <TB1>     INFO: 411648 events read in total (6720ms).
[15:34:04.961] <TB1>     INFO: Expecting 411648 events.
[15:34:12.330] <TB1>     INFO: 411648 events read in total (6719ms).
[15:34:12.359] <TB1>     INFO: Expecting 411648 events.
[15:34:19.874] <TB1>     INFO: 411648 events read in total (6866ms).
[15:34:19.906] <TB1>     INFO: Expecting 411648 events.
[15:34:27.383] <TB1>     INFO: 411648 events read in total (6834ms).
[15:34:27.417] <TB1>     INFO: Expecting 411648 events.
[15:34:34.924] <TB1>     INFO: 411648 events read in total (6865ms).
[15:34:34.965] <TB1>     INFO: Expecting 411648 events.
[15:34:42.293] <TB1>     INFO: 411648 events read in total (6697ms).
[15:34:42.331] <TB1>     INFO: Expecting 411648 events.
[15:34:49.673] <TB1>     INFO: 411648 events read in total (6704ms).
[15:34:49.716] <TB1>     INFO: Test took 120484ms.
[15:34:50.208] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3995 < 35 for itrim+1 = 113; old thr = 34.8877 ... break
[15:34:50.237] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2006 < 35 for itrim+1 = 100; old thr = 34.8796 ... break
[15:34:50.266] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0091 < 35 for itrim = 106; old thr = 34.464 ... break
[15:34:50.304] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3586 < 35 for itrim = 127; old thr = 34.0887 ... break
[15:34:50.335] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.353 < 35 for itrim = 96; old thr = 34.2649 ... break
[15:34:50.367] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0844 < 35 for itrim = 115; old thr = 34.2997 ... break
[15:34:50.400] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2545 < 35 for itrim = 102; old thr = 34.3817 ... break
[15:34:50.430] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8322 < 35 for itrim+1 = 92; old thr = 34.7099 ... break
[15:34:50.457] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1286 < 35 for itrim = 92; old thr = 33.8958 ... break
[15:34:50.489] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4283 < 35 for itrim+1 = 99; old thr = 34.9626 ... break
[15:34:50.519] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6377 < 35 for itrim = 99; old thr = 33.834 ... break
[15:34:50.545] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0596 < 35 for itrim+1 = 119; old thr = 34.3198 ... break
[15:34:50.577] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0093 < 35 for itrim = 91; old thr = 33.6075 ... break
[15:34:50.617] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1651 < 35 for itrim = 110; old thr = 34.3638 ... break
[15:34:50.643] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.304 < 35 for itrim+1 = 107; old thr = 34.7779 ... break
[15:34:50.676] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.47 < 35 for itrim = 98; old thr = 34.2117 ... break
[15:34:50.751] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:34:50.761] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:34:50.762] <TB1>     INFO:     run 1 of 1
[15:34:50.762] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:34:51.108] <TB1>     INFO: Expecting 5025280 events.
[15:35:26.555] <TB1>     INFO: 871672 events read in total (34732ms).
[15:36:01.261] <TB1>     INFO: 1741144 events read in total (69438ms).
[15:36:36.063] <TB1>     INFO: 2610064 events read in total (104240ms).
[15:37:10.526] <TB1>     INFO: 3468456 events read in total (138703ms).
[15:37:45.263] <TB1>     INFO: 4322152 events read in total (173441ms).
[15:38:13.544] <TB1>     INFO: 5025280 events read in total (201721ms).
[15:38:13.619] <TB1>     INFO: Test took 202857ms.
[15:38:13.792] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:38:14.168] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:38:15.812] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:38:17.467] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:38:19.101] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:38:20.691] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:38:22.251] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:38:23.850] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:38:25.426] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:38:27.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:38:28.578] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:38:30.169] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:38:31.743] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:38:33.350] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:38:34.944] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:38:36.541] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:38:38.144] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:38:39.745] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 424763392
[15:38:39.746] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.586654 .. 51.037530
[15:38:39.820] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 61 (-1/-1) hits flags = 528 (plus default)
[15:38:39.830] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:38:39.830] <TB1>     INFO:     run 1 of 1
[15:38:39.831] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:38:40.173] <TB1>     INFO: Expecting 1763840 events.
[15:39:20.642] <TB1>     INFO: 1088416 events read in total (39747ms).
[15:39:45.015] <TB1>     INFO: 1763840 events read in total (64120ms).
[15:39:45.036] <TB1>     INFO: Test took 65205ms.
[15:39:45.079] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:45.168] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:39:46.217] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:39:47.264] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:39:48.308] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:39:49.355] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:39:50.402] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:39:51.448] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:39:52.497] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:39:53.545] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:39:54.600] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:39:55.657] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:39:56.678] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:39:57.678] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:39:58.693] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:39:59.703] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:40:00.707] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:40:01.717] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296124416
[15:40:01.798] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.341927 .. 45.609217
[15:40:01.875] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:40:01.886] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:40:01.886] <TB1>     INFO:     run 1 of 1
[15:40:01.886] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:40:02.235] <TB1>     INFO: Expecting 1697280 events.
[15:40:43.715] <TB1>     INFO: 1167624 events read in total (40765ms).
[15:41:03.663] <TB1>     INFO: 1697280 events read in total (60713ms).
[15:41:03.680] <TB1>     INFO: Test took 61794ms.
[15:41:03.718] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:41:03.798] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:41:04.889] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:41:05.963] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:41:07.283] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:41:08.461] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:41:09.458] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:41:10.458] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:41:11.462] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:41:12.470] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:41:13.466] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:41:14.459] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:41:15.454] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:41:16.440] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:41:17.430] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:41:18.416] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:41:19.400] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:41:20.394] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256446464
[15:41:20.475] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.725835 .. 42.743697
[15:41:20.549] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 52 (-1/-1) hits flags = 528 (plus default)
[15:41:20.559] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:41:20.559] <TB1>     INFO:     run 1 of 1
[15:41:20.559] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:41:20.902] <TB1>     INFO: Expecting 1397760 events.
[15:42:01.980] <TB1>     INFO: 1154216 events read in total (40363ms).
[15:42:11.264] <TB1>     INFO: 1397760 events read in total (49647ms).
[15:42:11.276] <TB1>     INFO: Test took 50717ms.
[15:42:11.313] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:42:11.417] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:42:12.441] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:42:13.441] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:42:14.729] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:42:15.663] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:42:16.594] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:42:17.524] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:42:18.457] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:42:19.385] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:42:20.320] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:42:21.249] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:42:22.185] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:42:23.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:42:24.042] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:42:24.976] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:42:25.906] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:42:26.843] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 302587904
[15:42:26.923] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.075925 .. 42.680943
[15:42:26.997] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 52 (-1/-1) hits flags = 528 (plus default)
[15:42:27.007] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:42:27.007] <TB1>     INFO:     run 1 of 1
[15:42:27.007] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:42:27.349] <TB1>     INFO: Expecting 1264640 events.
[15:43:08.279] <TB1>     INFO: 1115112 events read in total (40215ms).
[15:43:13.817] <TB1>     INFO: 1264640 events read in total (45753ms).
[15:43:13.827] <TB1>     INFO: Test took 46820ms.
[15:43:13.856] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:43:13.921] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:43:14.883] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:43:15.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:43:16.804] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:43:17.763] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:43:18.730] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:43:19.689] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:43:20.652] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:43:21.614] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:43:22.581] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:43:23.545] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:43:24.505] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:43:25.468] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:43:26.437] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:43:27.402] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:43:28.361] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:43:29.340] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 285167616
[15:43:29.424] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:43:29.424] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:43:29.434] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:43:29.434] <TB1>     INFO:     run 1 of 1
[15:43:29.434] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:43:29.777] <TB1>     INFO: Expecting 1364480 events.
[15:44:09.543] <TB1>     INFO: 1075416 events read in total (39052ms).
[15:44:20.498] <TB1>     INFO: 1364480 events read in total (50007ms).
[15:44:20.511] <TB1>     INFO: Test took 51077ms.
[15:44:20.552] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:44:20.627] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:44:21.656] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:44:22.683] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:44:23.738] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:44:24.782] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:44:25.795] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:44:26.780] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:44:27.760] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:44:28.812] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:44:29.857] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:44:30.875] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:44:31.894] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:44:32.937] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:44:33.982] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:44:35.151] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:44:36.462] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:44:37.888] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 247517184
[15:44:37.926] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C0.dat
[15:44:37.926] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C1.dat
[15:44:37.926] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C2.dat
[15:44:37.926] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C3.dat
[15:44:37.926] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C4.dat
[15:44:37.926] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C5.dat
[15:44:37.927] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C6.dat
[15:44:37.927] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C7.dat
[15:44:37.927] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C8.dat
[15:44:37.927] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C9.dat
[15:44:37.927] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C10.dat
[15:44:37.927] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C11.dat
[15:44:37.927] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C12.dat
[15:44:37.927] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C13.dat
[15:44:37.927] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C14.dat
[15:44:37.927] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C15.dat
[15:44:37.928] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C0.dat
[15:44:37.935] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C1.dat
[15:44:37.943] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C2.dat
[15:44:37.951] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C3.dat
[15:44:37.959] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C4.dat
[15:44:37.966] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C5.dat
[15:44:37.973] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C6.dat
[15:44:37.980] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C7.dat
[15:44:37.987] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C8.dat
[15:44:37.994] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C9.dat
[15:44:37.002] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C10.dat
[15:44:38.009] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C11.dat
[15:44:38.016] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C12.dat
[15:44:38.024] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C13.dat
[15:44:38.031] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C14.dat
[15:44:38.038] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//trimParameters35_C15.dat
[15:44:38.046] <TB1>     INFO: PixTestTrim::trimTest() done
[15:44:38.046] <TB1>     INFO: vtrim:     113 100 106 127  96 115 102  92  92  99  99 119  91 110 107  98 
[15:44:38.046] <TB1>     INFO: vthrcomp:  101  95  94 102  89 101  93 103  99  95  88  90 101 107  91 102 
[15:44:38.046] <TB1>     INFO: vcal mean:  34.98  34.99  34.98  34.98  34.99  34.95  34.98  34.93  34.93  34.97  34.99  34.97  34.91  34.99  34.99  34.94 
[15:44:38.046] <TB1>     INFO: vcal RMS:    0.90   0.89   0.86   0.88   0.77   0.88   0.83   0.88   0.97   0.84   0.83   0.93   0.87   0.80   0.87   0.85 
[15:44:38.046] <TB1>     INFO: bits mean:  10.14   9.37   9.32   9.55   9.06   9.51   8.89   9.91  10.03   9.63   9.00   9.12   9.98   8.16   9.39   9.65 
[15:44:38.046] <TB1>     INFO: bits RMS:    2.37   2.57   2.78   2.62   2.65   2.58   2.87   2.61   2.61   2.54   2.64   2.64   2.69   2.68   2.50   2.62 
[15:44:38.057] <TB1>     INFO:    ----------------------------------------------------------------------
[15:44:38.057] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:44:38.058] <TB1>     INFO:    ----------------------------------------------------------------------
[15:44:38.060] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:44:38.061] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:44:38.073] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:44:38.073] <TB1>     INFO:     run 1 of 1
[15:44:38.074] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:44:38.430] <TB1>     INFO: Expecting 4160000 events.
[15:45:25.427] <TB1>     INFO: 1184265 events read in total (46282ms).
[15:46:10.944] <TB1>     INFO: 2355935 events read in total (91799ms).
[15:46:57.191] <TB1>     INFO: 3514625 events read in total (138046ms).
[15:47:23.102] <TB1>     INFO: 4160000 events read in total (163957ms).
[15:47:23.172] <TB1>     INFO: Test took 165098ms.
[15:47:23.295] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:47:23.531] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:47:25.461] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:47:27.399] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:47:29.330] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:47:31.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:47:33.186] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:47:35.111] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:47:37.036] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:47:38.951] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:47:40.898] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:47:42.836] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:47:44.759] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:47:46.711] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:47:48.648] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:47:50.562] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:47:52.511] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:47:54.429] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306241536
[15:47:54.431] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:47:54.506] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:47:54.506] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[15:47:54.517] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:47:54.517] <TB1>     INFO:     run 1 of 1
[15:47:54.517] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:47:54.860] <TB1>     INFO: Expecting 3473600 events.
[15:48:43.245] <TB1>     INFO: 1254940 events read in total (47670ms).
[15:49:30.013] <TB1>     INFO: 2489120 events read in total (94438ms).
[15:50:08.546] <TB1>     INFO: 3473600 events read in total (132971ms).
[15:50:08.594] <TB1>     INFO: Test took 134077ms.
[15:50:08.679] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:50:08.839] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:50:10.545] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:50:12.252] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:50:13.967] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:50:15.657] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:50:17.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:50:19.132] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:50:20.878] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:50:22.593] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:50:24.328] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:50:26.073] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:50:27.866] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:50:29.611] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:50:31.372] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:50:33.025] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:50:34.694] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:50:36.361] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 295186432
[15:50:36.362] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:50:36.435] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:50:36.435] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[15:50:36.445] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:50:36.445] <TB1>     INFO:     run 1 of 1
[15:50:36.445] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:50:36.789] <TB1>     INFO: Expecting 3203200 events.
[15:51:28.061] <TB1>     INFO: 1327110 events read in total (50558ms).
[15:52:16.719] <TB1>     INFO: 2625645 events read in total (99216ms).
[15:52:39.255] <TB1>     INFO: 3203200 events read in total (121752ms).
[15:52:39.293] <TB1>     INFO: Test took 122848ms.
[15:52:39.365] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:39.491] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:52:41.046] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:52:42.618] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:52:44.179] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:52:45.707] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:52:47.321] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:52:48.880] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:52:50.459] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:52:51.989] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:52:53.557] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:52:55.121] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:52:56.727] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:52:58.306] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:52:59.867] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:53:01.401] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:53:02.964] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:53:04.524] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303923200
[15:53:04.524] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:53:04.598] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:53:04.599] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[15:53:04.610] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:53:04.610] <TB1>     INFO:     run 1 of 1
[15:53:04.610] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:53:04.953] <TB1>     INFO: Expecting 3224000 events.
[15:53:54.519] <TB1>     INFO: 1320010 events read in total (48851ms).
[15:54:43.832] <TB1>     INFO: 2612205 events read in total (98164ms).
[15:55:07.516] <TB1>     INFO: 3224000 events read in total (121848ms).
[15:55:07.557] <TB1>     INFO: Test took 122948ms.
[15:55:07.626] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:55:07.753] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:55:09.311] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:55:10.886] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:55:12.462] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:55:14.010] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:55:15.632] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:55:17.196] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:55:18.786] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:55:20.341] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:55:21.919] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:55:23.491] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:55:25.099] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:55:26.673] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:55:28.241] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:55:29.782] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:55:31.364] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:55:32.943] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 319369216
[15:55:32.944] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:55:33.018] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:55:33.018] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[15:55:33.029] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:55:33.029] <TB1>     INFO:     run 1 of 1
[15:55:33.029] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:55:33.402] <TB1>     INFO: Expecting 3224000 events.
[15:56:24.059] <TB1>     INFO: 1319815 events read in total (49942ms).
[15:57:13.433] <TB1>     INFO: 2611730 events read in total (99316ms).
[15:57:37.236] <TB1>     INFO: 3224000 events read in total (123119ms).
[15:57:37.275] <TB1>     INFO: Test took 124246ms.
[15:57:37.345] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:57:37.473] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:57:39.039] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:57:40.624] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:57:42.196] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:57:43.742] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:57:45.360] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:57:46.923] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:57:48.511] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:57:50.064] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:57:51.636] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:57:53.205] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:57:54.816] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:57:56.411] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:57:57.986] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:57:59.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:58:01.109] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:58:02.680] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 288145408
[15:58:02.681] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 11.0573, thr difference RMS: 1.34125
[15:58:02.681] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.91891, thr difference RMS: 1.52091
[15:58:02.681] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.21623, thr difference RMS: 1.4872
[15:58:02.682] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.34304, thr difference RMS: 1.33082
[15:58:02.682] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.0493, thr difference RMS: 1.42256
[15:58:02.682] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.1375, thr difference RMS: 1.23011
[15:58:02.682] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.64928, thr difference RMS: 1.60108
[15:58:02.683] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 11.254, thr difference RMS: 1.16043
[15:58:02.683] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.75768, thr difference RMS: 1.76469
[15:58:02.683] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.29291, thr difference RMS: 1.88129
[15:58:02.683] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.79811, thr difference RMS: 1.56043
[15:58:02.683] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.8297, thr difference RMS: 1.80862
[15:58:02.684] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.0812, thr difference RMS: 1.51498
[15:58:02.684] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.84269, thr difference RMS: 1.20886
[15:58:02.684] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.84978, thr difference RMS: 1.54582
[15:58:02.684] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.4364, thr difference RMS: 1.27393
[15:58:02.684] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 11.0773, thr difference RMS: 1.33082
[15:58:02.685] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.01, thr difference RMS: 1.5262
[15:58:02.685] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.20202, thr difference RMS: 1.46453
[15:58:02.685] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.17002, thr difference RMS: 1.31627
[15:58:02.685] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.03723, thr difference RMS: 1.43059
[15:58:02.685] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.1729, thr difference RMS: 1.21541
[15:58:02.686] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.67302, thr difference RMS: 1.62174
[15:58:02.686] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 11.3076, thr difference RMS: 1.17134
[15:58:02.686] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.69669, thr difference RMS: 1.78105
[15:58:02.686] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.27894, thr difference RMS: 1.83831
[15:58:02.686] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.73899, thr difference RMS: 1.56861
[15:58:02.687] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.84904, thr difference RMS: 1.80458
[15:58:02.687] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.0777, thr difference RMS: 1.49284
[15:58:02.687] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.78432, thr difference RMS: 1.2104
[15:58:02.687] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.84054, thr difference RMS: 1.5566
[15:58:02.687] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.4723, thr difference RMS: 1.25893
[15:58:02.688] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 11.1373, thr difference RMS: 1.328
[15:58:02.688] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.1017, thr difference RMS: 1.50567
[15:58:02.688] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.27755, thr difference RMS: 1.47612
[15:58:02.688] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.12676, thr difference RMS: 1.3137
[15:58:02.688] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.13691, thr difference RMS: 1.40458
[15:58:02.689] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.1759, thr difference RMS: 1.22058
[15:58:02.689] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.72105, thr difference RMS: 1.59326
[15:58:02.689] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 11.4827, thr difference RMS: 1.17745
[15:58:02.689] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.8143, thr difference RMS: 1.75518
[15:58:02.689] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.41233, thr difference RMS: 1.87121
[15:58:02.689] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.74798, thr difference RMS: 1.57742
[15:58:02.690] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.92915, thr difference RMS: 1.79862
[15:58:02.690] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.1407, thr difference RMS: 1.53348
[15:58:02.690] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.80531, thr difference RMS: 1.17957
[15:58:02.690] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.95232, thr difference RMS: 1.57114
[15:58:02.690] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.6657, thr difference RMS: 1.27855
[15:58:02.691] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 11.305, thr difference RMS: 1.33017
[15:58:02.691] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.1998, thr difference RMS: 1.50251
[15:58:02.691] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.33622, thr difference RMS: 1.4751
[15:58:02.691] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.02794, thr difference RMS: 1.31508
[15:58:02.691] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.23746, thr difference RMS: 1.40074
[15:58:02.692] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.235, thr difference RMS: 1.21931
[15:58:02.692] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.79587, thr difference RMS: 1.58738
[15:58:02.692] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 11.6128, thr difference RMS: 1.15533
[15:58:02.692] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.88116, thr difference RMS: 1.78178
[15:58:02.692] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.3934, thr difference RMS: 1.87985
[15:58:02.693] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.6414, thr difference RMS: 1.55476
[15:58:02.693] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.88242, thr difference RMS: 1.81366
[15:58:02.693] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.1532, thr difference RMS: 1.49671
[15:58:02.693] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.8042, thr difference RMS: 1.18549
[15:58:02.693] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.0642, thr difference RMS: 1.54118
[15:58:02.694] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.8332, thr difference RMS: 1.24438
[15:58:02.801] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[15:58:02.804] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1920 seconds
[15:58:02.804] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:58:03.509] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:58:03.509] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:58:03.511] <TB1>     INFO: ######################################################################
[15:58:03.511] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[15:58:03.511] <TB1>     INFO: ######################################################################
[15:58:03.512] <TB1>     INFO:    ----------------------------------------------------------------------
[15:58:03.512] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:58:03.512] <TB1>     INFO:    ----------------------------------------------------------------------
[15:58:03.512] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:58:03.523] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:58:03.523] <TB1>     INFO:     run 1 of 1
[15:58:03.523] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:58:03.872] <TB1>     INFO: Expecting 59072000 events.
[15:58:32.190] <TB1>     INFO: 1073200 events read in total (27604ms).
[15:59:00.083] <TB1>     INFO: 2141200 events read in total (55497ms).
[15:59:27.850] <TB1>     INFO: 3210800 events read in total (83264ms).
[15:59:56.112] <TB1>     INFO: 4282800 events read in total (111526ms).
[16:00:24.342] <TB1>     INFO: 5351200 events read in total (139756ms).
[16:00:52.379] <TB1>     INFO: 6421600 events read in total (167793ms).
[16:01:20.408] <TB1>     INFO: 7492200 events read in total (195822ms).
[16:01:48.433] <TB1>     INFO: 8561200 events read in total (223847ms).
[16:02:18.229] <TB1>     INFO: 9634000 events read in total (253643ms).
[16:02:47.361] <TB1>     INFO: 10702600 events read in total (282775ms).
[16:03:15.657] <TB1>     INFO: 11771200 events read in total (311071ms).
[16:03:43.977] <TB1>     INFO: 12843800 events read in total (339391ms).
[16:04:12.078] <TB1>     INFO: 13912400 events read in total (367492ms).
[16:04:40.377] <TB1>     INFO: 14981200 events read in total (395791ms).
[16:05:08.529] <TB1>     INFO: 16053800 events read in total (423943ms).
[16:05:36.660] <TB1>     INFO: 17122200 events read in total (452074ms).
[16:06:04.891] <TB1>     INFO: 18191600 events read in total (480305ms).
[16:06:33.067] <TB1>     INFO: 19263600 events read in total (508481ms).
[16:07:01.199] <TB1>     INFO: 20332400 events read in total (536613ms).
[16:07:29.418] <TB1>     INFO: 21403000 events read in total (564832ms).
[16:07:57.631] <TB1>     INFO: 22473800 events read in total (593045ms).
[16:08:25.704] <TB1>     INFO: 23542000 events read in total (621118ms).
[16:08:53.973] <TB1>     INFO: 24612800 events read in total (649387ms).
[16:09:22.191] <TB1>     INFO: 25683200 events read in total (677605ms).
[16:09:50.475] <TB1>     INFO: 26752200 events read in total (705889ms).
[16:10:18.648] <TB1>     INFO: 27824600 events read in total (734062ms).
[16:10:46.797] <TB1>     INFO: 28893400 events read in total (762211ms).
[16:11:15.078] <TB1>     INFO: 29962200 events read in total (790492ms).
[16:11:43.294] <TB1>     INFO: 31034600 events read in total (818708ms).
[16:12:11.483] <TB1>     INFO: 32103200 events read in total (846897ms).
[16:12:39.638] <TB1>     INFO: 33171400 events read in total (875052ms).
[16:13:07.970] <TB1>     INFO: 34244000 events read in total (903385ms).
[16:13:36.182] <TB1>     INFO: 35312400 events read in total (931596ms).
[16:14:04.410] <TB1>     INFO: 36380400 events read in total (959824ms).
[16:14:32.609] <TB1>     INFO: 37453000 events read in total (988023ms).
[16:15:00.810] <TB1>     INFO: 38521600 events read in total (1016224ms).
[16:15:28.002] <TB1>     INFO: 39589800 events read in total (1044416ms).
[16:15:57.281] <TB1>     INFO: 40662200 events read in total (1072695ms).
[16:16:25.506] <TB1>     INFO: 41730800 events read in total (1100920ms).
[16:16:53.710] <TB1>     INFO: 42799600 events read in total (1129124ms).
[16:17:21.855] <TB1>     INFO: 43871400 events read in total (1157269ms).
[16:17:50.030] <TB1>     INFO: 44939600 events read in total (1185444ms).
[16:18:18.260] <TB1>     INFO: 46007800 events read in total (1213674ms).
[16:18:46.493] <TB1>     INFO: 47080400 events read in total (1241907ms).
[16:19:14.796] <TB1>     INFO: 48148600 events read in total (1270210ms).
[16:19:42.997] <TB1>     INFO: 49216800 events read in total (1298411ms).
[16:20:11.342] <TB1>     INFO: 50288600 events read in total (1326756ms).
[16:20:39.532] <TB1>     INFO: 51356800 events read in total (1354946ms).
[16:21:07.838] <TB1>     INFO: 52425000 events read in total (1383252ms).
[16:21:36.198] <TB1>     INFO: 53494800 events read in total (1411612ms).
[16:22:04.470] <TB1>     INFO: 54564800 events read in total (1439884ms).
[16:22:32.707] <TB1>     INFO: 55633200 events read in total (1468121ms).
[16:23:00.934] <TB1>     INFO: 56701600 events read in total (1496348ms).
[16:23:29.223] <TB1>     INFO: 57773800 events read in total (1524637ms).
[16:23:57.633] <TB1>     INFO: 58842600 events read in total (1553047ms).
[16:24:04.124] <TB1>     INFO: 59072000 events read in total (1559538ms).
[16:24:04.142] <TB1>     INFO: Test took 1560620ms.
[16:24:04.199] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:24:04.327] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:24:04.328] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:05.484] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:24:05.485] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:06.627] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:24:06.628] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:07.824] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:24:07.824] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:09.030] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:24:09.030] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:10.243] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:24:10.243] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:11.421] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:24:11.421] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:12.589] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:24:12.589] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:13.758] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:24:13.758] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:14.902] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:24:14.902] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:16.085] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:24:16.085] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:17.244] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:24:17.244] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:18.416] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:24:18.416] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:19.591] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:24:19.591] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:20.778] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:24:20.778] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:21.958] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:24:21.958] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:24:23.173] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 506068992
[16:24:23.204] <TB1>     INFO: PixTestScurves::scurves() done 
[16:24:23.204] <TB1>     INFO: Vcal mean:  35.10  35.12  35.09  35.12  35.10  35.09  35.09  35.10  35.09  35.12  35.08  35.14  35.09  35.09  35.07  35.13 
[16:24:23.204] <TB1>     INFO: Vcal RMS:    0.80   0.75   0.73   0.77   0.63   0.76   0.71   0.74   0.87   0.71   0.69   0.82   0.77   0.68   0.76   0.74 
[16:24:23.204] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:24:23.276] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:24:23.277] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:24:23.277] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:24:23.277] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:24:23.277] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:24:23.291] <TB1>     INFO: ######################################################################
[16:24:23.291] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:24:23.291] <TB1>     INFO: ######################################################################
[16:24:23.294] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:24:23.638] <TB1>     INFO: Expecting 41600 events.
[16:24:27.722] <TB1>     INFO: 41600 events read in total (3357ms).
[16:24:27.722] <TB1>     INFO: Test took 4427ms.
[16:24:27.730] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:24:27.730] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[16:24:27.730] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:24:27.735] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 23, 56] has eff 0/10
[16:24:27.735] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 23, 56]
[16:24:27.739] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[16:24:27.739] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:24:27.739] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:24:27.739] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:24:28.079] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:24:28.430] <TB1>     INFO: Expecting 41600 events.
[16:24:32.592] <TB1>     INFO: 41600 events read in total (3447ms).
[16:24:32.593] <TB1>     INFO: Test took 4514ms.
[16:24:32.600] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:24:32.600] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[16:24:32.601] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:24:32.605] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.001
[16:24:32.605] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[16:24:32.605] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.816
[16:24:32.605] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[16:24:32.606] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.168
[16:24:32.606] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[16:24:32.606] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.789
[16:24:32.606] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[16:24:32.606] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.703
[16:24:32.606] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 182
[16:24:32.606] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.402
[16:24:32.606] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 193
[16:24:32.606] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.164
[16:24:32.606] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 177
[16:24:32.606] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.994
[16:24:32.606] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[16:24:32.606] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.038
[16:24:32.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 194
[16:24:32.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.893
[16:24:32.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 192
[16:24:32.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.661
[16:24:32.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 176
[16:24:32.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.301
[16:24:32.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[16:24:32.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.337
[16:24:32.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [7 ,17] phvalue 177
[16:24:32.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.817
[16:24:32.607] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[16:24:32.608] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.909
[16:24:32.608] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[16:24:32.608] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.268
[16:24:32.608] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 172
[16:24:32.608] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:24:32.608] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:24:32.608] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:24:32.692] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:24:33.036] <TB1>     INFO: Expecting 41600 events.
[16:24:37.178] <TB1>     INFO: 41600 events read in total (3427ms).
[16:24:37.178] <TB1>     INFO: Test took 4486ms.
[16:24:37.186] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:24:37.186] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[16:24:37.186] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:24:37.190] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:24:37.191] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 51minph_roc = 11
[16:24:37.191] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.2832
[16:24:37.191] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 64
[16:24:37.191] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.021
[16:24:37.191] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 76
[16:24:37.191] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.7749
[16:24:37.191] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 71
[16:24:37.191] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.9494
[16:24:37.191] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 81
[16:24:37.192] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.5609
[16:24:37.192] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,26] phvalue 81
[16:24:37.192] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.9615
[16:24:37.192] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [32 ,43] phvalue 87
[16:24:37.192] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.0981
[16:24:37.192] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 68
[16:24:37.192] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.0457
[16:24:37.192] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 82
[16:24:37.192] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.2299
[16:24:37.192] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 91
[16:24:37.192] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.0949
[16:24:37.192] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,8] phvalue 89
[16:24:37.193] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.1829
[16:24:37.193] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 64
[16:24:37.193] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.0853
[16:24:37.193] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 56
[16:24:37.193] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.8788
[16:24:37.193] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 68
[16:24:37.193] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.1982
[16:24:37.193] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 67
[16:24:37.193] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.8324
[16:24:37.193] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,48] phvalue 73
[16:24:37.193] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.3604
[16:24:37.193] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 77
[16:24:37.195] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 0 0
[16:24:37.599] <TB1>     INFO: Expecting 2560 events.
[16:24:38.557] <TB1>     INFO: 2560 events read in total (243ms).
[16:24:38.558] <TB1>     INFO: Test took 1362ms.
[16:24:38.558] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:38.558] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 1 1
[16:24:39.065] <TB1>     INFO: Expecting 2560 events.
[16:24:40.022] <TB1>     INFO: 2560 events read in total (242ms).
[16:24:40.022] <TB1>     INFO: Test took 1464ms.
[16:24:40.023] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:40.023] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 2 2
[16:24:40.530] <TB1>     INFO: Expecting 2560 events.
[16:24:41.486] <TB1>     INFO: 2560 events read in total (241ms).
[16:24:41.487] <TB1>     INFO: Test took 1464ms.
[16:24:41.487] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:41.487] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 3 3
[16:24:41.994] <TB1>     INFO: Expecting 2560 events.
[16:24:42.951] <TB1>     INFO: 2560 events read in total (242ms).
[16:24:42.952] <TB1>     INFO: Test took 1465ms.
[16:24:42.952] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:42.953] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 26, 4 4
[16:24:43.459] <TB1>     INFO: Expecting 2560 events.
[16:24:44.416] <TB1>     INFO: 2560 events read in total (242ms).
[16:24:44.416] <TB1>     INFO: Test took 1463ms.
[16:24:44.417] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:44.417] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 32, 43, 5 5
[16:24:44.924] <TB1>     INFO: Expecting 2560 events.
[16:24:45.881] <TB1>     INFO: 2560 events read in total (242ms).
[16:24:45.881] <TB1>     INFO: Test took 1464ms.
[16:24:45.882] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:45.882] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 6 6
[16:24:46.389] <TB1>     INFO: Expecting 2560 events.
[16:24:47.348] <TB1>     INFO: 2560 events read in total (244ms).
[16:24:47.348] <TB1>     INFO: Test took 1466ms.
[16:24:47.348] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:47.348] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 7 7
[16:24:47.856] <TB1>     INFO: Expecting 2560 events.
[16:24:48.814] <TB1>     INFO: 2560 events read in total (243ms).
[16:24:48.815] <TB1>     INFO: Test took 1467ms.
[16:24:48.815] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:48.815] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 8 8
[16:24:49.323] <TB1>     INFO: Expecting 2560 events.
[16:24:50.280] <TB1>     INFO: 2560 events read in total (243ms).
[16:24:50.280] <TB1>     INFO: Test took 1465ms.
[16:24:50.281] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:50.281] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 8, 9 9
[16:24:50.788] <TB1>     INFO: Expecting 2560 events.
[16:24:51.745] <TB1>     INFO: 2560 events read in total (242ms).
[16:24:51.746] <TB1>     INFO: Test took 1465ms.
[16:24:51.746] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:51.746] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 10 10
[16:24:52.254] <TB1>     INFO: Expecting 2560 events.
[16:24:53.211] <TB1>     INFO: 2560 events read in total (242ms).
[16:24:53.211] <TB1>     INFO: Test took 1465ms.
[16:24:53.211] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:53.211] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 11 11
[16:24:53.719] <TB1>     INFO: Expecting 2560 events.
[16:24:54.676] <TB1>     INFO: 2560 events read in total (242ms).
[16:24:54.676] <TB1>     INFO: Test took 1465ms.
[16:24:54.676] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:54.677] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 12 12
[16:24:55.184] <TB1>     INFO: Expecting 2560 events.
[16:24:56.141] <TB1>     INFO: 2560 events read in total (243ms).
[16:24:56.142] <TB1>     INFO: Test took 1465ms.
[16:24:56.143] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:56.143] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 13 13
[16:24:56.649] <TB1>     INFO: Expecting 2560 events.
[16:24:57.605] <TB1>     INFO: 2560 events read in total (241ms).
[16:24:57.606] <TB1>     INFO: Test took 1463ms.
[16:24:57.606] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:57.606] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 48, 14 14
[16:24:58.113] <TB1>     INFO: Expecting 2560 events.
[16:24:59.074] <TB1>     INFO: 2560 events read in total (246ms).
[16:24:59.074] <TB1>     INFO: Test took 1468ms.
[16:24:59.075] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:24:59.075] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 15 15
[16:24:59.582] <TB1>     INFO: Expecting 2560 events.
[16:25:00.539] <TB1>     INFO: 2560 events read in total (243ms).
[16:25:00.540] <TB1>     INFO: Test took 1465ms.
[16:25:00.540] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:25:00.540] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[16:25:00.540] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[16:25:00.540] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[16:25:00.540] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[16:25:00.540] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC4
[16:25:00.540] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[16:25:00.540] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[16:25:00.540] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[16:25:00.540] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[16:25:00.540] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[16:25:00.540] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[16:25:00.540] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[16:25:00.540] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[16:25:00.540] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[16:25:00.540] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[16:25:00.540] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[16:25:00.543] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:25:01.049] <TB1>     INFO: Expecting 655360 events.
[16:25:12.893] <TB1>     INFO: 655360 events read in total (11129ms).
[16:25:12.905] <TB1>     INFO: Expecting 655360 events.
[16:25:24.516] <TB1>     INFO: 655360 events read in total (11050ms).
[16:25:24.531] <TB1>     INFO: Expecting 655360 events.
[16:25:36.198] <TB1>     INFO: 655360 events read in total (11115ms).
[16:25:36.218] <TB1>     INFO: Expecting 655360 events.
[16:25:47.488] <TB1>     INFO: 655360 events read in total (10718ms).
[16:25:47.513] <TB1>     INFO: Expecting 655360 events.
[16:25:59.097] <TB1>     INFO: 655360 events read in total (11032ms).
[16:25:59.124] <TB1>     INFO: Expecting 655360 events.
[16:26:10.699] <TB1>     INFO: 655360 events read in total (11029ms).
[16:26:10.731] <TB1>     INFO: Expecting 655360 events.
[16:26:22.193] <TB1>     INFO: 655360 events read in total (10924ms).
[16:26:22.230] <TB1>     INFO: Expecting 655360 events.
[16:26:33.690] <TB1>     INFO: 655360 events read in total (10925ms).
[16:26:33.733] <TB1>     INFO: Expecting 655360 events.
[16:26:45.312] <TB1>     INFO: 655360 events read in total (11048ms).
[16:26:45.360] <TB1>     INFO: Expecting 655360 events.
[16:26:56.960] <TB1>     INFO: 655360 events read in total (11074ms).
[16:26:57.009] <TB1>     INFO: Expecting 655360 events.
[16:27:08.615] <TB1>     INFO: 655360 events read in total (11079ms).
[16:27:08.671] <TB1>     INFO: Expecting 655360 events.
[16:27:20.296] <TB1>     INFO: 655360 events read in total (11098ms).
[16:27:20.360] <TB1>     INFO: Expecting 655360 events.
[16:27:31.989] <TB1>     INFO: 655360 events read in total (11102ms).
[16:27:32.051] <TB1>     INFO: Expecting 655360 events.
[16:27:43.650] <TB1>     INFO: 655360 events read in total (11072ms).
[16:27:43.720] <TB1>     INFO: Expecting 655360 events.
[16:27:55.342] <TB1>     INFO: 655360 events read in total (11095ms).
[16:27:55.419] <TB1>     INFO: Expecting 655360 events.
[16:28:07.092] <TB1>     INFO: 655360 events read in total (11146ms).
[16:28:07.170] <TB1>     INFO: Test took 186627ms.
[16:28:07.265] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:28:07.573] <TB1>     INFO: Expecting 655360 events.
[16:28:19.294] <TB1>     INFO: 655360 events read in total (11006ms).
[16:28:19.306] <TB1>     INFO: Expecting 655360 events.
[16:28:30.850] <TB1>     INFO: 655360 events read in total (10982ms).
[16:28:30.866] <TB1>     INFO: Expecting 655360 events.
[16:28:42.791] <TB1>     INFO: 655360 events read in total (11368ms).
[16:28:42.813] <TB1>     INFO: Expecting 655360 events.
[16:28:54.802] <TB1>     INFO: 655360 events read in total (11442ms).
[16:28:54.827] <TB1>     INFO: Expecting 655360 events.
[16:29:06.422] <TB1>     INFO: 655360 events read in total (11043ms).
[16:29:06.450] <TB1>     INFO: Expecting 655360 events.
[16:29:18.035] <TB1>     INFO: 655360 events read in total (11043ms).
[16:29:18.067] <TB1>     INFO: Expecting 655360 events.
[16:29:29.681] <TB1>     INFO: 655360 events read in total (11078ms).
[16:29:29.717] <TB1>     INFO: Expecting 655360 events.
[16:29:41.224] <TB1>     INFO: 655360 events read in total (10973ms).
[16:29:41.269] <TB1>     INFO: Expecting 655360 events.
[16:29:52.843] <TB1>     INFO: 655360 events read in total (11044ms).
[16:29:52.890] <TB1>     INFO: Expecting 655360 events.
[16:30:04.454] <TB1>     INFO: 655360 events read in total (11038ms).
[16:30:04.502] <TB1>     INFO: Expecting 655360 events.
[16:30:16.042] <TB1>     INFO: 655360 events read in total (11013ms).
[16:30:16.098] <TB1>     INFO: Expecting 655360 events.
[16:30:27.621] <TB1>     INFO: 655360 events read in total (10997ms).
[16:30:27.687] <TB1>     INFO: Expecting 655360 events.
[16:30:39.249] <TB1>     INFO: 655360 events read in total (11035ms).
[16:30:39.310] <TB1>     INFO: Expecting 655360 events.
[16:30:50.870] <TB1>     INFO: 655360 events read in total (11033ms).
[16:30:50.940] <TB1>     INFO: Expecting 655360 events.
[16:31:02.481] <TB1>     INFO: 655360 events read in total (11014ms).
[16:31:02.559] <TB1>     INFO: Expecting 655360 events.
[16:31:14.118] <TB1>     INFO: 655360 events read in total (11032ms).
[16:31:14.194] <TB1>     INFO: Test took 186929ms.
[16:31:14.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:14.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:31:14.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:14.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:31:14.380] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:14.381] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:31:14.381] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:14.381] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:31:14.381] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:14.382] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:31:14.382] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:14.382] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:31:14.382] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:14.383] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:31:14.383] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:14.383] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:31:14.383] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:14.383] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:31:14.383] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:14.384] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:31:14.384] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:14.384] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:31:14.384] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:14.385] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:31:14.385] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:14.385] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:31:14.385] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:14.386] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:31:14.386] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:14.386] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:31:14.386] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:31:14.387] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:31:14.387] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:14.394] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:14.401] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:31:14.408] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:31:14.415] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:31:14.422] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[16:31:14.430] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:14.437] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:14.444] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:14.451] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:14.458] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:14.465] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:14.472] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:31:14.479] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:31:14.487] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:14.494] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:14.501] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:14.508] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:14.515] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:31:14.522] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:31:14.530] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:14.537] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:14.544] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:14.552] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:31:14.559] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:31:14.592] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C0.dat
[16:31:14.593] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C1.dat
[16:31:14.593] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C2.dat
[16:31:14.593] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C3.dat
[16:31:14.593] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C4.dat
[16:31:14.593] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C5.dat
[16:31:14.593] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C6.dat
[16:31:14.594] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C7.dat
[16:31:14.594] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C8.dat
[16:31:14.594] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C9.dat
[16:31:14.594] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C10.dat
[16:31:14.594] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C11.dat
[16:31:14.594] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C12.dat
[16:31:14.594] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C13.dat
[16:31:14.595] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C14.dat
[16:31:14.595] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//dacParameters35_C15.dat
[16:31:14.941] <TB1>     INFO: Expecting 41600 events.
[16:31:18.790] <TB1>     INFO: 41600 events read in total (3134ms).
[16:31:18.791] <TB1>     INFO: Test took 4193ms.
[16:31:19.433] <TB1>     INFO: Expecting 41600 events.
[16:31:23.255] <TB1>     INFO: 41600 events read in total (3107ms).
[16:31:23.256] <TB1>     INFO: Test took 4166ms.
[16:31:23.905] <TB1>     INFO: Expecting 41600 events.
[16:31:27.710] <TB1>     INFO: 41600 events read in total (3090ms).
[16:31:27.710] <TB1>     INFO: Test took 4151ms.
[16:31:28.012] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:28.143] <TB1>     INFO: Expecting 2560 events.
[16:31:29.102] <TB1>     INFO: 2560 events read in total (244ms).
[16:31:29.103] <TB1>     INFO: Test took 1091ms.
[16:31:29.105] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:29.611] <TB1>     INFO: Expecting 2560 events.
[16:31:30.570] <TB1>     INFO: 2560 events read in total (244ms).
[16:31:30.571] <TB1>     INFO: Test took 1466ms.
[16:31:30.573] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:31.079] <TB1>     INFO: Expecting 2560 events.
[16:31:32.038] <TB1>     INFO: 2560 events read in total (244ms).
[16:31:32.038] <TB1>     INFO: Test took 1465ms.
[16:31:32.040] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:32.547] <TB1>     INFO: Expecting 2560 events.
[16:31:33.504] <TB1>     INFO: 2560 events read in total (242ms).
[16:31:33.505] <TB1>     INFO: Test took 1465ms.
[16:31:33.507] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:34.013] <TB1>     INFO: Expecting 2560 events.
[16:31:34.971] <TB1>     INFO: 2560 events read in total (243ms).
[16:31:34.971] <TB1>     INFO: Test took 1464ms.
[16:31:34.973] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:35.480] <TB1>     INFO: Expecting 2560 events.
[16:31:36.438] <TB1>     INFO: 2560 events read in total (244ms).
[16:31:36.438] <TB1>     INFO: Test took 1465ms.
[16:31:36.440] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:36.947] <TB1>     INFO: Expecting 2560 events.
[16:31:37.905] <TB1>     INFO: 2560 events read in total (243ms).
[16:31:37.905] <TB1>     INFO: Test took 1465ms.
[16:31:37.907] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:38.413] <TB1>     INFO: Expecting 2560 events.
[16:31:39.372] <TB1>     INFO: 2560 events read in total (244ms).
[16:31:39.373] <TB1>     INFO: Test took 1466ms.
[16:31:39.374] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:39.881] <TB1>     INFO: Expecting 2560 events.
[16:31:40.839] <TB1>     INFO: 2560 events read in total (242ms).
[16:31:40.840] <TB1>     INFO: Test took 1466ms.
[16:31:40.843] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:41.348] <TB1>     INFO: Expecting 2560 events.
[16:31:42.307] <TB1>     INFO: 2560 events read in total (244ms).
[16:31:42.307] <TB1>     INFO: Test took 1464ms.
[16:31:42.309] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:42.816] <TB1>     INFO: Expecting 2560 events.
[16:31:43.775] <TB1>     INFO: 2560 events read in total (244ms).
[16:31:43.775] <TB1>     INFO: Test took 1466ms.
[16:31:43.777] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:44.283] <TB1>     INFO: Expecting 2560 events.
[16:31:45.242] <TB1>     INFO: 2560 events read in total (244ms).
[16:31:45.242] <TB1>     INFO: Test took 1465ms.
[16:31:45.244] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:45.751] <TB1>     INFO: Expecting 2560 events.
[16:31:46.707] <TB1>     INFO: 2560 events read in total (241ms).
[16:31:46.708] <TB1>     INFO: Test took 1464ms.
[16:31:46.710] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:47.216] <TB1>     INFO: Expecting 2560 events.
[16:31:48.173] <TB1>     INFO: 2560 events read in total (242ms).
[16:31:48.173] <TB1>     INFO: Test took 1463ms.
[16:31:48.176] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:48.681] <TB1>     INFO: Expecting 2560 events.
[16:31:49.638] <TB1>     INFO: 2560 events read in total (242ms).
[16:31:49.638] <TB1>     INFO: Test took 1462ms.
[16:31:49.640] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:50.147] <TB1>     INFO: Expecting 2560 events.
[16:31:51.105] <TB1>     INFO: 2560 events read in total (244ms).
[16:31:51.106] <TB1>     INFO: Test took 1466ms.
[16:31:51.108] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:51.614] <TB1>     INFO: Expecting 2560 events.
[16:31:52.577] <TB1>     INFO: 2560 events read in total (248ms).
[16:31:52.577] <TB1>     INFO: Test took 1469ms.
[16:31:52.580] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:53.086] <TB1>     INFO: Expecting 2560 events.
[16:31:54.045] <TB1>     INFO: 2560 events read in total (245ms).
[16:31:54.045] <TB1>     INFO: Test took 1466ms.
[16:31:54.047] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:54.554] <TB1>     INFO: Expecting 2560 events.
[16:31:55.513] <TB1>     INFO: 2560 events read in total (244ms).
[16:31:55.514] <TB1>     INFO: Test took 1467ms.
[16:31:55.516] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:56.022] <TB1>     INFO: Expecting 2560 events.
[16:31:56.981] <TB1>     INFO: 2560 events read in total (244ms).
[16:31:56.981] <TB1>     INFO: Test took 1465ms.
[16:31:56.984] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:57.490] <TB1>     INFO: Expecting 2560 events.
[16:31:58.448] <TB1>     INFO: 2560 events read in total (243ms).
[16:31:58.448] <TB1>     INFO: Test took 1465ms.
[16:31:58.450] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:31:58.957] <TB1>     INFO: Expecting 2560 events.
[16:31:59.914] <TB1>     INFO: 2560 events read in total (242ms).
[16:31:59.915] <TB1>     INFO: Test took 1465ms.
[16:31:59.917] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:00.423] <TB1>     INFO: Expecting 2560 events.
[16:32:01.382] <TB1>     INFO: 2560 events read in total (244ms).
[16:32:01.383] <TB1>     INFO: Test took 1467ms.
[16:32:01.385] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:01.891] <TB1>     INFO: Expecting 2560 events.
[16:32:02.849] <TB1>     INFO: 2560 events read in total (244ms).
[16:32:02.850] <TB1>     INFO: Test took 1465ms.
[16:32:02.852] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:03.358] <TB1>     INFO: Expecting 2560 events.
[16:32:04.319] <TB1>     INFO: 2560 events read in total (246ms).
[16:32:04.319] <TB1>     INFO: Test took 1467ms.
[16:32:04.321] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:04.828] <TB1>     INFO: Expecting 2560 events.
[16:32:05.785] <TB1>     INFO: 2560 events read in total (242ms).
[16:32:05.785] <TB1>     INFO: Test took 1464ms.
[16:32:05.788] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:06.293] <TB1>     INFO: Expecting 2560 events.
[16:32:07.253] <TB1>     INFO: 2560 events read in total (245ms).
[16:32:07.253] <TB1>     INFO: Test took 1466ms.
[16:32:07.255] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:07.761] <TB1>     INFO: Expecting 2560 events.
[16:32:08.720] <TB1>     INFO: 2560 events read in total (244ms).
[16:32:08.720] <TB1>     INFO: Test took 1465ms.
[16:32:08.722] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:09.228] <TB1>     INFO: Expecting 2560 events.
[16:32:10.186] <TB1>     INFO: 2560 events read in total (243ms).
[16:32:10.186] <TB1>     INFO: Test took 1464ms.
[16:32:10.188] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:10.697] <TB1>     INFO: Expecting 2560 events.
[16:32:11.656] <TB1>     INFO: 2560 events read in total (245ms).
[16:32:11.657] <TB1>     INFO: Test took 1469ms.
[16:32:11.659] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:12.165] <TB1>     INFO: Expecting 2560 events.
[16:32:13.123] <TB1>     INFO: 2560 events read in total (243ms).
[16:32:13.124] <TB1>     INFO: Test took 1465ms.
[16:32:13.126] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:13.632] <TB1>     INFO: Expecting 2560 events.
[16:32:14.590] <TB1>     INFO: 2560 events read in total (243ms).
[16:32:14.590] <TB1>     INFO: Test took 1465ms.
[16:32:15.605] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[16:32:15.606] <TB1>     INFO: PH scale (per ROC):    74  70  70  66  74  74  78  69  77  73  80  75  76  77  70  63
[16:32:15.606] <TB1>     INFO: PH offset (per ROC):  184 176 177 175 171 166 177 175 161 165 179 191 179 180 176 178
[16:32:15.776] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:32:15.779] <TB1>     INFO: ######################################################################
[16:32:15.779] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:32:15.779] <TB1>     INFO: ######################################################################
[16:32:15.779] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:32:15.790] <TB1>     INFO: scanning low vcal = 10
[16:32:16.135] <TB1>     INFO: Expecting 41600 events.
[16:32:19.853] <TB1>     INFO: 41600 events read in total (3003ms).
[16:32:19.853] <TB1>     INFO: Test took 4063ms.
[16:32:19.855] <TB1>     INFO: scanning low vcal = 20
[16:32:20.362] <TB1>     INFO: Expecting 41600 events.
[16:32:24.077] <TB1>     INFO: 41600 events read in total (3001ms).
[16:32:24.077] <TB1>     INFO: Test took 4222ms.
[16:32:24.079] <TB1>     INFO: scanning low vcal = 30
[16:32:24.586] <TB1>     INFO: Expecting 41600 events.
[16:32:28.326] <TB1>     INFO: 41600 events read in total (3025ms).
[16:32:28.327] <TB1>     INFO: Test took 4248ms.
[16:32:28.329] <TB1>     INFO: scanning low vcal = 40
[16:32:28.830] <TB1>     INFO: Expecting 41600 events.
[16:32:33.056] <TB1>     INFO: 41600 events read in total (3511ms).
[16:32:33.056] <TB1>     INFO: Test took 4728ms.
[16:32:33.060] <TB1>     INFO: scanning low vcal = 50
[16:32:33.476] <TB1>     INFO: Expecting 41600 events.
[16:32:37.717] <TB1>     INFO: 41600 events read in total (3526ms).
[16:32:37.717] <TB1>     INFO: Test took 4657ms.
[16:32:37.720] <TB1>     INFO: scanning low vcal = 60
[16:32:38.137] <TB1>     INFO: Expecting 41600 events.
[16:32:42.404] <TB1>     INFO: 41600 events read in total (3552ms).
[16:32:42.405] <TB1>     INFO: Test took 4685ms.
[16:32:42.407] <TB1>     INFO: scanning low vcal = 70
[16:32:42.826] <TB1>     INFO: Expecting 41600 events.
[16:32:47.076] <TB1>     INFO: 41600 events read in total (3535ms).
[16:32:47.076] <TB1>     INFO: Test took 4668ms.
[16:32:47.079] <TB1>     INFO: scanning low vcal = 80
[16:32:47.500] <TB1>     INFO: Expecting 41600 events.
[16:32:51.761] <TB1>     INFO: 41600 events read in total (3546ms).
[16:32:51.761] <TB1>     INFO: Test took 4682ms.
[16:32:51.764] <TB1>     INFO: scanning low vcal = 90
[16:32:52.184] <TB1>     INFO: Expecting 41600 events.
[16:32:56.432] <TB1>     INFO: 41600 events read in total (3533ms).
[16:32:56.433] <TB1>     INFO: Test took 4669ms.
[16:32:56.436] <TB1>     INFO: scanning low vcal = 100
[16:32:56.854] <TB1>     INFO: Expecting 41600 events.
[16:33:01.223] <TB1>     INFO: 41600 events read in total (3654ms).
[16:33:01.223] <TB1>     INFO: Test took 4787ms.
[16:33:01.226] <TB1>     INFO: scanning low vcal = 110
[16:33:01.643] <TB1>     INFO: Expecting 41600 events.
[16:33:05.925] <TB1>     INFO: 41600 events read in total (3567ms).
[16:33:05.925] <TB1>     INFO: Test took 4699ms.
[16:33:05.928] <TB1>     INFO: scanning low vcal = 120
[16:33:06.349] <TB1>     INFO: Expecting 41600 events.
[16:33:10.596] <TB1>     INFO: 41600 events read in total (3532ms).
[16:33:10.596] <TB1>     INFO: Test took 4668ms.
[16:33:10.599] <TB1>     INFO: scanning low vcal = 130
[16:33:11.016] <TB1>     INFO: Expecting 41600 events.
[16:33:15.306] <TB1>     INFO: 41600 events read in total (3575ms).
[16:33:15.306] <TB1>     INFO: Test took 4707ms.
[16:33:15.309] <TB1>     INFO: scanning low vcal = 140
[16:33:15.726] <TB1>     INFO: Expecting 41600 events.
[16:33:19.985] <TB1>     INFO: 41600 events read in total (3545ms).
[16:33:19.985] <TB1>     INFO: Test took 4676ms.
[16:33:19.989] <TB1>     INFO: scanning low vcal = 150
[16:33:20.402] <TB1>     INFO: Expecting 41600 events.
[16:33:24.653] <TB1>     INFO: 41600 events read in total (3536ms).
[16:33:24.653] <TB1>     INFO: Test took 4664ms.
[16:33:24.656] <TB1>     INFO: scanning low vcal = 160
[16:33:25.070] <TB1>     INFO: Expecting 41600 events.
[16:33:29.355] <TB1>     INFO: 41600 events read in total (3570ms).
[16:33:29.356] <TB1>     INFO: Test took 4700ms.
[16:33:29.358] <TB1>     INFO: scanning low vcal = 170
[16:33:29.775] <TB1>     INFO: Expecting 41600 events.
[16:33:34.023] <TB1>     INFO: 41600 events read in total (3534ms).
[16:33:34.023] <TB1>     INFO: Test took 4665ms.
[16:33:34.027] <TB1>     INFO: scanning low vcal = 180
[16:33:34.444] <TB1>     INFO: Expecting 41600 events.
[16:33:38.724] <TB1>     INFO: 41600 events read in total (3565ms).
[16:33:38.725] <TB1>     INFO: Test took 4697ms.
[16:33:38.727] <TB1>     INFO: scanning low vcal = 190
[16:33:39.148] <TB1>     INFO: Expecting 41600 events.
[16:33:43.399] <TB1>     INFO: 41600 events read in total (3537ms).
[16:33:43.400] <TB1>     INFO: Test took 4673ms.
[16:33:43.402] <TB1>     INFO: scanning low vcal = 200
[16:33:43.820] <TB1>     INFO: Expecting 41600 events.
[16:33:48.080] <TB1>     INFO: 41600 events read in total (3545ms).
[16:33:48.080] <TB1>     INFO: Test took 4678ms.
[16:33:48.084] <TB1>     INFO: scanning low vcal = 210
[16:33:48.504] <TB1>     INFO: Expecting 41600 events.
[16:33:52.768] <TB1>     INFO: 41600 events read in total (3549ms).
[16:33:52.769] <TB1>     INFO: Test took 4685ms.
[16:33:52.772] <TB1>     INFO: scanning low vcal = 220
[16:33:53.188] <TB1>     INFO: Expecting 41600 events.
[16:33:57.442] <TB1>     INFO: 41600 events read in total (3539ms).
[16:33:57.443] <TB1>     INFO: Test took 4671ms.
[16:33:57.445] <TB1>     INFO: scanning low vcal = 230
[16:33:57.860] <TB1>     INFO: Expecting 41600 events.
[16:34:02.128] <TB1>     INFO: 41600 events read in total (3553ms).
[16:34:02.129] <TB1>     INFO: Test took 4684ms.
[16:34:02.131] <TB1>     INFO: scanning low vcal = 240
[16:34:02.547] <TB1>     INFO: Expecting 41600 events.
[16:34:06.797] <TB1>     INFO: 41600 events read in total (3535ms).
[16:34:06.798] <TB1>     INFO: Test took 4667ms.
[16:34:06.801] <TB1>     INFO: scanning low vcal = 250
[16:34:07.218] <TB1>     INFO: Expecting 41600 events.
[16:34:11.479] <TB1>     INFO: 41600 events read in total (3546ms).
[16:34:11.480] <TB1>     INFO: Test took 4679ms.
[16:34:11.484] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:34:11.901] <TB1>     INFO: Expecting 41600 events.
[16:34:16.178] <TB1>     INFO: 41600 events read in total (3562ms).
[16:34:16.178] <TB1>     INFO: Test took 4694ms.
[16:34:16.181] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:34:16.600] <TB1>     INFO: Expecting 41600 events.
[16:34:20.847] <TB1>     INFO: 41600 events read in total (3532ms).
[16:34:20.848] <TB1>     INFO: Test took 4667ms.
[16:34:20.851] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:34:21.266] <TB1>     INFO: Expecting 41600 events.
[16:34:25.553] <TB1>     INFO: 41600 events read in total (3572ms).
[16:34:25.554] <TB1>     INFO: Test took 4703ms.
[16:34:25.557] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:34:25.973] <TB1>     INFO: Expecting 41600 events.
[16:34:30.233] <TB1>     INFO: 41600 events read in total (3545ms).
[16:34:30.234] <TB1>     INFO: Test took 4677ms.
[16:34:30.237] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:34:30.655] <TB1>     INFO: Expecting 41600 events.
[16:34:34.907] <TB1>     INFO: 41600 events read in total (3537ms).
[16:34:34.908] <TB1>     INFO: Test took 4671ms.
[16:34:35.443] <TB1>     INFO: PixTestGainPedestal::measure() done 
[16:34:35.446] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:34:35.446] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:34:35.446] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:34:35.446] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:34:35.447] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:34:35.447] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:34:35.447] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:34:35.447] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:34:35.447] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:34:35.448] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:34:35.448] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:34:35.448] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:34:35.448] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:34:35.448] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:34:35.448] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:34:35.448] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:35:12.289] <TB1>     INFO: PixTestGainPedestal::fit() done
[16:35:12.289] <TB1>     INFO: non-linearity mean:  0.947 0.960 0.952 0.950 0.947 0.956 0.951 0.953 0.954 0.954 0.954 0.952 0.955 0.956 0.950 0.952
[16:35:12.289] <TB1>     INFO: non-linearity RMS:   0.007 0.005 0.006 0.007 0.006 0.007 0.006 0.006 0.006 0.007 0.008 0.006 0.007 0.007 0.006 0.008
[16:35:12.289] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:35:12.312] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:35:12.334] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:35:12.356] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:35:12.379] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:35:12.401] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:35:12.423] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:35:12.446] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:35:12.468] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:35:12.491] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:35:12.513] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:35:12.535] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:35:12.558] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:35:12.580] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:35:12.602] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:35:12.625] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-41_FPIXTest-17C-Nebraska-160826-1503-150V_2016-08-26_15h07m_1472242039//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:35:12.647] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 176 seconds
[16:35:12.647] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:35:12.654] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:35:12.654] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:35:12.673] <TB1>     INFO: ######################################################################
[16:35:12.673] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:35:12.673] <TB1>     INFO: ######################################################################
[16:35:12.675] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:35:12.686] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:35:12.686] <TB1>     INFO:     run 1 of 1
[16:35:12.686] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:35:13.028] <TB1>     INFO: Expecting 3120000 events.
[16:36:04.402] <TB1>     INFO: 1324050 events read in total (50659ms).
[16:36:53.725] <TB1>     INFO: 2647740 events read in total (99982ms).
[16:37:12.089] <TB1>     INFO: 3120000 events read in total (118347ms).
[16:37:12.128] <TB1>     INFO: Test took 119443ms.
[16:37:12.196] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:37:12.314] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:37:13.755] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:37:15.146] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:37:16.526] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:37:17.987] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:37:19.352] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:37:20.794] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:37:22.221] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:37:23.642] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:37:25.090] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:37:26.497] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:37:27.855] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:37:29.202] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:37:30.647] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:37:32.125] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:37:33.476] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:37:34.922] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 401149952
[16:37:34.984] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:37:34.984] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.3216, RMS = 1.22738
[16:37:34.984] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[16:37:34.984] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:37:34.984] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.9255, RMS = 1.83179
[16:37:34.984] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[16:37:34.986] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:37:34.986] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.1378, RMS = 1.2432
[16:37:34.986] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[16:37:34.986] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:37:34.986] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3614, RMS = 0.969114
[16:37:34.986] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:37:34.987] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:37:34.987] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3707, RMS = 1.41875
[16:37:34.987] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[16:37:34.987] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:37:34.987] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5707, RMS = 1.25142
[16:37:34.987] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:37:34.988] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:37:34.988] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.3935, RMS = 1.36791
[16:37:34.988] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[16:37:34.988] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:37:34.988] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.9439, RMS = 1.98742
[16:37:34.988] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[16:37:34.989] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:37:34.989] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.0375, RMS = 1.1205
[16:37:34.989] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[16:37:34.989] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:37:34.989] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1711, RMS = 0.956671
[16:37:34.989] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:37:34.990] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:37:34.990] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.9433, RMS = 1.82256
[16:37:34.990] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[16:37:34.990] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:37:34.991] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.6229, RMS = 1.99585
[16:37:34.991] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[16:37:34.992] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:37:34.992] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0716, RMS = 1.33204
[16:37:34.992] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[16:37:34.992] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:37:34.992] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1586, RMS = 1.0261
[16:37:34.992] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:37:34.993] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:37:34.993] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.1102, RMS = 1.37443
[16:37:34.993] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[16:37:34.993] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:37:34.993] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.676, RMS = 1.66847
[16:37:34.993] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[16:37:34.994] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:37:34.994] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.8525, RMS = 1.54945
[16:37:34.994] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[16:37:34.994] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:37:34.994] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.8854, RMS = 1.75262
[16:37:34.994] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[16:37:34.995] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:37:34.995] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.242, RMS = 1.33591
[16:37:34.995] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[16:37:34.995] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:37:34.995] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1441, RMS = 1.04915
[16:37:34.995] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:37:34.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:37:34.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1202, RMS = 0.752955
[16:37:34.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:37:34.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:37:34.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6799, RMS = 1.01013
[16:37:34.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:37:34.997] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:37:34.997] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7242, RMS = 0.952028
[16:37:34.997] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:37:34.997] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:37:34.998] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.8274, RMS = 1.53537
[16:37:34.998] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:37:34.999] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:37:34.999] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.7866, RMS = 1.44256
[16:37:34.999] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[16:37:34.999] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:37:34.999] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.9339, RMS = 1.79561
[16:37:34.999] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[16:37:34.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:37:34.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 94.9964, RMS = 1.56509
[16:37:34.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 103
[16:37:34.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:37:34.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 93.0326, RMS = 2.1812
[16:37:34.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 104
[16:37:34.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:37:34.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7844, RMS = 0.96149
[16:37:34.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:37:34.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:37:34.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1712, RMS = 1.41668
[16:37:34.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:37:34.002] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:37:34.002] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.8907, RMS = 1.52178
[16:37:34.002] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[16:37:34.002] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:37:34.002] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.0278, RMS = 1.98092
[16:37:34.002] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[16:37:35.006] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[16:37:35.006] <TB1>     INFO: number of dead bumps (per ROC):     0    1    0   11    0    0    1    0    0    0    0    1    0    0    1    0
[16:37:35.006] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:37:35.118] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:37:35.118] <TB1>     INFO: enter test to run
[16:37:35.118] <TB1>     INFO:   test:  no parameter change
[16:37:35.118] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 390.7mA
[16:37:35.119] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.1mA
[16:37:35.119] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.0 C
[16:37:35.119] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:37:35.615] <TB1>    QUIET: Connection to board 26 closed.
[16:37:35.616] <TB1>     INFO: pXar: this is the end, my friend
[16:37:35.616] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
