{
  "processor": "General Instrument CP1600",
  "year": 1975,
  "specifications": {
    "data_width_bits": 16,
    "address_width_bits": 16,
    "opcode_width_bits": 10,
    "clock_mhz": 0.894886,
    "clock_khz": 894.886,
    "transistors": 8000,
    "technology": "NMOS",
    "package": "40-pin DIP",
    "register_count": 8
  },
  "timing": {
    "cycles_per_instruction_range": [
      4,
      14
    ],
    "typical_cpi": 6.0
  },
  "validated_performance": {
    "ips_min": 100000,
    "ips_max": 200000,
    "ips_typical": 149148
  },
  "notes": "CPU used in Mattel Intellivision game console (1979)",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "validation_date": "2026-01-29",
  "accuracy": {
    "expected_cpi": 6.0,
    "expected_ipc": 0.167,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 6.0,
    "cpi_error_percent": 0.0,
    "ipc_error_percent": 0.0,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "notes": "Model calibrated and validated for Intellivision CPU"
  },
  "instruction_timing_tests": [
    {
      "instruction": "ADDR (Add Register)",
      "addressing_mode": "Register-to-register",
      "expected_cycles": 4,
      "model_category": "alu",
      "model_cycles": 4,
      "source": "CP1600 documentation",
      "notes": "Register-to-register addition"
    },
    {
      "instruction": "SUBR (Subtract Register)",
      "addressing_mode": "Register-to-register",
      "expected_cycles": 4,
      "model_category": "alu",
      "model_cycles": 4,
      "source": "CP1600 documentation",
      "notes": "Register-to-register subtraction"
    },
    {
      "instruction": "ANDR (AND Register)",
      "addressing_mode": "Register-to-register",
      "expected_cycles": 4,
      "model_category": "alu",
      "model_cycles": 4,
      "source": "CP1600 documentation",
      "notes": "Logical AND"
    },
    {
      "instruction": "XORR (XOR Register)",
      "addressing_mode": "Register-to-register",
      "expected_cycles": 4,
      "model_category": "alu",
      "model_cycles": 4,
      "source": "CP1600 documentation",
      "notes": "Logical XOR"
    },
    {
      "instruction": "MOVR (Move Register)",
      "addressing_mode": "Register-to-register",
      "expected_cycles": 6,
      "model_category": "data_transfer",
      "model_cycles": 6,
      "source": "CP1600 documentation",
      "notes": "Register-to-register move"
    },
    {
      "instruction": "MVII (Move Immediate)",
      "addressing_mode": "Immediate",
      "expected_cycles": 6,
      "model_category": "data_transfer",
      "model_cycles": 6,
      "source": "CP1600 documentation",
      "notes": "Load immediate value to register"
    },
    {
      "instruction": "MVI (Move In)",
      "addressing_mode": "Memory direct",
      "expected_cycles": 8,
      "model_category": "memory",
      "model_cycles": 8,
      "source": "CP1600 documentation",
      "notes": "Load from memory"
    },
    {
      "instruction": "MVO (Move Out)",
      "addressing_mode": "Memory direct",
      "expected_cycles": 9,
      "model_category": "memory",
      "model_cycles": 8,
      "source": "CP1600 documentation",
      "notes": "Store to memory"
    },
    {
      "instruction": "MVI@ (Move In Indirect)",
      "addressing_mode": "Memory indirect",
      "expected_cycles": 8,
      "model_category": "memory",
      "model_cycles": 8,
      "source": "CP1600 documentation",
      "notes": "Load from memory via pointer register"
    },
    {
      "instruction": "B (Branch)",
      "addressing_mode": "PC-relative",
      "expected_cycles": 6,
      "model_category": "branch",
      "model_cycles": 6,
      "source": "CP1600 documentation",
      "notes": "Unconditional branch"
    },
    {
      "instruction": "BNEQ (Branch if Not Equal)",
      "addressing_mode": "PC-relative",
      "expected_cycles": 5,
      "model_category": "branch",
      "model_cycles": 6,
      "source": "CP1600 documentation",
      "notes": "Conditional branch (taken)"
    },
    {
      "instruction": "JSR (Jump to Subroutine)",
      "addressing_mode": "Absolute",
      "expected_cycles": 9,
      "model_category": "branch",
      "model_cycles": 6,
      "source": "CP1600 documentation",
      "notes": "Subroutine call with return address"
    },
    {
      "instruction": "SLL (Shift Left Logical)",
      "addressing_mode": "Register",
      "expected_cycles": 8,
      "model_category": "shift",
      "model_cycles": 8,
      "source": "CP1600 documentation",
      "notes": "Single-bit logical left shift"
    },
    {
      "instruction": "SLR (Shift Right Logical)",
      "addressing_mode": "Register",
      "expected_cycles": 8,
      "model_category": "shift",
      "model_cycles": 8,
      "source": "CP1600 documentation",
      "notes": "Single-bit logical right shift"
    },
    {
      "instruction": "SWAP (Swap Bytes)",
      "addressing_mode": "Register",
      "expected_cycles": 8,
      "model_category": "shift",
      "model_cycles": 8,
      "source": "CP1600 documentation",
      "notes": "Swap high and low bytes"
    }
  ],
  "cross_validation": {
    "platform_comparison": {
      "intellivision": {
        "relationship": "Primary platform",
        "clock_khz": 894.886,
        "notes": "NTSC Intellivision uses CP1600 at 894.886 kHz"
      }
    },
    "era_comparison": {
      "tms9900": {
        "relationship": "Contemporary 16-bit",
        "year": 1976,
        "cpi_ratio_expected": 0.3,
        "notes": "TMS9900 was slower due to memory-to-memory architecture"
      },
      "intel_8086": {
        "relationship": "Later 16-bit (1978)",
        "cpi_ratio_expected": 0.6,
        "notes": "8086 was faster with better pipeline"
      },
      "mos_6502": {
        "relationship": "Contemporary 8-bit (1975)",
        "cpi_ratio_expected": 1.5,
        "notes": "6502 was faster per cycle but 8-bit"
      }
    },
    "architecture_notes": {
      "unique_features": [
        "16-bit architecture with 10-bit opcodes",
        "8 general-purpose 16-bit registers",
        "R7 serves as program counter",
        "R4/R5 auto-increment/decrement",
        "No stack instructions (software stack)",
        "Designed for game console use"
      ],
      "performance_implications": [
        "Relatively slow CPI of 6.0 for 16-bit",
        "No instruction prefetch or pipeline",
        "External memory interface overhead",
        "Good for game logic with register-rich design"
      ]
    },
    "validation_methodology": {
      "sources": [
        "CP1600 instruction set documentation",
        "Intellivision programming guides",
        "MAME emulation timing data",
        "jzIntv emulator documentation"
      ],
      "confidence_level": "High",
      "cross_validated_date": "2026-01-29"
    }
  }
}