#Build: Synplify Pro F-2012.03M-SP1 , Build 084R, Jun 15 2012
#install: C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1
#OS: Windows 7 6.1
#Hostname: DIG-3

#Implementation: synthesis

$ Start of Compile
#Wed Apr 02 17:09:34 2014

Synopsys Verilog Compiler, version comp201203rcp1, Build 084R, built Jun 15 2012
@N|Running in 64-bit mode
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@I::"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v"
@I::"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\vlog\scemi_pipes.svh"
@I::"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\vlog\hypermods.v"
@I::"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\mss_tshell.v"
@I::"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v"
@I::"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\MSS_CCC_0\cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC.v"
@I::"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\cc3000fpga_MSS.v"
@I::"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v"
@I::"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3_iaddr_reg.v"
@I::"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v"
@I::"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_rf.v"
@N: CG347 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_rf.v":207:38:207:50|Read parallel_case directive 
@N: CG347 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_rf.v":281:34:281:46|Read parallel_case directive 
@I::"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_control.v"
@N: CG347 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_control.v":112:31:112:43|Read parallel_case directive 
@I::"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_fifo.v"
@I::"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_clockmux.v"
@W: CS141 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_clockmux.v":10:27:10:35|Unrecognized synthesis directive infer_mux
@I::"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_chanctrl.v"
@I::"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi.v"
@I::"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\corespi.v"
@I::"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga\cc3000fpga.v"
Verilog syntax check successful!
Selecting top level module cc3000fpga
@N: CG364 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\mss_tshell.v":1:7:1:13|Synthesizing module MSS_APB

@N: CG364 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":151:7:151:13|Synthesizing module MSS_CCC

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":2620:7:2620:11|Synthesizing module RCOSC

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1141:7:1141:9|Synthesizing module GND

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1868:7:1868:9|Synthesizing module VCC

@N: CG364 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\MSS_CCC_0\cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC.v":5:7:5:42|Synthesizing module cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC

@N: CG364 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":23:7:23:15|Synthesizing module INBUF_MSS

@N: CG364 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":37:7:37:16|Synthesizing module OUTBUF_MSS

@N: CG364 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":145:7:145:12|Synthesizing module MSSINT

@N: CG364 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\cc3000fpga_MSS.v":9:7:9:20|Synthesizing module cc3000fpga_MSS

@W: CG775 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":13:0:13:7|Found Component CoreAPB3 in library COREAPB3_LIB
@N: CG364 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v":13:0:13:5|Synthesizing module CAPB3l

@N: CG364 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":13:0:13:7|Synthesizing module CoreAPB3

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b0
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b001100
	UPR_NIBBLE_POSN=4'b0110
	CAPB3I1I=32'b00000000000000000000000000000000
	CAPB3l1I=32'b00000000000000000000000000000001
	CAPB3OOl=32'b00000000000000000000000000000010
	CAPB3IOl=32'b00000000000000000000000000000011
	CAPB3lOl=32'b00000000000000000000000000000100
	CAPB3OIl=32'b00000000000000000000000000000101
	CAPB3IIl=32'b00000000000000000000000000000110
	CAPB3lIl=32'b00000000000000000000000000000111
	CAPB3Oll=32'b00000000000000000000000000001000
	CAPB3Ill=32'b00000000000000000000000000001001
	CAPB3lll=32'b00000000000000000000000000001010
	CAPB3O0l=32'b00000000000000000000000000001011
	CAPB3I0l=32'b00000000000000000000000000001100
	CAPB3l0l=32'b00000000000000000000000000001101
	CAPB3O1l=32'b00000000000000000000000000001110
	CAPB3I1l=32'b00000000000000000000000000001111
	CAPB3l1l=32'b00000000000000000000000000010000
	CAPB3OO0=32'b00000000000000000000000000010001
	CAPB3IO0=16'b0000000000000001
	CAPB3lO0=16'b0000000000000000
	CAPB3OI0=16'b0000000000000000
	CAPB3II0=16'b0000000000000000
	CAPB3lI0=16'b0000000000000000
	CAPB3Ol0=16'b0000000000000000
	CAPB3Il0=16'b0000000000000000
	CAPB3ll0=16'b0000000000000000
	CAPB3O00=16'b0000000000000000
	CAPB3I00=16'b0000000000000000
	CAPB3l00=16'b0000000000000000
	CAPB3O10=16'b0000000000000000
	CAPB3I10=16'b0000000000000000
	CAPB3l10=16'b0000000000000000
	CAPB3OO1=16'b0000000000000000
	CAPB3IO1=16'b0000000000000000
	CAPB3lO1=16'b0000000000000000
	CAPB3OI1=16'b0000000000000000
   Generated name = CoreAPB3_Z1

@W: CG360 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":1477:0:1477:8|No assignment to wire CAPB3lIOI

@W: CG775 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\corespi.v":31:0:31:6|Found Component CORESPI in library CORESPI_LIB
@N: CG364 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_rf.v":35:7:35:12|Synthesizing module spi_rf

	APB_DWIDTH=32'b00000000000000000000000000001000
	ZEROS=8'b00000000
   Generated name = spi_rf_8s_0

@W: CL208 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_rf.v":181:0:181:5|All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_control.v":35:7:35:17|Synthesizing module spi_control

	CFG_FRAME_SIZE=32'b00000000000000000000000000000100
   Generated name = spi_control_4s

@N: CG364 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_fifo.v":30:7:30:14|Synthesizing module spi_fifo

	CFG_FRAME_SIZE=32'b00000000000000000000000000000100
	FIFO_DEPTH=32'b00000000000000000000000000000100
   Generated name = spi_fifo_4s_4s

@N: CG364 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_clockmux.v":1:7:1:18|Synthesizing module spi_clockmux

@N: CG364 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_chanctrl.v":30:7:30:18|Synthesizing module spi_chanctrl

	CFG_SPH=32'b00000000000000000000000000000000
	CFG_SPO=32'b00000000000000000000000000000000
	CFG_SPS=32'b00000000000000000000000000000000
	CFG_MODE=32'b00000000000000000000000000000001
	CFG_CLKRATE=32'b00000000000000000000000000000111
	CFG_FRAME_SIZE=32'b00000000000000000000000000000100
	FIFO_DEPTH=32'b00000000000000000000000000000100
	MTX_IDLE1=4'b0000
	MTX_IDLE2=4'b0001
	MTX_MOTSTART=4'b0010
	MTX_TISTART1=4'b0011
	MTX_TISTART2=4'b0100
	MTX_NSCSTART1=4'b0101
	MTX_NSCSTART2=4'b0110
	MTX_SHIFT1=4'b0111
	MTX_SHIFT2=4'b1000
	MTX_END=4'b1001
	STXS_IDLE=1'b0
	STXS_SHIFT=1'b1
	MOTMODE=1'b0
	TIMODE=1'b1
	NSCMODE=1'b0
	MOTNOSSEL=1'b0
	NSCNOSSEL=1'b0
	cfg_framesizeM1=32'b00000000000000000000000000000011
   Generated name = spi_chanctrl_Z2

@W: CG133 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_chanctrl.v":214:12:214:29|No assignment to SYNC2_stxs_txready
@W: CL169 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_chanctrl.v":986:0:986:5|Pruning register msrx_async_reset_ok 

@W: CL169 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_chanctrl.v":747:0:747:5|Pruning register stxs_txready_at_ssel 

@W: CL169 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_chanctrl.v":680:0:680:5|Pruning register spi_ssel_neg 

@W: CL169 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_chanctrl.v":379:0:379:5|Pruning register mtx_bitcnt[4:0] 

@W: CL271 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_chanctrl.v":267:0:267:5|Pruning bits 15 to 8 of spi_clk_count[15:0] -- not in use ...

@W: CL271 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_chanctrl.v":1160:0:1160:5|Pruning bits 5 to 3 of msrxp_frames[5:0] -- not in use ...

@W: CL207 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_chanctrl.v":986:0:986:5|All reachable assignments to stx_async_reset_ok assign 0, register removed by optimization.
@W: CL190 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_chanctrl.v":379:0:379:5|Optimizing register bit mtx_holdsel to a constant 0
@W: CL169 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_chanctrl.v":267:0:267:5|Pruning register spi_clk_next 

@W: CL169 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_chanctrl.v":379:0:379:5|Pruning register mtx_holdsel 

@N: CG364 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi.v":30:7:30:9|Synthesizing module spi

	APB_DWIDTH=32'b00000000000000000000000000001000
	CFG_FRAME_SIZE=32'b00000000000000000000000000000100
	FIFO_DEPTH=32'b00000000000000000000000000000100
	CFG_CLK=32'b00000000000000000000000000000111
	CFG_SPO=32'b00000000000000000000000000000000
	CFG_SPH=32'b00000000000000000000000000000000
	CFG_SPS=32'b00000000000000000000000000000000
	CFG_MODE=32'b00000000000000000000000000000001
   Generated name = spi_8s_4s_4s_7s_0s_0s_0s_1s

@N: CG364 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\corespi.v":31:0:31:6|Synthesizing module CORESPI

	FAMILY=32'b00000000000000000000000000010010
	APB_DWIDTH=32'b00000000000000000000000000001000
	CFG_FRAME_SIZE=32'b00000000000000000000000000000100
	FIFO_DEPTH=32'b00000000000000000000000000000100
	CFG_CLK=32'b00000000000000000000000000000111
	CFG_SPO=32'b00000000000000000000000000000000
	CFG_SPH=32'b00000000000000000000000000000000
	CFG_SPS=32'b00000000000000000000000000000000
	CFG_MODE=32'b00000000000000000000000000000001
   Generated name = CORESPI_18s_8s_4s_4s_7s_0s_0s_0s_1s

@N: CG364 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga\cc3000fpga.v":9:7:9:16|Synthesizing module cc3000fpga

@W: CL246 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi.v":69:12:69:16|Input port bits 1 to 0 of PADDR[6:0] are unused

@N: CL201 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_chanctrl.v":379:0:379:5|Trying to extract state machine for register mtx_state
Extracted state machine for register mtx_state
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0011
   0100
   0111
   1000
   1001
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_chanctrl.v":52:37:52:48|Input txfifo_count is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_chanctrl.v":57:37:57:48|Input rxfifo_count is unused
@N: CL134 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_fifo.v":133:0:133:5|Found RAM fifo_mem_q, depth=4, width=1
@N: CL134 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_fifo.v":133:0:133:5|Found RAM fifo_mem_q, depth=4, width=4
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_control.v":38:18:38:21|Input pclk is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_control.v":39:35:39:41|Input presetn is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_control.v":48:35:48:44|Input cfg_master is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_control.v":50:35:50:47|Input rx_fifo_empty is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_control.v":54:35:54:47|Input tx_fifo_empty is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_rf.v":54:35:54:46|Input tx_fifo_read is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_rf.v":57:35:57:46|Input rx_fifo_full is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_rf.v":58:35:58:51|Input rx_fifo_full_next is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_rf.v":60:35:60:52|Input rx_fifo_empty_next is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_rf.v":63:35:63:51|Input tx_fifo_full_next is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_rf.v":64:35:64:47|Input tx_fifo_empty is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CORESPI\4.2.116\rtl\vlog\core\spi_rf.v":65:35:65:52|Input tx_fifo_empty_next is unused
@W: CL246 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":389:0:389:4|Input port bits 27 to 12 of PADDR[31:0] are unused

@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":378:0:378:4|Input IADDR is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":380:0:380:6|Input PRESETN is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":382:0:382:3|Input PCLK is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":503:0:503:7|Input PRDATAS1 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":510:0:510:7|Input PRDATAS2 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":517:0:517:7|Input PRDATAS3 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":524:0:524:7|Input PRDATAS4 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":531:0:531:7|Input PRDATAS5 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":538:0:538:7|Input PRDATAS6 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":545:0:545:7|Input PRDATAS7 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":552:0:552:7|Input PRDATAS8 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":559:0:559:7|Input PRDATAS9 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":566:0:566:8|Input PRDATAS10 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":573:0:573:8|Input PRDATAS11 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":580:0:580:8|Input PRDATAS12 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":587:0:587:8|Input PRDATAS13 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":594:0:594:8|Input PRDATAS14 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":601:0:601:8|Input PRDATAS15 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":612:0:612:7|Input PREADYS1 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":614:0:614:7|Input PREADYS2 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":616:0:616:7|Input PREADYS3 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":618:0:618:7|Input PREADYS4 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":620:0:620:7|Input PREADYS5 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":622:0:622:7|Input PREADYS6 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":624:0:624:7|Input PREADYS7 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":626:0:626:7|Input PREADYS8 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":628:0:628:7|Input PREADYS9 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":630:0:630:8|Input PREADYS10 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":632:0:632:8|Input PREADYS11 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":634:0:634:8|Input PREADYS12 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":636:0:636:8|Input PREADYS13 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":638:0:638:8|Input PREADYS14 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":640:0:640:8|Input PREADYS15 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":646:0:646:8|Input PSLVERRS1 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":648:0:648:8|Input PSLVERRS2 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":650:0:650:8|Input PSLVERRS3 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":652:0:652:8|Input PSLVERRS4 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":654:0:654:8|Input PSLVERRS5 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":656:0:656:8|Input PSLVERRS6 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":658:0:658:8|Input PSLVERRS7 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":660:0:660:8|Input PSLVERRS8 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":662:0:662:8|Input PSLVERRS9 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":664:0:664:9|Input PSLVERRS10 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":666:0:666:9|Input PSLVERRS11 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":668:0:668:9|Input PSLVERRS12 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":670:0:670:9|Input PSLVERRS13 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":672:0:672:9|Input PSLVERRS14 is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":674:0:674:9|Input PSLVERRS15 is unused
@W: CL157 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\MSS_CCC_0\cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC.v":62:7:62:18|*Output RCOSC_CLKOUT has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\MSS_CCC_0\cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC.v":63:7:63:20|*Output MAINXIN_CLKOUT has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\MSS_CCC_0\cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC.v":64:7:64:18|*Output LPXIN_CLKOUT has undriven bits -- simulation mismatch possible.
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\MSS_CCC_0\cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC.v":36:7:36:10|Input CLKA is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\MSS_CCC_0\cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC.v":37:7:37:14|Input CLKA_PAD is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\MSS_CCC_0\cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC.v":38:7:38:15|Input CLKA_PADP is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\MSS_CCC_0\cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC.v":39:7:39:15|Input CLKA_PADN is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\MSS_CCC_0\cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC.v":40:7:40:10|Input CLKB is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\MSS_CCC_0\cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC.v":41:7:41:14|Input CLKB_PAD is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\MSS_CCC_0\cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC.v":42:7:42:15|Input CLKB_PADP is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\MSS_CCC_0\cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC.v":43:7:43:15|Input CLKB_PADN is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\MSS_CCC_0\cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC.v":44:7:44:10|Input CLKC is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\MSS_CCC_0\cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC.v":45:7:45:14|Input CLKC_PAD is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\MSS_CCC_0\cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC.v":46:7:46:15|Input CLKC_PADP is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\MSS_CCC_0\cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC.v":47:7:47:15|Input CLKC_PADN is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\MSS_CCC_0\cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC.v":48:7:48:13|Input MAINXIN is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\MSS_CCC_0\cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC.v":49:7:49:11|Input LPXIN is unused
@W: CL159 :"C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\MSS_CCC_0\cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC.v":50:7:50:13|Input MAC_CLK is unused
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 17:09:35 2014

###########################################################]
Premap Report

Synopsys Actel Technology Pre-mapping, Version mapact, Build 729R, Built Jun 20 2012 09:47:40
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03M-SP1 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Reading constraint file: C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\mss_tshell_syn.sdc
@L: C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\synthesis\cc3000fpga_scck.rpt 
Printing clock  summary report in "C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\synthesis\cc3000fpga_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF258 |Gated clock conversion disabled 
@N: MF547 |Generated clock conversion disabled 

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)



Clock Summary
**************

Start       Requested     Requested     Clock        Clock          
Clock       Frequency     Period        Type         Group          
--------------------------------------------------------------------
System      1.0 MHz       1000.000      system       system_clkgroup
FAB_CLK     100.0 MHz     10.000        declared     clk_group_0    
FCLK        100.0 MHz     10.000        declared     clk_group_0    
====================================================================


Finished Pre Mapping Phase. (Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@N: BN225 |Writing default property annotation file C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\synthesis\cc3000fpga.sap.
Pre-mapping successful!

At Mapper Exit (Time elapsed 0h:00m:00s; Memory used current: 40MB peak: 105MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 17:09:37 2014

###########################################################]
Map & Optimize Report

Synopsys Actel Technology Mapper, Version mapact, Build 729R, Built Jun 20 2012 09:47:40
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03M-SP1 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N: MF248 |Running in 64-bit mode.
@N: MF258 |Gated clock conversion disabled 
@N: MF547 |Generated clock conversion disabled 

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)



Starting Optimization and Mapping (Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)

@W: MO111 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\work\cc3000fpga_mss\mss_ccc_0\cc3000fpga_mss_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\work\cc3000fpga_mss\mss_ccc_0\cc3000fpga_mss_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\work\cc3000fpga_mss\mss_ccc_0\cc3000fpga_mss_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module cc3000fpga_MSS_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO171 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":1019:0:1019:5|Sequential instance UCC.ssel_rx_q1 reduced to a combinational gate by constant propagation 
@W: MO160 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":755:0:755:5|Register bit stxs_state is always 0, optimizing ...
@W: MO160 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":755:0:755:5|Register bit stxs_pktsel is always 0, optimizing ...
@N: BN362 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":755:0:755:5|Removing sequential instance stxs_datareg[3:0] of view:PrimLib.dffre(prim) in hierarchy view:CORESPI_LIB.spi_chanctrl_Z2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":755:0:755:5|Removing sequential instance stxs_bitsel[4:0] of view:PrimLib.dffr(prim) in hierarchy view:CORESPI_LIB.spi_chanctrl_Z2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":755:0:755:5|Removing sequential instance stxs_checkorun of view:PrimLib.dffre(prim) in hierarchy view:CORESPI_LIB.spi_chanctrl_Z2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":946:0:946:5|Removing sequential instance txfifo_davailable of view:PrimLib.dffr(prim) in hierarchy view:CORESPI_LIB.spi_chanctrl_Z2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":730:0:730:5|Removing sequential instance SYNC1_stxs_txready of view:PrimLib.dffr(prim) in hierarchy view:CORESPI_LIB.spi_chanctrl_Z2(verilog) because there are no references to its outputs 

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)

@N: MF135 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_fifo.v":133:0:133:5|Found RAM 'fifo_mem_q[4]', 4 words by 1 bits 
@N: MF135 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_fifo.v":133:0:133:5|Found RAM 'fifo_mem_q[3:0]', 4 words by 4 bits 
@N: MF176 |Default generator successful 
@N: MF135 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_fifo.v":133:0:133:5|Found RAM 'fifo_mem_q[4]', 4 words by 1 bits 
@N: MF135 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_fifo.v":133:0:133:5|Found RAM 'fifo_mem_q[3:0]', 4 words by 4 bits 
@N: MF176 |Default generator successful 
@N:"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":379:0:379:5|Found counter in view:CORESPI_LIB.spi_chanctrl_Z2(verilog) inst mtx_bitsel[4:0]
@N:"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":267:0:267:5|Found counter in view:CORESPI_LIB.spi_chanctrl_Z2(verilog) inst spi_clk_count[7:0]
Encoding state machine mtx_state[6:0] (netlist:statemachine)
original code -> new code
   0000 -> 0000001
   0001 -> 0000010
   0011 -> 0000100
   0100 -> 0001000
   0111 -> 0010000
   1000 -> 0100000
   1001 -> 1000000
@N: BN362 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":946:0:946:5|Removing sequential instance txfifo_datadelay[2] of view:PrimLib.dffr(prim) in hierarchy view:CORESPI_LIB.spi_chanctrl_Z2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":946:0:946:5|Boundary register txfifo_datadelay[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":946:0:946:5|Removing sequential instance txfifo_datadelay[1] of view:PrimLib.dffr(prim) in hierarchy view:CORESPI_LIB.spi_chanctrl_Z2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":946:0:946:5|Boundary register txfifo_datadelay[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":946:0:946:5|Removing sequential instance txfifo_datadelay[0] of view:PrimLib.dffr(prim) in hierarchy view:CORESPI_LIB.spi_chanctrl_Z2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":946:0:946:5|Boundary register txfifo_datadelay[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished factoring (Time elapsed 0h:00m:01s; Memory used current: 105MB peak: 105MB)

@N: BN362 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_fifo.v":143:0:143:5|Removing sequential instance CORESPI_0.USPI.URXF.full_next_out of view:PrimLib.dffr(prim) in hierarchy view:work.cc3000fpga(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_fifo.v":143:0:143:5|Removing sequential instance CORESPI_0.USPI.URXF.empty_next_out of view:PrimLib.dffr(prim) in hierarchy view:work.cc3000fpga(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_fifo.v":143:0:143:5|Removing sequential instance CORESPI_0.USPI.UTXF.full_next_out of view:PrimLib.dffr(prim) in hierarchy view:work.cc3000fpga(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_fifo.v":143:0:143:5|Removing sequential instance CORESPI_0.USPI.UTXF.empty_next_out of view:PrimLib.dffr(prim) in hierarchy view:work.cc3000fpga(verilog) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:01s; Memory used current: 104MB peak: 106MB)

@W: MO160 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\actel\directcore\corespi\4.2.116\rtl\vlog\core\spi_chanctrl.v":946:0:946:5|Register bit CORESPI_0.USPI.UCC.stxp_lastframe is always 0, optimizing ...

Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:01s; Memory used current: 105MB peak: 106MB)


Starting Early Timing Optimization (Time elapsed 0h:00m:01s; Memory used current: 105MB peak: 106MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 110MB)


Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 110MB)


Finished preparing to map (Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 110MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                      Fanout, notes                   
--------------------------------------------------------------------------------
cc3000fpga_MSS_0.MSS_ADLIB_INST / M2FRESETn     146 : 146 asynchronous set/reset
================================================================================

@N: FP130 |Promoting Net cc3000fpga_MSS_0_M2F_RESET_N on CLKINT  I_75 

Finished technology mapping (Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 111MB)


Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 111MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Time elapsed 0h:00m:01s; Memory used current: 111MB peak: 111MB)

Writing Analyst data base C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\synthesis\cc3000fpga.srm

Finished Writing Netlist Databases (Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 111MB)

Writing EDIF Netlist and constraint files
F-2012.03M-SP1 

Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 111MB)

@W: MT246 :"c:\users\mapalmer\documents\project\cc3000\cc3000fpga\component\work\cc3000fpga_mss\cc3000fpga_mss.v":537:7:537:18|Blackbox MSSINT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
Found clock FAB_CLK with period 10.00ns 
Found clock FCLK with period 10.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 02 17:09:40 2014
#


Top view:               cc3000fpga
Library name:           smartfusion
Operating conditions:   COMWC-1 ( T = 70.0, V = 1.42, P = 1.48, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    C:\Users\mapalmer\Documents\Project\cc3000\cc3000fpga\component\work\cc3000fpga_MSS\mss_tshell_syn.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -5.736

                   Requested     Estimated     Requested     Estimated                Clock        Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group          
------------------------------------------------------------------------------------------------------------------
FAB_CLK            100.0 MHz     91.5 MHz      10.000        10.932        -0.932     declared     clk_group_0    
FCLK               100.0 MHz     NA            10.000        NA            NA         declared     clk_group_0    
System             100.0 MHz     88.4 MHz      10.000        11.309        -1.309     system       system_clkgroup
==================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  10.000      -1.309  |  No paths    -      |  No paths    -      |  No paths    -    
System    FAB_CLK  |  10.000      -5.736  |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK   System   |  10.000      2.320   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK   FAB_CLK  |  10.000      -0.932  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FAB_CLK
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                Arrival           
Instance                             Reference     Type         Pin     Net                  Time        Slack 
                                     Clock                                                                     
---------------------------------------------------------------------------------------------------------------
CORESPI_0.USPI.UCC.msrxp_strobe      FAB_CLK       DFN1C0       Q       rx_fifo_write        0.627       -0.932
CORESPI_0.USPI.URF.control1[1]       FAB_CLK       DFN1E1C0     Q       MSTR                 0.627       -0.730
CORESPI_0.USPI.URXF.empty_out        FAB_CLK       DFN1P0       Q       rx_fifo_empty        0.627       -0.580
CORESPI_0.USPI.URXF.counter_q[0]     FAB_CLK       DFN1C0       Q       rx_fifo_count[0]     0.627       -0.470
CORESPI_0.USPI.URF.control1[0]       FAB_CLK       DFN1E1C0     Q       cfg_enable           0.627       -0.296
CORESPI_0.USPI.UTXF.full_out         FAB_CLK       DFN1C0       Q       tx_fifo_full         0.627       0.191 
CORESPI_0.USPI.URXF.full_out         FAB_CLK       DFN1P0       Q       rx_fifo_full_i_0     0.627       0.292 
CORESPI_0.USPI.UCC.mtx_fiforead      FAB_CLK       DFN1C0       Q       mtx_fiforead         0.627       0.343 
CORESPI_0.USPI.UCC.mtx_bitsel[2]     FAB_CLK       DFN1E1C0     Q       mtx_bitsel[2]        0.627       0.581 
CORESPI_0.USPI.UCC.mtx_bitsel[0]     FAB_CLK       DFN1E1P0     Q       mtx_bitsel[0]        0.627       0.612 
===============================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                            Required           
Instance                             Reference     Type         Pin     Net              Time         Slack 
                                     Clock                                                                  
------------------------------------------------------------------------------------------------------------
CORESPI_0.USPI.URXF.empty_out        FAB_CLK       DFN1P0       D       empty_out_2      9.512        -0.932
CORESPI_0.USPI.UCC.mtx_bitsel[0]     FAB_CLK       DFN1E1P0     E       mtx_bitsele      9.482        -0.730
CORESPI_0.USPI.UCC.mtx_bitsel[1]     FAB_CLK       DFN1E1P0     E       mtx_bitsele      9.482        -0.730
CORESPI_0.USPI.UCC.mtx_bitsel[2]     FAB_CLK       DFN1E1C0     E       mtx_bitsele      9.482        -0.730
CORESPI_0.USPI.UCC.mtx_bitsel[3]     FAB_CLK       DFN1E1C0     E       mtx_bitsele      9.482        -0.730
CORESPI_0.USPI.UCC.mtx_bitsel[4]     FAB_CLK       DFN1E1C0     E       mtx_bitsele      9.482        -0.730
CORESPI_0.USPI.URXF.full_out         FAB_CLK       DFN1P0       D       full_out_2       9.542        -0.503
CORESPI_0.USPI.UCC.mtx_bitsel[0]     FAB_CLK       DFN1E1P0     D       N_738            9.512        0.014 
CORESPI_0.USPI.UCC.mtx_bitsel[1]     FAB_CLK       DFN1E1P0     D       N_752            9.512        0.045 
CORESPI_0.USPI.UTXF.counter_q[5]     FAB_CLK       DFN1C0       D       counter_d[5]     9.512        0.149 
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      10.444
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.932

    Number of logic level(s):                9
    Starting point:                          CORESPI_0.USPI.UCC.msrxp_strobe / Q
    Ending point:                            CORESPI_0.USPI.URXF.empty_out / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                           Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
CORESPI_0.USPI.UCC.msrxp_strobe                                DFN1C0     Q        Out     0.627     0.627       -         
rx_fifo_write                                                  Net        -        -       1.454     -           10        
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I0_CO1_a0_1     NOR2B      B        In      -         2.081       -         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I0_CO1_a0_1     NOR2B      Y        Out     0.534     2.615       -         
ADD_6x6_fast_I0_CO1_a0_1                                       Net        -        -       0.274     -           1         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I0_CO1_a0       NOR3B      B        In      -         2.888       -         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I0_CO1_a0       NOR3B      Y        Out     0.516     3.405       -         
N_1_2                                                          Net        -        -       0.274     -           1         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I0_CO1_0        OR2        B        In      -         3.678       -         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I0_CO1_0        OR2        Y        Out     0.550     4.228       -         
N94                                                            Net        -        -       1.007     -           4         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I25_Y_0         XOR2       B        In      -         5.235       -         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I25_Y_0         XOR2       Y        Out     0.797     6.032       -         
ADD_6x6_fast_I25_Y_0                                           Net        -        -       0.274     -           1         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I25_Y           XOR2       A        In      -         6.306       -         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I25_Y           XOR2       Y        Out     0.415     6.722       -         
un1_counter_q[1]                                               Net        -        -       0.686     -           3         
CORESPI_0.USPI.URXF.empty_out_RNO_4                            NOR2       A        In      -         7.408       -         
CORESPI_0.USPI.URXF.empty_out_RNO_4                            NOR2       Y        Out     0.309     7.717       -         
r_m1_0_a2_0                                                    Net        -        -       0.274     -           1         
CORESPI_0.USPI.URXF.empty_out_RNO_2                            XA1A       C        In      -         7.991       -         
CORESPI_0.USPI.URXF.empty_out_RNO_2                            XA1A       Y        Out     0.606     8.597       -         
r_m1_0_a2_1                                                    Net        -        -       0.274     -           1         
CORESPI_0.USPI.URXF.empty_out_RNO_0                            NOR2A      A        In      -         8.870       -         
CORESPI_0.USPI.URXF.empty_out_RNO_0                            NOR2A      Y        Out     0.534     9.404       -         
N_3_1                                                          Net        -        -       0.274     -           1         
CORESPI_0.USPI.URXF.empty_out_RNO                              MX2        A        In      -         9.678       -         
CORESPI_0.USPI.URXF.empty_out_RNO                              MX2        Y        Out     0.492     10.171      -         
empty_out_2                                                    Net        -        -       0.274     -           1         
CORESPI_0.USPI.URXF.empty_out                                  DFN1P0     D        In      -         10.444      -         
===========================================================================================================================
Total path delay (propagation time + setup) of 10.932 is 5.869(53.7%) logic and 5.063(46.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      10.270
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.758

    Number of logic level(s):                9
    Starting point:                          CORESPI_0.USPI.UCC.msrxp_strobe / Q
    Ending point:                            CORESPI_0.USPI.URXF.empty_out / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                           Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
CORESPI_0.USPI.UCC.msrxp_strobe                                DFN1C0     Q        Out     0.627     0.627       -         
rx_fifo_write                                                  Net        -        -       1.454     -           10        
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I0_CO1_a1_1     NOR2       B        In      -         2.081       -         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I0_CO1_a1_1     NOR2       Y        Out     0.550     2.631       -         
ADD_6x6_fast_I0_CO1_a1_1                                       Net        -        -       0.274     -           1         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I0_CO1_a1       NOR3C      C        In      -         2.905       -         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I0_CO1_a1       NOR3C      Y        Out     0.566     3.471       -         
N_2_3                                                          Net        -        -       0.274     -           1         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I0_CO1_0        OR2        A        In      -         3.745       -         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I0_CO1_0        OR2        Y        Out     0.309     4.054       -         
N94                                                            Net        -        -       1.007     -           4         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I25_Y_0         XOR2       B        In      -         5.061       -         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I25_Y_0         XOR2       Y        Out     0.797     5.858       -         
ADD_6x6_fast_I25_Y_0                                           Net        -        -       0.274     -           1         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I25_Y           XOR2       A        In      -         6.132       -         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I25_Y           XOR2       Y        Out     0.415     6.547       -         
un1_counter_q[1]                                               Net        -        -       0.686     -           3         
CORESPI_0.USPI.URXF.empty_out_RNO_4                            NOR2       A        In      -         7.233       -         
CORESPI_0.USPI.URXF.empty_out_RNO_4                            NOR2       Y        Out     0.309     7.543       -         
r_m1_0_a2_0                                                    Net        -        -       0.274     -           1         
CORESPI_0.USPI.URXF.empty_out_RNO_2                            XA1A       C        In      -         7.816       -         
CORESPI_0.USPI.URXF.empty_out_RNO_2                            XA1A       Y        Out     0.606     8.422       -         
r_m1_0_a2_1                                                    Net        -        -       0.274     -           1         
CORESPI_0.USPI.URXF.empty_out_RNO_0                            NOR2A      A        In      -         8.696       -         
CORESPI_0.USPI.URXF.empty_out_RNO_0                            NOR2A      Y        Out     0.534     9.230       -         
N_3_1                                                          Net        -        -       0.274     -           1         
CORESPI_0.USPI.URXF.empty_out_RNO                              MX2        A        In      -         9.504       -         
CORESPI_0.USPI.URXF.empty_out_RNO                              MX2        Y        Out     0.492     9.996       -         
empty_out_2                                                    Net        -        -       0.274     -           1         
CORESPI_0.USPI.URXF.empty_out                                  DFN1P0     D        In      -         10.270      -         
===========================================================================================================================
Total path delay (propagation time + setup) of 10.758 is 5.695(52.9%) logic and 5.063(47.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.518
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.482

    - Propagation time:                      10.212
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.730

    Number of logic level(s):                5
    Starting point:                          CORESPI_0.USPI.URF.control1[1] / Q
    Ending point:                            CORESPI_0.USPI.UCC.mtx_bitsel[0] / E
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
CORESPI_0.USPI.URF.control1[1]                DFN1E1C0     Q        Out     0.627     0.627       -         
MSTR                                          Net          -        -       1.849     -           16        
CORESPI_0.USPI.UCC.un1_mtx_state50_i_0_o2     OR2B         B        In      -         2.476       -         
CORESPI_0.USPI.UCC.un1_mtx_state50_i_0_o2     OR2B         Y        Out     0.534     3.010       -         
N_800                                         Net          -        -       2.003     -           20        
CORESPI_0.USPI.UCC.cfg_enable_P1_RNI77NB1     OR3          C        In      -         5.012       -         
CORESPI_0.USPI.UCC.cfg_enable_P1_RNI77NB1     OR3          Y        Out     0.581     5.593       -         
N_168                                         Net          -        -       0.328     -           2         
CORESPI_0.USPI.UCC.spi_clk_tick_RNIS0LH1      NOR2A        B        In      -         5.922       -         
CORESPI_0.USPI.UCC.spi_clk_tick_RNIS0LH1      NOR2A        Y        Out     0.328     6.250       -         
N_276                                         Net          -        -       0.686     -           3         
CORESPI_0.USPI.UCC.spi_clk_tick_RNIJJN22      NOR2B        A        In      -         6.936       -         
CORESPI_0.USPI.UCC.spi_clk_tick_RNIJJN22      NOR2B        Y        Out     0.438     7.374       -         
N_210                                         Net          -        -       1.211     -           6         
CORESPI_0.USPI.UCC.mtx_state_RNI7CGA6[5]      AO1A         C        In      -         8.585       -         
CORESPI_0.USPI.UCC.mtx_state_RNI7CGA6[5]      AO1A         Y        Out     0.538     9.124       -         
mtx_bitsele                                   Net          -        -       1.089     -           5         
CORESPI_0.USPI.UCC.mtx_bitsel[0]              DFN1E1P0     E        In      -         10.212      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.730 is 3.564(33.2%) logic and 7.166(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.518
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.482

    - Propagation time:                      10.212
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.730

    Number of logic level(s):                5
    Starting point:                          CORESPI_0.USPI.URF.control1[1] / Q
    Ending point:                            CORESPI_0.USPI.UCC.mtx_bitsel[4] / E
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
CORESPI_0.USPI.URF.control1[1]                DFN1E1C0     Q        Out     0.627     0.627       -         
MSTR                                          Net          -        -       1.849     -           16        
CORESPI_0.USPI.UCC.un1_mtx_state50_i_0_o2     OR2B         B        In      -         2.476       -         
CORESPI_0.USPI.UCC.un1_mtx_state50_i_0_o2     OR2B         Y        Out     0.534     3.010       -         
N_800                                         Net          -        -       2.003     -           20        
CORESPI_0.USPI.UCC.cfg_enable_P1_RNI77NB1     OR3          C        In      -         5.012       -         
CORESPI_0.USPI.UCC.cfg_enable_P1_RNI77NB1     OR3          Y        Out     0.581     5.593       -         
N_168                                         Net          -        -       0.328     -           2         
CORESPI_0.USPI.UCC.spi_clk_tick_RNIS0LH1      NOR2A        B        In      -         5.922       -         
CORESPI_0.USPI.UCC.spi_clk_tick_RNIS0LH1      NOR2A        Y        Out     0.328     6.250       -         
N_276                                         Net          -        -       0.686     -           3         
CORESPI_0.USPI.UCC.spi_clk_tick_RNIJJN22      NOR2B        A        In      -         6.936       -         
CORESPI_0.USPI.UCC.spi_clk_tick_RNIJJN22      NOR2B        Y        Out     0.438     7.374       -         
N_210                                         Net          -        -       1.211     -           6         
CORESPI_0.USPI.UCC.mtx_state_RNI7CGA6[5]      AO1A         C        In      -         8.585       -         
CORESPI_0.USPI.UCC.mtx_state_RNI7CGA6[5]      AO1A         Y        Out     0.538     9.124       -         
mtx_bitsele                                   Net          -        -       1.089     -           5         
CORESPI_0.USPI.UCC.mtx_bitsel[4]              DFN1E1C0     E        In      -         10.212      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.730 is 3.564(33.2%) logic and 7.166(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.518
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.482

    - Propagation time:                      10.212
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.730

    Number of logic level(s):                5
    Starting point:                          CORESPI_0.USPI.URF.control1[1] / Q
    Ending point:                            CORESPI_0.USPI.UCC.mtx_bitsel[3] / E
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
CORESPI_0.USPI.URF.control1[1]                DFN1E1C0     Q        Out     0.627     0.627       -         
MSTR                                          Net          -        -       1.849     -           16        
CORESPI_0.USPI.UCC.un1_mtx_state50_i_0_o2     OR2B         B        In      -         2.476       -         
CORESPI_0.USPI.UCC.un1_mtx_state50_i_0_o2     OR2B         Y        Out     0.534     3.010       -         
N_800                                         Net          -        -       2.003     -           20        
CORESPI_0.USPI.UCC.cfg_enable_P1_RNI77NB1     OR3          C        In      -         5.012       -         
CORESPI_0.USPI.UCC.cfg_enable_P1_RNI77NB1     OR3          Y        Out     0.581     5.593       -         
N_168                                         Net          -        -       0.328     -           2         
CORESPI_0.USPI.UCC.spi_clk_tick_RNIS0LH1      NOR2A        B        In      -         5.922       -         
CORESPI_0.USPI.UCC.spi_clk_tick_RNIS0LH1      NOR2A        Y        Out     0.328     6.250       -         
N_276                                         Net          -        -       0.686     -           3         
CORESPI_0.USPI.UCC.spi_clk_tick_RNIJJN22      NOR2B        A        In      -         6.936       -         
CORESPI_0.USPI.UCC.spi_clk_tick_RNIJJN22      NOR2B        Y        Out     0.438     7.374       -         
N_210                                         Net          -        -       1.211     -           6         
CORESPI_0.USPI.UCC.mtx_state_RNI7CGA6[5]      AO1A         C        In      -         8.585       -         
CORESPI_0.USPI.UCC.mtx_state_RNI7CGA6[5]      AO1A         Y        Out     0.538     9.124       -         
mtx_bitsele                                   Net          -        -       1.089     -           5         
CORESPI_0.USPI.UCC.mtx_bitsel[3]              DFN1E1C0     E        In      -         10.212      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.730 is 3.564(33.2%) logic and 7.166(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                                             Arrival           
Instance                            Reference     Type        Pin              Net                                       Time        Slack 
                                    Clock                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------------
cc3000fpga_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[8]      CoreAPB3_0_APBmslave0_PADDR[24]           0.000       -5.736
cc3000fpga_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPSEL          cc3000fpga_MSS_0_MSS_MASTER_APB_PSELx     0.000       -5.736
cc3000fpga_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[11]     CoreAPB3_0_APBmslave0_PADDR[27]           0.000       -5.542
cc3000fpga_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[9]      CoreAPB3_0_APBmslave0_PADDR[25]           0.000       -5.496
cc3000fpga_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[10]     CoreAPB3_0_APBmslave0_PADDR[26]           0.000       -5.424
cc3000fpga_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[3]      CoreAPB3_0_APBmslave0_PADDR[3]            0.000       -4.615
cc3000fpga_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[4]      CoreAPB3_0_APBmslave0_PADDR[4]            0.000       -4.409
cc3000fpga_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPENABLE       CoreAPB3_0_APBmslave0_PENABLE             0.000       -4.131
cc3000fpga_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[6]      CoreAPB3_0_APBmslave0_PADDR[6]            0.000       -3.393
cc3000fpga_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[2]      CoreAPB3_0_APBmslave0_PADDR[2]            0.000       -3.063
===========================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                          Required           
Instance                                Reference     Type       Pin     Net              Time         Slack 
                                        Clock                                                                
-------------------------------------------------------------------------------------------------------------
CORESPI_0.USPI.URXF.full_out            System        DFN1P0     D       full_out_2       9.542        -5.736
CORESPI_0.USPI.URXF.empty_out           System        DFN1P0     D       empty_out_2      9.542        -5.573
CORESPI_0.USPI.URXF.counter_q[3]        System        DFN1C0     D       counter_d[3]     9.542        -4.822
CORESPI_0.USPI.URXF.counter_q[5]        System        DFN1C0     D       counter_d[5]     9.512        -4.029
CORESPI_0.USPI.URXF.rd_pointer_q[3]     System        DFN1C0     D       N_43             9.542        -3.597
CORESPI_0.USPI.URXF.rd_pointer_q[4]     System        DFN1C0     D       N_45             9.542        -3.597
CORESPI_0.USPI.UTXF.counter_q[5]        System        DFN1C0     D       counter_d[5]     9.512        -3.559
CORESPI_0.USPI.UTXF.full_out            System        DFN1C0     D       full_out_2       9.512        -3.523
CORESPI_0.USPI.URXF.counter_q[0]        System        DFN1C0     D       counter_d[0]     9.512        -3.294
CORESPI_0.USPI.URXF.counter_q[1]        System        DFN1C0     D       counter_d[1]     9.542        -3.115
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.458
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.542

    - Propagation time:                      15.278
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -5.736

    Number of logic level(s):                11
    Starting point:                          cc3000fpga_MSS_0.MSS_ADLIB_INST / MSSPADDR[8]
    Ending point:                            CORESPI_0.USPI.URXF.full_out / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                       Pin             Pin               Arrival     No. of    
Name                                                     Type        Name            Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
cc3000fpga_MSS_0.MSS_ADLIB_INST                          MSS_APB     MSSPADDR[8]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PADDR[24]                          Net         -               -       0.274     -           1         
CoreAPB3_0.CAPB3O0OI_2[0]                                NOR3A       C               In      -         0.274       -         
CoreAPB3_0.CAPB3O0OI_2[0]                                NOR3A       Y               Out     0.546     0.819       -         
CAPB3O0OI_2[0]                                           Net         -               -       1.089     -           5         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_2_0                NOR3C       B               In      -         1.908       -         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_2_0                NOR3C       Y               Out     0.516     2.424       -         
tx_fifo_last_0_a2_2_0                                    Net         -               -       0.686     -           3         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_1                  NOR3B       A               In      -         3.110       -         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_1                  NOR3B       Y               Out     0.546     3.656       -         
N_18                                                     Net         -               -       1.395     -           8         
CORESPI_0.USPI.UCON.rx_fifo_read_0_a2                    NOR3B       A               In      -         5.051       -         
CORESPI_0.USPI.UCON.rx_fifo_read_0_a2                    NOR3B       Y               Out     0.546     5.596       -         
rx_fifo_read                                             Net         -               -       1.395     -           8         
CORESPI_0.USPI.URXF.empty_out_RNIC3LR4                   NOR2A       A               In      -         6.991       -         
CORESPI_0.USPI.URXF.empty_out_RNIC3LR4                   NOR2A       Y               Out     0.534     7.525       -         
N_103                                                    Net         -               -       1.007     -           4         
CORESPI_0.USPI.URXF.empty_out_RNI2VL65                   NOR2A       A               In      -         8.532       -         
CORESPI_0.USPI.URXF.empty_out_RNI2VL65                   NOR2A       Y               Out     0.534     9.066       -         
un1_counter_d_0_sqmuxa[1]                                Net         -               -       1.395     -           8         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I10_Y     OA1         C               In      -         10.461      -         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I10_Y     OA1         Y               Out     0.566     11.027      -         
N115                                                     Net         -               -       0.328     -           2         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I17_Y     AO1         C               In      -         11.355      -         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I17_Y     AO1         Y               Out     0.538     11.894      -         
N139                                                     Net         -               -       0.274     -           1         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I27_Y     XOR2        B               In      -         12.167      -         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I27_Y     XOR2        Y               Out     0.797     12.964      -         
un1_counter_q[3]                                         Net         -               -       0.686     -           3         
CORESPI_0.USPI.URXF.full_out_RNO_1                       NOR3A       C               In      -         13.651      -         
CORESPI_0.USPI.URXF.full_out_RNO_1                       NOR3A       Y               Out     0.546     14.196      -         
full_out_2_0_a2_2                                        Net         -               -       0.274     -           1         
CORESPI_0.USPI.URXF.full_out_RNO                         OR2B        B               In      -         14.470      -         
CORESPI_0.USPI.URXF.full_out_RNO                         OR2B        Y               Out     0.534     15.004      -         
full_out_2                                               Net         -               -       0.274     -           1         
CORESPI_0.USPI.URXF.full_out                             DFN1P0      D               In      -         15.278      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 15.736 is 6.661(42.3%) logic and 9.075(57.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.458
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.542

    - Propagation time:                      15.278
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -5.736

    Number of logic level(s):                11
    Starting point:                          cc3000fpga_MSS_0.MSS_ADLIB_INST / MSSPSEL
    Ending point:                            CORESPI_0.USPI.URXF.full_out / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                       Pin         Pin               Arrival     No. of    
Name                                                     Type        Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
cc3000fpga_MSS_0.MSS_ADLIB_INST                          MSS_APB     MSSPSEL     Out     0.000     0.000       -         
cc3000fpga_MSS_0_MSS_MASTER_APB_PSELx                    Net         -           -       0.274     -           1         
CoreAPB3_0.CAPB3O0OI_2[0]                                NOR3A       A           In      -         0.274       -         
CoreAPB3_0.CAPB3O0OI_2[0]                                NOR3A       Y           Out     0.546     0.819       -         
CAPB3O0OI_2[0]                                           Net         -           -       1.089     -           5         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_2_0                NOR3C       B           In      -         1.908       -         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_2_0                NOR3C       Y           Out     0.516     2.424       -         
tx_fifo_last_0_a2_2_0                                    Net         -           -       0.686     -           3         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_1                  NOR3B       A           In      -         3.110       -         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_1                  NOR3B       Y           Out     0.546     3.656       -         
N_18                                                     Net         -           -       1.395     -           8         
CORESPI_0.USPI.UCON.rx_fifo_read_0_a2                    NOR3B       A           In      -         5.051       -         
CORESPI_0.USPI.UCON.rx_fifo_read_0_a2                    NOR3B       Y           Out     0.546     5.596       -         
rx_fifo_read                                             Net         -           -       1.395     -           8         
CORESPI_0.USPI.URXF.empty_out_RNIC3LR4                   NOR2A       A           In      -         6.991       -         
CORESPI_0.USPI.URXF.empty_out_RNIC3LR4                   NOR2A       Y           Out     0.534     7.525       -         
N_103                                                    Net         -           -       1.007     -           4         
CORESPI_0.USPI.URXF.empty_out_RNI2VL65                   NOR2A       A           In      -         8.532       -         
CORESPI_0.USPI.URXF.empty_out_RNI2VL65                   NOR2A       Y           Out     0.534     9.066       -         
un1_counter_d_0_sqmuxa[1]                                Net         -           -       1.395     -           8         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I10_Y     OA1         C           In      -         10.461      -         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I10_Y     OA1         Y           Out     0.566     11.027      -         
N115                                                     Net         -           -       0.328     -           2         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I17_Y     AO1         C           In      -         11.355      -         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I17_Y     AO1         Y           Out     0.538     11.894      -         
N139                                                     Net         -           -       0.274     -           1         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I27_Y     XOR2        B           In      -         12.167      -         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I27_Y     XOR2        Y           Out     0.797     12.964      -         
un1_counter_q[3]                                         Net         -           -       0.686     -           3         
CORESPI_0.USPI.URXF.full_out_RNO_1                       NOR3A       C           In      -         13.651      -         
CORESPI_0.USPI.URXF.full_out_RNO_1                       NOR3A       Y           Out     0.546     14.196      -         
full_out_2_0_a2_2                                        Net         -           -       0.274     -           1         
CORESPI_0.USPI.URXF.full_out_RNO                         OR2B        B           In      -         14.470      -         
CORESPI_0.USPI.URXF.full_out_RNO                         OR2B        Y           Out     0.534     15.004      -         
full_out_2                                               Net         -           -       0.274     -           1         
CORESPI_0.USPI.URXF.full_out                             DFN1P0      D           In      -         15.278      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 15.736 is 6.661(42.3%) logic and 9.075(57.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.458
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.542

    - Propagation time:                      15.115
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -5.573

    Number of logic level(s):                11
    Starting point:                          cc3000fpga_MSS_0.MSS_ADLIB_INST / MSSPADDR[8]
    Ending point:                            CORESPI_0.USPI.URXF.empty_out / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                      Pin             Pin               Arrival     No. of    
Name                                                    Type        Name            Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
cc3000fpga_MSS_0.MSS_ADLIB_INST                         MSS_APB     MSSPADDR[8]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PADDR[24]                         Net         -               -       0.274     -           1         
CoreAPB3_0.CAPB3O0OI_2[0]                               NOR3A       C               In      -         0.274       -         
CoreAPB3_0.CAPB3O0OI_2[0]                               NOR3A       Y               Out     0.546     0.819       -         
CAPB3O0OI_2[0]                                          Net         -               -       1.089     -           5         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_2_0               NOR3C       B               In      -         1.908       -         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_2_0               NOR3C       Y               Out     0.516     2.424       -         
tx_fifo_last_0_a2_2_0                                   Net         -               -       0.686     -           3         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_1                 NOR3B       A               In      -         3.110       -         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_1                 NOR3B       Y               Out     0.546     3.656       -         
N_18                                                    Net         -               -       1.395     -           8         
CORESPI_0.USPI.UCON.rx_fifo_read_0_a2                   NOR3B       A               In      -         5.051       -         
CORESPI_0.USPI.UCON.rx_fifo_read_0_a2                   NOR3B       Y               Out     0.546     5.596       -         
rx_fifo_read                                            Net         -               -       1.395     -           8         
CORESPI_0.USPI.URXF.empty_out_RNIC3LR4                  NOR2A       A               In      -         6.991       -         
CORESPI_0.USPI.URXF.empty_out_RNIC3LR4                  NOR2A       Y               Out     0.534     7.525       -         
N_103                                                   Net         -               -       1.007     -           4         
CORESPI_0.USPI.URXF.empty_out_RNI2VL65                  NOR2A       A               In      -         8.532       -         
CORESPI_0.USPI.URXF.empty_out_RNI2VL65                  NOR2A       Y               Out     0.534     9.066       -         
un1_counter_d_0_sqmuxa[1]                               Net         -               -       1.395     -           8         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I0_S     AX1D        A               In      -         10.461      -         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I0_S     AX1D        Y               Out     0.852     11.313      -         
un1_counter_q[0]                                        Net         -               -       0.686     -           3         
CORESPI_0.USPI.URXF.empty_out_RNO_4                     NOR2        B               In      -         11.999      -         
CORESPI_0.USPI.URXF.empty_out_RNO_4                     NOR2        Y               Out     0.550     12.549      -         
r_m1_0_a2_0                                             Net         -               -       0.274     -           1         
CORESPI_0.USPI.URXF.empty_out_RNO_2                     XA1A        C               In      -         12.823      -         
CORESPI_0.USPI.URXF.empty_out_RNO_2                     XA1A        Y               Out     0.549     13.371      -         
r_m1_0_a2_1                                             Net         -               -       0.274     -           1         
CORESPI_0.USPI.URXF.empty_out_RNO_0                     NOR2A       A               In      -         13.645      -         
CORESPI_0.USPI.URXF.empty_out_RNO_0                     NOR2A       Y               Out     0.439     14.084      -         
N_3_1                                                   Net         -               -       0.274     -           1         
CORESPI_0.USPI.URXF.empty_out_RNO                       MX2         A               In      -         14.358      -         
CORESPI_0.USPI.URXF.empty_out_RNO                       MX2         Y               Out     0.484     14.841      -         
empty_out_2                                             Net         -               -       0.274     -           1         
CORESPI_0.USPI.URXF.empty_out                           DFN1P0      D               In      -         15.115      -         
============================================================================================================================
Total path delay (propagation time + setup) of 15.573 is 6.553(42.1%) logic and 9.020(57.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.458
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.542

    - Propagation time:                      15.115
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -5.573

    Number of logic level(s):                11
    Starting point:                          cc3000fpga_MSS_0.MSS_ADLIB_INST / MSSPSEL
    Ending point:                            CORESPI_0.USPI.URXF.empty_out / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                      Pin         Pin               Arrival     No. of    
Name                                                    Type        Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
cc3000fpga_MSS_0.MSS_ADLIB_INST                         MSS_APB     MSSPSEL     Out     0.000     0.000       -         
cc3000fpga_MSS_0_MSS_MASTER_APB_PSELx                   Net         -           -       0.274     -           1         
CoreAPB3_0.CAPB3O0OI_2[0]                               NOR3A       A           In      -         0.274       -         
CoreAPB3_0.CAPB3O0OI_2[0]                               NOR3A       Y           Out     0.546     0.819       -         
CAPB3O0OI_2[0]                                          Net         -           -       1.089     -           5         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_2_0               NOR3C       B           In      -         1.908       -         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_2_0               NOR3C       Y           Out     0.516     2.424       -         
tx_fifo_last_0_a2_2_0                                   Net         -           -       0.686     -           3         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_1                 NOR3B       A           In      -         3.110       -         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_1                 NOR3B       Y           Out     0.546     3.656       -         
N_18                                                    Net         -           -       1.395     -           8         
CORESPI_0.USPI.UCON.rx_fifo_read_0_a2                   NOR3B       A           In      -         5.051       -         
CORESPI_0.USPI.UCON.rx_fifo_read_0_a2                   NOR3B       Y           Out     0.546     5.596       -         
rx_fifo_read                                            Net         -           -       1.395     -           8         
CORESPI_0.USPI.URXF.empty_out_RNIC3LR4                  NOR2A       A           In      -         6.991       -         
CORESPI_0.USPI.URXF.empty_out_RNIC3LR4                  NOR2A       Y           Out     0.534     7.525       -         
N_103                                                   Net         -           -       1.007     -           4         
CORESPI_0.USPI.URXF.empty_out_RNI2VL65                  NOR2A       A           In      -         8.532       -         
CORESPI_0.USPI.URXF.empty_out_RNI2VL65                  NOR2A       Y           Out     0.534     9.066       -         
un1_counter_d_0_sqmuxa[1]                               Net         -           -       1.395     -           8         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I0_S     AX1D        A           In      -         10.461      -         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I0_S     AX1D        Y           Out     0.852     11.313      -         
un1_counter_q[0]                                        Net         -           -       0.686     -           3         
CORESPI_0.USPI.URXF.empty_out_RNO_4                     NOR2        B           In      -         11.999      -         
CORESPI_0.USPI.URXF.empty_out_RNO_4                     NOR2        Y           Out     0.550     12.549      -         
r_m1_0_a2_0                                             Net         -           -       0.274     -           1         
CORESPI_0.USPI.URXF.empty_out_RNO_2                     XA1A        C           In      -         12.823      -         
CORESPI_0.USPI.URXF.empty_out_RNO_2                     XA1A        Y           Out     0.549     13.371      -         
r_m1_0_a2_1                                             Net         -           -       0.274     -           1         
CORESPI_0.USPI.URXF.empty_out_RNO_0                     NOR2A       A           In      -         13.645      -         
CORESPI_0.USPI.URXF.empty_out_RNO_0                     NOR2A       Y           Out     0.439     14.084      -         
N_3_1                                                   Net         -           -       0.274     -           1         
CORESPI_0.USPI.URXF.empty_out_RNO                       MX2         A           In      -         14.358      -         
CORESPI_0.USPI.URXF.empty_out_RNO                       MX2         Y           Out     0.484     14.841      -         
empty_out_2                                             Net         -           -       0.274     -           1         
CORESPI_0.USPI.URXF.empty_out                           DFN1P0      D           In      -         15.115      -         
========================================================================================================================
Total path delay (propagation time + setup) of 15.573 is 6.553(42.1%) logic and 9.020(57.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.458
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.542

    - Propagation time:                      15.084
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -5.542

    Number of logic level(s):                11
    Starting point:                          cc3000fpga_MSS_0.MSS_ADLIB_INST / MSSPADDR[11]
    Ending point:                            CORESPI_0.USPI.URXF.full_out / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                       Pin              Pin               Arrival     No. of    
Name                                                     Type        Name             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
cc3000fpga_MSS_0.MSS_ADLIB_INST                          MSS_APB     MSSPADDR[11]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PADDR[27]                          Net         -                -       0.274     -           1         
CoreAPB3_0.CAPB3O0OI_1[0]                                NOR2        B                In      -         0.274       -         
CoreAPB3_0.CAPB3O0OI_1[0]                                NOR2        Y                Out     0.550     0.824       -         
CAPB3O0OI_1[0]                                           Net         -                -       1.089     -           5         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_2_0                NOR3C       A                In      -         1.912       -         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_2_0                NOR3C       Y                Out     0.447     2.359       -         
tx_fifo_last_0_a2_2_0                                    Net         -                -       0.686     -           3         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_1                  NOR3B       A                In      -         3.045       -         
CORESPI_0.USPI.UCON.tx_fifo_last_0_a2_1                  NOR3B       Y                Out     0.566     3.611       -         
N_18                                                     Net         -                -       1.395     -           8         
CORESPI_0.USPI.UCON.rx_fifo_read_0_a2                    NOR3B       A                In      -         5.006       -         
CORESPI_0.USPI.UCON.rx_fifo_read_0_a2                    NOR3B       Y                Out     0.566     5.573       -         
rx_fifo_read                                             Net         -                -       1.395     -           8         
CORESPI_0.USPI.URXF.empty_out_RNIC3LR4                   NOR2A       A                In      -         6.967       -         
CORESPI_0.USPI.URXF.empty_out_RNIC3LR4                   NOR2A       Y                Out     0.439     7.407       -         
N_103                                                    Net         -                -       1.007     -           4         
CORESPI_0.USPI.URXF.empty_out_RNI2VL65                   NOR2A       A                In      -         8.414       -         
CORESPI_0.USPI.URXF.empty_out_RNI2VL65                   NOR2A       Y                Out     0.439     8.853       -         
un1_counter_d_0_sqmuxa[1]                                Net         -                -       1.395     -           8         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I10_Y     OA1         C                In      -         10.248      -         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I10_Y     OA1         Y                Out     0.566     10.814      -         
N115                                                     Net         -                -       0.328     -           2         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I17_Y     AO1         C                In      -         11.142      -         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I17_Y     AO1         Y                Out     0.558     11.700      -         
N139                                                     Net         -                -       0.274     -           1         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I27_Y     XOR2        B                In      -         11.973      -         
CORESPI_0.USPI.URXF.un1_counter_q.ADD_6x6_fast_I27_Y     XOR2        Y                Out     0.797     12.771      -         
un1_counter_q[3]                                         Net         -                -       0.686     -           3         
CORESPI_0.USPI.URXF.full_out_RNO_1                       NOR3A       C                In      -         13.457      -         
CORESPI_0.USPI.URXF.full_out_RNO_1                       NOR3A       Y                Out     0.546     14.003      -         
full_out_2_0_a2_2                                        Net         -                -       0.274     -           1         
CORESPI_0.USPI.URXF.full_out_RNO                         OR2B        B                In      -         14.276      -         
CORESPI_0.USPI.URXF.full_out_RNO                         OR2B        Y                Out     0.534     14.810      -         
full_out_2                                               Net         -                -       0.274     -           1         
CORESPI_0.USPI.URXF.full_out                             DFN1P0      D                In      -         15.084      -         
==============================================================================================================================
Total path delay (propagation time + setup) of 15.542 is 6.467(41.6%) logic and 9.075(58.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A2F200M3F_FBGA484_-1
Report for cell cc3000fpga.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    11      1.0       11.0
               AO1    40      1.0       40.0
              AO1A     6      1.0        6.0
              AO1B     3      1.0        3.0
              AO1C     6      1.0        6.0
              AO1D     1      1.0        1.0
              AOI1     2      1.0        2.0
             AOI1B     5      1.0        5.0
              AX1D     5      1.0        5.0
              AX1E     1      1.0        1.0
             AXOI5     1      1.0        1.0
            CLKINT     1      0.0        0.0
               GND    13      0.0        0.0
               INV     5      1.0        5.0
              MAJ3     2      1.0        2.0
            MSSINT     6      0.0        0.0
           MSS_APB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
               MX2    45      1.0       45.0
              MX2A     1      1.0        1.0
              MX2C     1      1.0        1.0
              NOR2    18      1.0       18.0
             NOR2A    33      1.0       33.0
             NOR2B    57      1.0       57.0
              NOR3     7      1.0        7.0
             NOR3A    50      1.0       50.0
             NOR3B    32      1.0       32.0
             NOR3C    33      1.0       33.0
               OA1     9      1.0        9.0
              OA1A     2      1.0        2.0
              OA1B     2      1.0        2.0
              OA1C     4      1.0        4.0
              OAI1     2      1.0        2.0
               OR2    20      1.0       20.0
              OR2A     7      1.0        7.0
              OR2B     7      1.0        7.0
               OR3    21      1.0       21.0
              OR3A     5      1.0        5.0
              OR3B     1      1.0        1.0
             RCOSC     1      0.0        0.0
               VCC    13      0.0        0.0
               XA1     2      1.0        2.0
              XA1A     4      1.0        4.0
              XA1B     7      1.0        7.0
              XA1C     3      1.0        3.0
             XNOR2     1      1.0        1.0
               XO1     2      1.0        2.0
              XO1A     6      1.0        6.0
              XOR2    32      1.0       32.0
              XOR3     2      1.0        2.0


            DFN1C0    80      1.0       80.0
          DFN1E0C0     8      1.0        8.0
            DFN1E1    40      1.0       40.0
          DFN1E1C0    33      1.0       33.0
          DFN1E1P0     3      1.0        3.0
            DFN1P0    22      1.0       22.0
                   -----          ----------
             TOTAL   726               690.0


  IO Cell usage:
              cell count
             INBUF     2
         INBUF_MSS     3
            OUTBUF    14
        OUTBUF_MSS     2
                   -----
             TOTAL    21


Core Cells         : 690 of 4608 (15%)
IO Cells           : 21

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!

At Mapper Exit (Time elapsed 0h:00m:01s; Memory used current: 41MB peak: 111MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Wed Apr 02 17:09:40 2014

###########################################################]
