// Seed: 434641354
`define pp_2 0
module module_0 (
    id_1,
    id_2
);
  output id_2;
  inout id_1;
  assign id_2 = 1'd0;
  initial begin
    id_2 <= id_1;
    id_1 <= id_1;
  end
  reg id_2;
  reg id_3;
  always @(posedge id_2) begin
    id_3 <= id_1;
    if (1 - 1)
      if (1)
        if (1) id_3 <= id_3;
        else begin
          id_2 = id_1;
        end
  end
  assign id_1 = id_1;
endmodule
