

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1'
================================================================
* Date:           Fri Mar 10 17:23:33 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  8.387 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |        5|     2051|  0.250 us|  0.103 ms|    5|  2051|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_325_1_VITIS_LOOP_298_1  |        3|     2049|         2|          2|          1|  1 ~ 1024|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     188|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      94|    -|
|Register         |        -|    -|      52|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      52|     282|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln298_fu_226_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln300_fu_175_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln325_1_fu_131_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln325_fu_119_p2       |         +|   0|  0|  18|          11|           1|
    |t_11_fu_214_p2            |         -|   0|  0|  39|          32|          32|
    |and_ln301_fu_208_p2       |       and|   0|  0|  32|          32|          32|
    |icmp_ln298_fu_137_p2      |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln303_fu_220_p2      |      icmp|   0|  0|  18|          32|          17|
    |icmp_ln325_fu_113_p2      |      icmp|   0|  0|  12|          11|          12|
    |select_ln300_fu_194_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln325_2_fu_151_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln325_fu_143_p3    |    select|   0|  0|   9|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 188|         152|         122|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  13|          3|    1|          3|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_phi_mux_merge_phi_fu_87_p4            |   9|          2|    1|          2|
    |ap_return                                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_14_load               |   9|          2|    3|          6|
    |ap_sig_allocacmp_i_load                  |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten125_load  |   9|          2|   11|         22|
    |i_14_fu_62                               |   9|          2|    3|          6|
    |i_fu_58                                  |   9|          2|    9|         18|
    |indvar_flatten125_fu_66                  |   9|          2|   11|         22|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  94|         21|   50|        101|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln325_reg_269        |  11|   0|   11|          0|
    |ap_CS_fsm                |   2|   0|    2|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_return_preg           |   1|   0|    1|          0|
    |i_14_fu_62               |   3|   0|    3|          0|
    |i_fu_58                  |   9|   0|    9|          0|
    |icmp_ln325_reg_265       |   1|   0|    1|          0|
    |indvar_flatten125_fu_66  |  11|   0|   11|          0|
    |merge_reg_83             |   1|   0|    1|          0|
    |select_ln325_2_reg_279   |   3|   0|    3|          0|
    |select_ln325_reg_274     |   9|   0|    9|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  52|   0|   52|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                                    Source Object                                   |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1|  return value|
|ap_return              |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1|  return value|
|h_vec_coeffs_address0  |  out|   10|   ap_memory|                                                                        h_vec_coeffs|         array|
|h_vec_coeffs_ce0       |  out|    1|   ap_memory|                                                                        h_vec_coeffs|         array|
|h_vec_coeffs_q0        |   in|   32|   ap_memory|                                                                        h_vec_coeffs|         array|
+-----------------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.93>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_14 = alloca i32 1"   --->   Operation 6 'alloca' 'i_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten125 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.32ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten125"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 9 [1/1] (1.32ns)   --->   "%store_ln0 = store i3 0, i3 %i_14"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 10 [1/1] (1.32ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i597"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten125_load = load i11 %indvar_flatten125" [dilithium2/polyvec.c:325]   --->   Operation 12 'load' 'indvar_flatten125_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.52ns)   --->   "%icmp_ln325 = icmp_eq  i11 %indvar_flatten125_load, i11 1024" [dilithium2/polyvec.c:325]   --->   Operation 14 'icmp' 'icmp_ln325' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "%add_ln325 = add i11 %indvar_flatten125_load, i11 1" [dilithium2/polyvec.c:325]   --->   Operation 15 'add' 'add_ln325' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.32ns)   --->   "%br_ln325 = br i1 %icmp_ln325, void %for.inc.i607.critedge, void %for.inc.i.i624.preheader.exitStub" [dilithium2/polyvec.c:325]   --->   Operation 16 'br' 'br_ln325' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [dilithium2/poly.c:298]   --->   Operation 17 'load' 'i_load' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_14_load = load i3 %i_14" [dilithium2/polyvec.c:325]   --->   Operation 18 'load' 'i_14_load' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.34ns)   --->   "%add_ln325_1 = add i3 %i_14_load, i3 1" [dilithium2/polyvec.c:325]   --->   Operation 19 'add' 'add_ln325_1' <Predicate = (!icmp_ln325)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.34ns)   --->   "%icmp_ln298 = icmp_eq  i9 %i_load, i9 256" [dilithium2/poly.c:298]   --->   Operation 20 'icmp' 'icmp_ln298' <Predicate = (!icmp_ln325)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.07ns)   --->   "%select_ln325 = select i1 %icmp_ln298, i9 0, i9 %i_load" [dilithium2/polyvec.c:325]   --->   Operation 21 'select' 'select_ln325' <Predicate = (!icmp_ln325)> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%select_ln325_2 = select i1 %icmp_ln298, i3 %add_ln325_1, i3 %i_14_load" [dilithium2/polyvec.c:325]   --->   Operation 22 'select' 'select_ln325_2' <Predicate = (!icmp_ln325)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln300 = trunc i3 %select_ln325_2" [dilithium2/poly.c:300]   --->   Operation 23 'trunc' 'trunc_ln300' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln300, i8 0" [dilithium2/poly.c:300]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i9 %select_ln325" [dilithium2/poly.c:300]   --->   Operation 25 'zext' 'zext_ln300' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.74ns)   --->   "%add_ln300 = add i10 %tmp_s, i10 %zext_ln300" [dilithium2/poly.c:300]   --->   Operation 26 'add' 'add_ln300' <Predicate = (!icmp_ln325)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln300_2 = zext i10 %add_ln300" [dilithium2/poly.c:300]   --->   Operation 27 'zext' 'zext_ln300_2' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%h_vec_coeffs_addr = getelementptr i32 %h_vec_coeffs, i64 0, i64 %zext_ln300_2" [dilithium2/poly.c:300]   --->   Operation 28 'getelementptr' 'h_vec_coeffs_addr' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.77ns)   --->   "%h_vec_coeffs_load = load i10 %h_vec_coeffs_addr" [dilithium2/poly.c:300]   --->   Operation 29 'load' 'h_vec_coeffs_load' <Predicate = (!icmp_ln325)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 8.38>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_325_1_VITIS_LOOP_298_1_str"   --->   Operation 30 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 1024, i64 256"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln288 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [dilithium2/poly.c:288]   --->   Operation 33 'specloopname' 'specloopname_ln288' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (2.77ns)   --->   "%h_vec_coeffs_load = load i10 %h_vec_coeffs_addr" [dilithium2/poly.c:300]   --->   Operation 34 'load' 'h_vec_coeffs_load' <Predicate = (!icmp_ln325)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node t_11)   --->   "%t = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %h_vec_coeffs_load, i32 31" [dilithium2/poly.c:300]   --->   Operation 35 'bitselect' 't' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node t_11)   --->   "%select_ln300 = select i1 %t, i32 4294967295, i32 0" [dilithium2/poly.c:300]   --->   Operation 36 'select' 'select_ln300' <Predicate = (!icmp_ln325)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node t_11)   --->   "%shl_ln301 = shl i32 %h_vec_coeffs_load, i32 1" [dilithium2/poly.c:301]   --->   Operation 37 'shl' 'shl_ln301' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node t_11)   --->   "%and_ln301 = and i32 %shl_ln301, i32 %select_ln300" [dilithium2/poly.c:301]   --->   Operation 38 'and' 'and_ln301' <Predicate = (!icmp_ln325)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (2.18ns) (out node of the LUT)   --->   "%t_11 = sub i32 %h_vec_coeffs_load, i32 %and_ln301" [dilithium2/poly.c:301]   --->   Operation 39 'sub' 't_11' <Predicate = (!icmp_ln325)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (2.11ns)   --->   "%icmp_ln303 = icmp_sgt  i32 %t_11, i32 95231" [dilithium2/poly.c:303]   --->   Operation 40 'icmp' 'icmp_ln303' <Predicate = (!icmp_ln325)> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.32ns)   --->   "%br_ln303 = br i1 %icmp_ln303, void %for.inc.i.i600, void %for.inc.i.i624.preheader.exitStub" [dilithium2/poly.c:303]   --->   Operation 41 'br' 'br_ln303' <Predicate = (!icmp_ln325)> <Delay = 1.32>
ST_2 : Operation 42 [1/1] (1.73ns)   --->   "%add_ln298 = add i9 %select_ln325, i9 1" [dilithium2/poly.c:298]   --->   Operation 42 'add' 'add_ln298' <Predicate = (!icmp_ln325 & !icmp_ln303)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.32ns)   --->   "%store_ln298 = store i11 %add_ln325, i11 %indvar_flatten125" [dilithium2/poly.c:298]   --->   Operation 43 'store' 'store_ln298' <Predicate = (!icmp_ln325 & !icmp_ln303)> <Delay = 1.32>
ST_2 : Operation 44 [1/1] (1.32ns)   --->   "%store_ln298 = store i3 %select_ln325_2, i3 %i_14" [dilithium2/poly.c:298]   --->   Operation 44 'store' 'store_ln298' <Predicate = (!icmp_ln325 & !icmp_ln303)> <Delay = 1.32>
ST_2 : Operation 45 [1/1] (1.32ns)   --->   "%store_ln298 = store i9 %add_ln298, i9 %i" [dilithium2/poly.c:298]   --->   Operation 45 'store' 'store_ln298' <Predicate = (!icmp_ln325 & !icmp_ln303)> <Delay = 1.32>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln298 = br void %for.body.i.i597" [dilithium2/poly.c:298]   --->   Operation 46 'br' 'br_ln298' <Predicate = (!icmp_ln325 & !icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%merge = phi i1 1, void %for.body.i.i597, i1 0, void %for.inc.i607.critedge"   --->   Operation 47 'phi' 'merge' <Predicate = (icmp_ln303) | (icmp_ln325)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %merge"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln303) | (icmp_ln325)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ h_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 011]
i_14                   (alloca           ) [ 011]
indvar_flatten125      (alloca           ) [ 011]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
indvar_flatten125_load (load             ) [ 000]
specpipeline_ln0       (specpipeline     ) [ 000]
icmp_ln325             (icmp             ) [ 011]
add_ln325              (add              ) [ 001]
br_ln325               (br               ) [ 011]
i_load                 (load             ) [ 000]
i_14_load              (load             ) [ 000]
add_ln325_1            (add              ) [ 000]
icmp_ln298             (icmp             ) [ 000]
select_ln325           (select           ) [ 001]
select_ln325_2         (select           ) [ 001]
trunc_ln300            (trunc            ) [ 000]
tmp_s                  (bitconcatenate   ) [ 000]
zext_ln300             (zext             ) [ 000]
add_ln300              (add              ) [ 000]
zext_ln300_2           (zext             ) [ 000]
h_vec_coeffs_addr      (getelementptr    ) [ 001]
specloopname_ln0       (specloopname     ) [ 000]
empty                  (speclooptripcount) [ 000]
specpipeline_ln0       (specpipeline     ) [ 000]
specloopname_ln288     (specloopname     ) [ 000]
h_vec_coeffs_load      (load             ) [ 000]
t                      (bitselect        ) [ 000]
select_ln300           (select           ) [ 000]
shl_ln301              (shl              ) [ 000]
and_ln301              (and              ) [ 000]
t_11                   (sub              ) [ 000]
icmp_ln303             (icmp             ) [ 001]
br_ln303               (br               ) [ 000]
add_ln298              (add              ) [ 000]
store_ln298            (store            ) [ 000]
store_ln298            (store            ) [ 000]
store_ln298            (store            ) [ 000]
br_ln298               (br               ) [ 000]
merge                  (phi              ) [ 001]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="h_vec_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_vec_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_325_1_VITIS_LOOP_298_1_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_14_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_14/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten125_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten125/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="h_vec_coeffs_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="10" slack="0"/>
<pin id="74" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_vec_coeffs_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="10" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_vec_coeffs_load/1 "/>
</bind>
</comp>

<comp id="83" class="1005" name="merge_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="merge (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="merge_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="1" slack="0"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="merge/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln0_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="11" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="3" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="9" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten125_load_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="11" slack="0"/>
<pin id="112" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten125_load/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln325_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="11" slack="0"/>
<pin id="115" dir="0" index="1" bw="11" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln325/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln325_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="11" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln325/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="9" slack="0"/>
<pin id="127" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_14_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_14_load/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln325_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln325_1/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln298_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="9" slack="0"/>
<pin id="139" dir="0" index="1" bw="9" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln298/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="select_ln325_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="9" slack="0"/>
<pin id="146" dir="0" index="2" bw="9" slack="0"/>
<pin id="147" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln325/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="select_ln325_2_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="0" index="2" bw="3" slack="0"/>
<pin id="155" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln325_2/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln300_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln300/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_s_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="0" index="1" bw="2" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln300_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="0"/>
<pin id="173" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln300/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln300_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="0"/>
<pin id="177" dir="0" index="1" bw="9" slack="0"/>
<pin id="178" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln300/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln300_2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln300_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="t_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="6" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="select_ln300_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln300/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="shl_ln301_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln301/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="and_ln301_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln301/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="t_11_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t_11/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln303_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln303/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln298_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="1"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln298/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln298_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="1"/>
<pin id="233" dir="0" index="1" bw="11" slack="1"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln298/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln298_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="1"/>
<pin id="237" dir="0" index="1" bw="3" slack="1"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln298/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln298_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="9" slack="0"/>
<pin id="241" dir="0" index="1" bw="9" slack="1"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln298/2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="i_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="9" slack="0"/>
<pin id="246" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="251" class="1005" name="i_14_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="0"/>
<pin id="253" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="258" class="1005" name="indvar_flatten125_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="11" slack="0"/>
<pin id="260" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten125 "/>
</bind>
</comp>

<comp id="265" class="1005" name="icmp_ln325_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln325 "/>
</bind>
</comp>

<comp id="269" class="1005" name="add_ln325_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="1"/>
<pin id="271" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln325 "/>
</bind>
</comp>

<comp id="274" class="1005" name="select_ln325_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="1"/>
<pin id="276" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln325 "/>
</bind>
</comp>

<comp id="279" class="1005" name="select_ln325_2_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="1"/>
<pin id="281" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln325_2 "/>
</bind>
</comp>

<comp id="284" class="1005" name="h_vec_coeffs_addr_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="1"/>
<pin id="286" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="h_vec_coeffs_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="30" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="54" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="56" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="110" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="125" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="137" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="125" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="156"><net_src comp="137" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="131" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="128" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="174"><net_src comp="143" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="163" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="171" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="77" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="48" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="206"><net_src comp="77" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="2" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="194" pin="3"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="77" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="208" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="50" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="52" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="243"><net_src comp="226" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="58" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="250"><net_src comp="244" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="254"><net_src comp="62" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="257"><net_src comp="251" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="261"><net_src comp="66" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="268"><net_src comp="113" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="119" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="277"><net_src comp="143" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="282"><net_src comp="151" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="287"><net_src comp="70" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="77" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1 : h_vec_coeffs | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten125_load : 1
		icmp_ln325 : 2
		add_ln325 : 2
		br_ln325 : 3
		i_load : 1
		i_14_load : 1
		add_ln325_1 : 2
		icmp_ln298 : 2
		select_ln325 : 3
		select_ln325_2 : 3
		trunc_ln300 : 4
		tmp_s : 5
		zext_ln300 : 4
		add_ln300 : 6
		zext_ln300_2 : 7
		h_vec_coeffs_addr : 8
		h_vec_coeffs_load : 9
	State 2
		t : 1
		select_ln300 : 2
		shl_ln301 : 1
		and_ln301 : 3
		t_11 : 3
		icmp_ln303 : 4
		br_ln303 : 5
		store_ln298 : 1
		merge : 6
		ret_ln0 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln325_fu_119   |    0    |    18   |
|    add   |   add_ln325_1_fu_131  |    0    |    11   |
|          |    add_ln300_fu_175   |    0    |    17   |
|          |    add_ln298_fu_226   |    0    |    16   |
|----------|-----------------------|---------|---------|
|          |  select_ln325_fu_143  |    0    |    9    |
|  select  | select_ln325_2_fu_151 |    0    |    3    |
|          |  select_ln300_fu_194  |    0    |    32   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln325_fu_113   |    0    |    11   |
|   icmp   |   icmp_ln298_fu_137   |    0    |    11   |
|          |   icmp_ln303_fu_220   |    0    |    18   |
|----------|-----------------------|---------|---------|
|    sub   |      t_11_fu_214      |    0    |    39   |
|----------|-----------------------|---------|---------|
|    and   |    and_ln301_fu_208   |    0    |    32   |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln300_fu_159  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|      tmp_s_fu_163     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |   zext_ln300_fu_171   |    0    |    0    |
|          |  zext_ln300_2_fu_181  |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|        t_fu_186       |    0    |    0    |
|----------|-----------------------|---------|---------|
|    shl   |    shl_ln301_fu_202   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   217   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln325_reg_269    |   11   |
|h_vec_coeffs_addr_reg_284|   10   |
|       i_14_reg_251      |    3   |
|        i_reg_244        |    9   |
|    icmp_ln325_reg_265   |    1   |
|indvar_flatten125_reg_258|   11   |
|       merge_reg_83      |    1   |
|  select_ln325_2_reg_279 |    3   |
|   select_ln325_reg_274  |    9   |
+-------------------------+--------+
|          Total          |   58   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  1.324  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   217  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   58   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   58   |   226  |
+-----------+--------+--------+--------+
