// Seed: 287574867
module module_0 #(
    parameter id_1 = 32'd36,
    parameter id_7 = 32'd11
);
  type_14(
      1, &id_1[1 : 1], id_1[1]
  );
  assign id_1 = 1;
  logic id_2;
  always @(posedge (1) != {1}) begin
    id_1 <= id_1;
  end
  reg id_3;
  logic id_4, id_5;
  logic id_6;
  logic _id_7;
  integer id_8, id_9;
  type_1 id_10 (
      .id_0(id_1),
      .id_1(""),
      .id_2(1 < id_9),
      .id_3(id_8[1'd0]),
      .id_4(id_3[id_1 : id_7])
  );
  type_2 id_11 (
      .id_0(1),
      .id_1(id_7),
      .id_2(id_2),
      .id_3(id_1)
  );
  logic id_12;
  logic id_13;
  initial begin
    id_3 <= 1;
  end
endmodule
