// Seed: 3576924601
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    input uwire id_3,
    input wire id_4,
    input tri1 id_5,
    input wire id_6,
    input wire id_7,
    input wor id_8,
    output tri0 id_9,
    output tri1 id_10,
    output tri id_11,
    input wor id_12
);
  assign id_11 = id_4;
endmodule
module module_1 (
    output wor  id_0,
    output wor  id_1,
    output tri  id_2,
    input  tri1 id_3,
    output tri1 id_4,
    output wand id_5
);
  wire id_7;
  module_0(
      id_3, id_5, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_5, id_0, id_2, id_3
  );
  wire id_8;
endmodule
