Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (win64) Build 881834 Fri Apr  4 14:15:54 MDT 2014
| Date         : Sat Aug 22 19:03:05 2015
| Host         : LAPAR01-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file mb_system_wrapper_control_sets_placed.rpt
| Design       : mb_system_wrapper
| Device       : xc7k325t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   553 |
| Minimum Number of register sites lost to control set restrictions |  1701 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4810 |         1397 |
| No           | No                    | Yes                    |              94 |           35 |
| No           | Yes                   | No                     |            3048 |         1305 |
| Yes          | No                    | No                     |            3052 |          910 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |            3681 |         1290 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                 Clock Signal                                                |                                                                                                                        Enable Signal                                                                                                                        |                                                                                                  Set/Reset Signal                                                                                                 | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mb_system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                       | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                             | mb_system_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg                                                                                        |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_mem_R[7]_i_1                                                                                                                                                                                                                | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_iterate1                                                                                                    |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_R[0]_i_1                                                                                                                                                                                                                    |                                                                                                                                                                                                                   |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_fine_inc[5][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_FSM_onehot_ocal_state_r[21]_i_1                                                                                                                                                                                               | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                       |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/microblaze_0/U0/n_0_Use_FPU.Using_FPGA_3.first_mem_fpu_norm_delay_Inst_i_1                                                                                                                            |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][5][5]_i_1                                                                                                                                                                                               | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2                                                                                                    |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_fine_inc[4][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                1 |              1 |
| ~mb_system_i/mdm_1/U0/Ext_JTAG_DRCK                                                                         | mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                                                          | mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                                                                                 |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                                                       |                                                                                                                                                                                                                   |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_smallest[7][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                    |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_12_out                                                                                                                                                         |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_13_out                                                                                                                                                         |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                    | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                                                                                                                                          | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                1 |              1 |
|  mb_system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                       | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                             | mb_system_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg                                                                                         |                1 |              1 |
|  mb_system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                       | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                             | mb_system_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg                                                                                        |                1 |              1 |
|  mb_system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                       | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                             | mb_system_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg                                                                                        |                1 |              1 |
| ~mb_system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                       |                                                                                                                                                                                                                                                             | mb_system_i/mdm_1/U0/n_0_Insert_Delays[0].LUT_Delay_i_1                                                                                                                                                           |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_fine_inc[3][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_smallest[6][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                    |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_fine_inc[2][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_smallest[2][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                    |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                                                       |                                                                                                                                                                                                                   |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_fine_inc[1][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_stg1_wr_rd_cnt[2]_i_1                                                                                                                                                               |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/Trace_EX_PipeRun                                                                                                                                                                                                                |                                                                                                                                                                                                                   |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][7][5]_i_1                                                                                                                                                                                               | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                    |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_addr_ld_en                                                                                                                                                     | mb_system_i/axi_bram_ctrl_0/bram_rst_b                                                                                                                                                                            |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_fine_inc[0][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_smallest[1][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                    |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R43_in                                                                                                                                                       |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_fine_inc[7][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                                                       |                                                                                                                                                                                                                   |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_smallest[5][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                    |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_fine_inc[6][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/axi_timer_0/n_0_READ_DONE1_I_i_1                                                                                                                                                                      |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/axi_timer_0/n_0_TCSR0_GENERATE[23].TCSR0_FF_I_i_1                                                                                                                                                     |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/axi_timer_0/n_0_TCSR1_GENERATE[23].TCSR1_FF_I_i_1                                                                                                                                                     |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_smallest[0][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                    |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_smallest[4][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                    |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_smallest[3][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                    |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                                                                                                                              |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][0][5]_i_1                                                                                                                                                                                               | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                    |                1 |              1 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][5][5]_i_1                                                                                                                                                                                               | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                    |                1 |              2 |
|  mb_system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                       | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                             | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                |                1 |              2 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                                                                           |                                                                                                                                                                                                                   |                1 |              2 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                   |                1 |              2 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                    |                1 |              2 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][4][5]_i_1                                                                                                                                                                                               | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                    |                2 |              3 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][7][5]_i_1                                                                                                                                                                                               | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                    |                1 |              3 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][6][5]_i_1                                                                                                                                                                                               | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                    |                1 |              3 |
|  mb_system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                       |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                   |                2 |              3 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][2][5]_i_1                                                                                                                                                                                               | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                    |                1 |              3 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][1][5]_i_1                                                                                                                                                                                               | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2                                                                                                    |                2 |              3 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][0][5]_i_1                                                                                                                                                                                               | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                    |                3 |              3 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_wb_exception_kind_i[27]_i_2                                                                                                                                                                                                 | mb_system_i/microblaze_0/U0/n_0_wb_exception_kind_i[27]_i_1                                                                                                                                                       |                2 |              3 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][3][5]_i_1                                                                                                                                                                                               | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2                                                                                                    |                2 |              3 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/load_stage2                                                                                                                                         |                                                                                                                                                                                                                   |                1 |              3 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/r_push                                                                                                                                                                 |                                                                                                                                                                                                                   |                1 |              3 |
|  mb_system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                       | mb_system_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                    | mb_system_i/mdm_1/U0/n_0_PORT_Selector[3]_i_1                                                                                                                                                                     |                1 |              4 |
| ~mb_system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                       |                                                                                                                                                                                                                                                             | mb_system_i/mdm_1/U0/n_0_PORT_Selector[3]_i_1                                                                                                                                                                     |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wrcal_wr_cnt[3]_i_2                                                                                                                                                                                                           | mb_system_i/mig_7series_0/n_0_wrcal_wr_cnt[3]_i_1                                                                                                                                                                 |                2 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_EX_ALU_Op[0]_i_1                                                                                                                                                                                                            |                                                                                                                                                                                                                   |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                             | mb_system_i/mig_7series_0/n_0_num_refresh[3]_i_1                                                                                                                                                                  |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg                                                                                               | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10                                                                                                   |                2 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wrcal_dqs_cnt_r[3]_i_1                                                                                                                                                                                                        | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9                                                                                                    |                3 |              4 |
|  mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref | mb_system_i/mig_7series_0/n_0_FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1                                                                                                                                                                     | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                       |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_tap_inc_wait_cnt[3]_i_1                                                                                                                                                             |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                                                                                                                                          | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                    |                2 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_gen_byte_sel_div1.byte_sel_cnt[3]_i_2                                                                                                                                                                                         | mb_system_i/mig_7series_0/n_0_gen_byte_sel_div1.byte_sel_cnt[3]_i_1                                                                                                                                               |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/WB_Halted                                                                                                                                                                                                     | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |                2 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_cnt_dqs_r[3]_i_1                                                                                                                                                                                                              | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16                                                                                                   |                3 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_oclk_wr_cnt[3]_i_2                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_oclk_wr_cnt[3]_i_1                                                                                                                                                                  |                2 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/flush_pipe                                                                                                                                     |                3 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                   |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/en_16x_Baud                                                                                                                                                                                                   |                                                                                                                                                                                                                   |                2 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                       | mb_system_i/axi_bram_ctrl_0/n_0_GEN_WR_NO_ECC.bram_we_int[3]_i_1                                                                                                                                                  |                2 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/bt_ex_jump_held                                                                                                                    |                4 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                                                                                                                                                                      | mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                              |                2 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_bram_ctrl_0/n_0_rd_data_sm_cs[3]_i_1                                                                                                                                                                                                        | mb_system_i/axi_bram_ctrl_0/bram_rst_b                                                                                                                                                                            |                2 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/rst_mig_7series_0_100M/bus_struct_reset[0]                                                                                                                                                            |                3 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_cnt_read[3]_i_1__1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                 | mb_system_i/mig_7series_0/n_0_wait_cnt[3]_i_1                                                                                                                                                                     |                1 |              4 |
|  mb_system_i/mdm_1/U0/Ext_JTAG_DRCK                                                                         | mb_system_i/mdm_1/U0/n_0_TDI_Shifter[3]_i_1                                                                                                                                                                                                                 | mb_system_i/mdm_1/U0/n_0_PORT_Selector[3]_i_1                                                                                                                                                                     |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_reg_ctrl_cnt_r[3]_i_2                                                                                                                                                                                                         | mb_system_i/mig_7series_0/n_0_reg_ctrl_cnt_r[3]_i_1                                                                                                                                                               |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_cal2_state_r[3]_i_1                                                                                                                                                                                                           | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10                                                                                                   |                2 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wait_cnt_r[3]_i_2__0                                                                                                                                                                                                          | mb_system_i/mig_7series_0/n_0_wait_cnt_r[3]_i_1                                                                                                                                                                   |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                              | mb_system_i/mig_7series_0/n_0_detect_rd_cnt[3]_i_1                                                                                                                                                                |                2 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[381]_i_1                                                                                                                                                                                | mb_system_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[511]_i_1                                                                                                                                      |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE042_out                                                                                                                                                                                              | mb_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                            |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_wait_cnt_r[3]_i_1__0                                                                                                                                                                |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_wait_state_cnt_r[3]_i_1                                                                                                                                                             |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_Using_AXI.r_read_fifo_addr[0]_i_1__0                                                                                                                                                                                        | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |                2 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_Using_AXI.r_read_fifo_addr[0]_i_1                                                                                                                                                                                           | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_1                                                                                                                                                                          | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1                                                                                                                                                                            | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |                2 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_sync_cntr[3]_i_2                                                                                                                                                                                                              | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                   |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_stg3_tap_cnt[4]_i_2                                                                                                                                                                                                           | mb_system_i/mig_7series_0/n_0_stg3_tap_cnt[4]_i_1                                                                                                                                                                 |                2 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[381]_i_1                                                                                                                                                                                | mb_system_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[446]_i_1                                                                                                                                      |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_regl_dqs_cnt[3]_i_1                                                                                                 |                                                                                                                                                                                                                   |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_wait_cnt_r[3]_i_1                                                         |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_Use_BTC_2.ex_prediction_bits[0]_i_1                                                                                                                                                                                         | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_stable_rise_stg3_cnt[3]_i_2                                                                                                                                                                                                   | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stable_rise_stg3_cnt0                                      |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_incdec_wait_cnt[3]_i_1                                                                                                                                                              |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cnt_shift_r[3]_i_2                                                                                                  | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r0                                                                  |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stable_fall_stg3_cnt0                                                                                | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stable_rise_stg3_cnt0                                      |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[381]_i_1                                                                                                                                                                                | mb_system_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[383]_i_1                                                                                                                                      |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[381]_i_1                                                                                                                                                                                | mb_system_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[316]_i_1                                                                                                                                      |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/wr_accepted                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                         |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/wr_data_en                                                                                                                                                                      | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                         |                1 |              4 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_FIFO_Reset                                                                                                                                         |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_fine_inc[6][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                    |                4 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_fine_inc[5][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                    |                3 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/microblaze_0/U0/n_0_mem_left_shift_4[0]_i_1                                                                                                                                                           |                3 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_fine_inc[4][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                    |                4 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_wait_cnt_r[4]_i_1                                                    |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_fine_inc[3][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                    |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_maint_controller.maint_wip_r_lcl_i_1                                                                                                                                                |                3 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_not_empty_wait_cnt[4]_i_1                                                                                                                                                           |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_ocal_final_cnt_r_mux_c[5]_i_1                                                                                                                                                       |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_fine_inc[2][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                    |                3 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_smallest[1][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_fine_inc[1][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                    |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_fine_inc[0][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                    |                3 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_entry_cnt[4]_i_1__6                                                                                                                                                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_entry_cnt[4]_i_1__5                                                                                                                                                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_entry_cnt[4]_i_1__4                                                                                                                                                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_entry_cnt[4]_i_1__3                                                                                                                                                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_entry_cnt[4]_i_1__2                                                                                                                                                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_entry_cnt[4]_i_1__1                                                                                                                                                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_entry_cnt[4]_i_1__0                                                                                                                                                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_entry_cnt[4]_i_1                                                                                                                                                                                                              | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][3][4]_i_1                                                                                       |                                                                                                                                                                                                                   |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_smallest[7][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_dlyce_dq_r_reg                                                                                                 | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_limit_r0                                                           |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][2][4]_i_1                                                                                       |                                                                                                                                                                                                                   |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][1][4]_i_1                                                                                       |                                                                                                                                                                                                                   |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_smallest[6][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2                                                                  | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1                        |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2                                                                  | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1                        |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2                                                                  | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1                        |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2                                                                  | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1                        |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2                                                                  | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1                        |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2                                                                  | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1                        |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_smallest[5][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/rst_mig_7series_0_100M/lpf_int                                                                                                                                                                        |                3 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/AES_AXI_0/n_0_axi_arready_i_1                                                                                                                                                                                                                   | mb_system_i/AES_AXI_0/n_0_axi_awready_i_1                                                                                                                                                                         |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/AES_AXI_0/U0/myip_lite_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                           | mb_system_i/AES_AXI_0/n_0_axi_awready_i_1                                                                                                                                                                         |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_smallest[4][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_smallest[3][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                3 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_smallest[2][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                3 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_bram_ctrl_0/n_0_FSM_onehot_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[5]_i_1                                                                                                                                                         | mb_system_i/axi_bram_ctrl_0/bram_rst_b                                                                                                                                                                            |                3 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_bram_ctrl_0/n_0_FSM_onehot_rlast_sm_cs[5]_i_1                                                                                                                                                                                               | mb_system_i/axi_bram_ctrl_0/bram_rst_b                                                                                                                                                                            |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2                                                                  | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1                        |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_smallest[0][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_mem_intercon/xbar/n_0_gen_rep[0].fifoaddr[4]_i_1                                                                                                                                                                                            | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                               |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_mem_intercon/xbar/n_0_gen_arbiter.last_rr_hot[1]_i_1__0                                                                                                                                                                                     | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                               |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_mem_intercon/xbar/n_0_gen_arbiter.last_rr_hot[1]_i_1                                                                                                                                                                                        | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                               |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_mem_intercon/xbar/n_0_FSM_onehot_state[4]_i_1__2                                                                                                                                                                                            | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                        |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_mem_intercon/xbar/n_0_FSM_onehot_state[4]_i_1__1                                                                                                                                                                                            | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                        |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_mem_intercon/xbar/n_0_FSM_onehot_state[4]_i_1__0                                                                                                                                                                                            | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                        |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_mem_intercon/xbar/n_0_FSM_onehot_state[4]_i_1                                                                                                                                                                                               | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                            |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2                                                                  | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1                        |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_cmd_pipe_plus.mc_cmd[1]_i_1                                                                                                                                                                                                   | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17                                                                                                   |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_mem_intercon/xbar/s_axi_arready[0]                                                                                                                                                                                                          | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                               |                3 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_mem_intercon/xbar/s_axi_arready[1]                                                                                                                                                                                                          | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                               |                3 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_mem_intercon/xbar/s_axi_awready[0]                                                                                                                                                                                                          | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                               |                3 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_prbs_1st_edge_taps_r[5]_i_2                                                                                                                                                                                                   | mb_system_i/mig_7series_0/n_0_prbs_1st_edge_taps_r[5]_i_1                                                                                                                                                         |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/Trace_OF_PipeRun                                                                                                                                                                                                                | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode                                                                                                                                 |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][0][4]_i_1                                                                                       |                                                                                                                                                                                                                   |                3 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_my_empty[4]_i_1__6                                                                                                                                                                                                            | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_my_empty[4]_i_1__5                                                                                                                                                                                                            | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/Trace_MEM_PipeRun                                                                                                                                                                                                               | mb_system_i/microblaze_0/U0/n_0_Use_FPU.WB_FSR[27]_i_1                                                                                                                                                            |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_my_empty[4]_i_1__4                                                                                                                                                                                                            | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_my_empty[4]_i_1__3                                                                                                                                                                                                            | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                4 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_my_empty[4]_i_1__2                                                                                                                                                                                                            | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_my_empty[4]_i_1__1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                3 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_my_empty[4]_i_1__0                                                                                                                                                                                                            | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_FSM_onehot_cache_state[10]_i_1                                                                                                                                                                                              | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_my_empty[4]_i_1                                                                                                                                                                                                               | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_second_edge_taps_r[5]_i_2                                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_second_edge_taps_r[5]_i_1                                                 |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/p_24_out                                                                                                                                                                        | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |                3 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idel_dec_cnt_reg[4]_i_1                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                3 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_Using_AXI.Use_AXI_Write.pending_write[4]_i_1                                                                                                                                                                                | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][7][4]_i_1                                                                                       |                                                                                                                                                                                                                   |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][6][4]_i_1                                                                                       |                                                                                                                                                                                                                   |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][5][4]_i_1                                                                                       |                                                                                                                                                                                                                   |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][4][4]_i_1                                                                                       |                                                                                                                                                                                                                   |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_found_2nd_edge_r                                                                       | mb_system_i/mig_7series_0/n_0_prbs_2nd_edge_taps_r[5]_i_1                                                                                                                                                         |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][0][5]_i_1                                                                                                                                                                                               | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7                                                                                                    |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][7][5]_i_1                                                                                                                                                                                               | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                    |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wl_state_r[4]_i_1                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                    |                3 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/app_rdy                                                                                                                                                                         | mb_system_i/mig_7series_0/n_0_RD_PRI_REG.rd_wait_limit[4]_i_1                                                                                                                                                     |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/app_rdy                                                                                                                                                                         | mb_system_i/mig_7series_0/n_0_RD_PRI_REG.wr_wait_limit[4]_i_1                                                                                                                                                     |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_129_out                                                                                                                                             |                                                                                                                                                                                                                   |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_12_out                                                                                                                                              |                                                                                                                                                                                                                   |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_51_out                                                                                                                                              |                                                                                                                                                                                                                   |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_90_out                                                                                                                                              |                                                                                                                                                                                                                   |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sel                                                                                                                                                              | mb_system_i/mig_7series_0/n_0_maint_prescaler.maint_prescaler_r[4]_i_1                                                                                                                                            |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                    | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__15                                                                                |                2 |              5 |
|  mb_system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                       | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                             |                                                                                                                                                                                                                   |                4 |              5 |
|  mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                   |                3 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_FSM_onehot_state[4]_i_1                                                                                                                                                                                                       | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                3 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/rd_accepted                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                         |                1 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_fine_inc[7][5]_i_1                                                                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                    |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/RX_FIFO_Reset                                                                                                                                         |                2 |              5 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_ocal_fall_edge1_taps[5]_i_1                                                                                                                                                                                                   | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0                                                                                                    |                3 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_ocal_dec_cnt[5]_i_1                                                                                                                                                                                                           | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                    |                3 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                 |                1 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg                                                                       | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                       |                4 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_prbs_dqs_tap_cnt_r[5]_i_1                                                                                                                                                                                                     | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                       |                4 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_prbs_dec_tap_cnt[5]_i_1                                                                                                                                                                                                       | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                       |                5 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/rst_mig_7series_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                        | mb_system_i/rst_mig_7series_0_100M/clear                                                                                                                                                                          |                1 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_ocal_rise_right_edge[5]_i_1                                                                                                                                                                                                   | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0                                                                                                    |                3 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[381]_i_1                                                                                                                                                                                | mb_system_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[380]_i_1                                                                                                                                      |                2 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[381]_i_1                                                                                                                                                                                | mb_system_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[445]_i_1                                                                                                                                      |                2 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[381]_i_1                                                                                                                                                                                | mb_system_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[447]_i_1                                                                                                                                      |                2 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[381]_i_1                                                                                                                                                                                | mb_system_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1                                                                                                                                      |                2 |              6 |
|  mb_system_i/mdm_1/U0/Ext_JTAG_DRCK                                                                         | mb_system_i/mdm_1/U0/n_0_count[0]__0_i_1                                                                                                                                                                                                                    |                                                                                                                                                                                                                   |                1 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_stable_pass_cnt[5]_i_1                                                                                                                                                                                                        | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                2 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_cnt_read[5]_i_1__0                                                                                                                                                                                                            | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                3 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][4][5]_i_1                                                                                    | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                3 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_cnt_read[5]_i_1                                                                                                                                                                                                               | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                3 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_stg2_dec_cnt[5]_i_1                                                                                                                                                                                                           | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0                                                                                                    |                3 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_stg2_tap_cnt[5]_i_1                                                                                                                                                                                                           | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                    |                4 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_tap_cnt_cpt_r[5]_i_2                                                                                                | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_tap_cnt_cpt_r[5]_i_1                                                      |                3 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_mem_intercon/xbar/n_0_gen_single_thread.accept_cnt[5]_i_1                                                                                                                                                                                   | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                               |                3 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_first_edge_taps_r[5]_i_2                                                                                            | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_first_edge_taps_r[5]_i_1                                                  |                2 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/mem_float_operation_2                                                                                                                                                           |                                                                                                                                                                                                                   |                2 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_right_edge_taps_r[5]_i_1                                                                                            |                                                                                                                                                                                                                   |                1 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_stg3_incdec_limit[5]_i_1                                                                                                                                                                                                      | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                    |                3 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][7][5]_i_1                                                                                    | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                4 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][6][5]_i_1                                                                                    | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                4 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_state_r[5]_i_1                                                                                                 | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                4 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][5][5]_i_1                                                                                    | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                4 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_stg3_left_limit[5]_i_1                                                                                                                                                                                                        | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                       |                2 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/p_3_out                                                                                                                                                 | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |                1 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][3][5]_i_1                                                                                    | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                3 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][2][5]_i_1                                                                                    | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                3 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_rank_final_loop[0].bank_final_loop[1].final_data_offset[0][11]_i_1                                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11                                                                                                   |                3 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1                                                                                                                                                         |                                                                                                                                                                                                                   |                1 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_ocal_rise_edge2_taps[5]_i_1                                                                                                                                                                                                   | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                    |                4 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_rank_final_loop[0].final_do_max[0][5]_i_1                                                                                                                                                                                     | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10                                                                                                   |                3 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_rd_byte_data_offset[0][11]_i_2                                                                                                                                                                                                | mb_system_i/mig_7series_0/n_0_rd_byte_data_offset[0][11]_i_1                                                                                                                                                      |                2 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1                                                                                    | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                4 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_ocal_rise_edge1_taps[5]_i_1                                                                                                                                                                                                   | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                    |                2 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0                                                                                                                         | mb_system_i/mig_7series_0/n_0_refresh_timer.refresh_timer_r[5]_i_1                                                                                                                                                |                2 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_ocal_inc_cnt[5]_i_1                                                                                                                                                                                                           | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                    |                2 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                      | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__15                                                                                |                3 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1                                                                                    | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                3 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_pi_rdval_cnt[5]_i_1                                                                                                 | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                2 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][2][5]_i_1                                                                                                                                                                                               | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7                                                                                                    |                2 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cnt_idel_dec_cpt_r[5]_i_1                                                                                           |                                                                                                                                                                                                                   |                3 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_init_dec_cnt[5]_i_1                                                                                                                                                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                2 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_ocal_final_cnt_r[5]_i_2                                                                                                                                                                                                       | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg3_limit0                                                |                2 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/WB_PipeRun                                                                                                                                                                                                    | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |                1 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                               | mb_system_i/mig_7series_0/n_0_delaydec_cnt_r[5]_i_1                                                                                                                                                               |                2 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                           | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10                                                                                                   |                3 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_rd_byte_data_offset[0][17]_i_2                                                                                                                                                                                                | mb_system_i/mig_7series_0/n_0_rd_byte_data_offset[0][17]_i_1                                                                                                                                                      |                1 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_inc_cnt[5]_i_1                                                                                                                                                                                                                | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                3 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_rd_byte_data_offset[0][5]_i_2                                                                                                                                                                                                 | mb_system_i/mig_7series_0/n_0_rd_byte_data_offset[0][5]_i_1                                                                                                                                                       |                1 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_prbs_inc_tap_cnt[5]_i_1                                                                                                                                                                                                       | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                       |                2 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_ocal_fall_edge2_taps[5]_i_1                                                                                                                                                                                                   | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                    |                4 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/Trace_OF_PipeRun                                                                                                                                                                                                                | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/use_Reg_Neg_DI                                                                                                                   |                2 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][1][5]_i_1                                                                                                                                                                                               | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                    |                2 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_dec_cnt[5]_i_1                                                                                                                                                                                                                | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10                                                                                                   |                4 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wl_tap_count_r[5]_i_1                                                                                                                                                                                                         | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                    |                2 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][3][5]_i_1                                                                                                                                                                                               | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                    |                2 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_fine_dec_cnt[5]_i_1                                                                                                                                                                                                           | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                    |                3 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][4][5]_i_1                                                                                                                                                                                               | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7                                                                                                    |                2 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_pi_stg2_reg_l_timing[5]_i_1                                               |                4 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][5][5]_i_1                                                                                                                                                                                               | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                    |                2 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][6][5]_i_1                                                                                                                                                                                               | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7                                                                                                    |                1 |              6 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/write_data_done                                                                                               |                6 |              7 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_prbs_gen/sample_cnt_r02_out                                                                                                       | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_prbs_gen/sample_cnt_r0                                                                  |                2 |              7 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_cnt_cmd_r[6]_i_1                                                                                                                                                                    |                3 |              7 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_RD_PRI_REG.wr_starve_cnt[6]_i_2                                                                                                                                                                                               | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/wr_wait_limit11_out                                                                                     |                2 |              7 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start                                                                                                                                                                                             | mb_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                2 |              7 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                4 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_timer_0/n_0_LOAD_REG_GEN[24].LOAD_REG_I_i_1                                                                                                                                                                                                 | mb_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                            |                3 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_timer_0/n_0_LOAD_REG_GEN[24].LOAD_REG_I_i_1__0                                                                                                                                                                                              | mb_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                            |                3 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_timer_0/n_0_LOAD_REG_GEN[8].LOAD_REG_I_i_1                                                                                                                                                                                                  | mb_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                            |                5 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_timer_0/n_0_LOAD_REG_GEN[8].LOAD_REG_I_i_1__0                                                                                                                                                                                               | mb_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                            |                4 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/phy_if_reset                                                                                                  |                6 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_mem_intercon/xbar/n_0_gen_axi.read_cnt[7]_i_1                                                                                                                                                                                               | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                               |                3 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_int_addr[3]_i_1                                                                                                                                                                                                               | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                3 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                5 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_int_addr[3]_i_1__0                                                                                                                                                                                                            | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                3 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_wr                                                                                                                                                                                         |                                                                                                                                                                                                                   |                1 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_Using_New_CacheInterface_for_AXI.cacheline_copy_reg_0_7_0_5_i_1                                                                                                                                                             | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle                                                                                                   |                2 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_Using_New_CacheInterface_for_AXI.cacheline_copy_reg_0_7_0_5_i_1                                                                                                                                                             | mb_system_i/microblaze_0/U0/n_0_cacheline_copy_valid[0]_i_1                                                                                                                                                       |                1 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads02_out                                                              |                2 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/DATA_INB[8]                                                                                                                                                                | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/update_idle                                                                                                                      |                3 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_uartlite_0/U0/n_0_s_axi_rdata_i[7]_i_1                                                                                                                                                                                                      | mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                              |                5 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_rd_data_edge_detect_r[7]_i_2                                                                                                                                                                                                  | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                          |                2 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1                                                                                                                                                                                |                                                                                                                                                                                                                   |                3 |              8 |
|  mb_system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                       | mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10                                                                                                                                                                                                  |                                                                                                                                                                                                                   |                2 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7                                                                                                    |                1 |              8 |
|  mb_system_i/mdm_1/U0/Ext_JTAG_DRCK                                                                         | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/SRL16_En                                                                                                                                                   |                                                                                                                                                                                                                   |                7 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                       |                                                                                                                                                                                                                   |                1 |              8 |
|  mb_system_i/mdm_1/U0/Ext_JTAG_DRCK                                                                         | mb_system_i/mdm_1/U0/n_0_tdi_shifter[0]_i_1                                                                                                                                                                                                                 |                                                                                                                                                                                                                   |                3 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_wr                                                                                                                                                                                         |                                                                                                                                                                                                                   |                1 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wr_ptr[3]_i_1                                                                                                                                                                                                                 | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wr_ptr[3]_i_1__0                                                                                                                                                                                                              | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wr_ptr[3]_i_1__1                                                                                                                                                                                                              | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wr_ptr[3]_i_1__2                                                                                                                                                                                                              | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_timer_0/n_0_LOAD_REG_GEN[0].LOAD_REG_I_i_1                                                                                                                                                                                                  | mb_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                            |                3 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
| ~mb_system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                       | mb_system_i/mdm_1/U0/n_0_command[0]_i_1                                                                                                                                                                                                                     |                                                                                                                                                                                                                   |                1 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wr_ptr[3]_i_1__3                                                                                                                                                                                                              | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                1 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wr_ptr[3]_i_1__4                                                                                                                                                                                                              | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_timer_0/n_0_LOAD_REG_GEN[0].LOAD_REG_I_i_1__0                                                                                                                                                                                               | mb_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                            |                3 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wr_ptr[3]_i_1__6                                                                                                                                                                                                              | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wr_ptr[3]_i_1__7                                                                                                                                                                                                              | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wr_ptr[3]_i_1__8                                                                                                                                                                                                              | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wr_ptr[3]_i_1__9                                                                                                                                                                                                              | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                    |                                                                                                                                                                                                                   |                2 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wr_ptr[3]_i_1__5                                                                                                                                                                                                              | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_timer_0/n_0_LOAD_REG_GEN[16].LOAD_REG_I_i_1                                                                                                                                                                                                 | mb_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                            |                3 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_timer_0/n_0_LOAD_REG_GEN[16].LOAD_REG_I_i_1__0                                                                                                                                                                                              | mb_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                            |                2 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/microblaze_0/U0/n_0_Use_FPU.WB_FPU_Result[1]_i_1                                                                                                                                                      |                4 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                            | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                         |                4 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE028_out                                                                                                                                                                                              | mb_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                            |                2 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                               |                                                                                                                                                                                                                   |                1 |              8 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                4 |              9 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r1                                                                                 | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                      |                3 |              9 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              9 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                3 |              9 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |              9 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                4 |              9 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                4 |              9 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                4 |              9 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                5 |              9 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                5 |              9 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              9 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                3 |              9 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |              9 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                3 |              9 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                4 |              9 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                     | mb_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                            |                4 |              9 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/p_79_in                                                                                                                                                                         | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |                4 |              9 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_RD_PRI_REG.rd_starve_cnt[8]_i_2                                                                                                                                                                                               | mb_system_i/mig_7series_0/n_0_RD_PRI_REG.rd_starve_cnt[8]_i_1                                                                                                                                                     |                3 |              9 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_po_rdval_cnt[8]_i_1                                                                                                                                                                                                           | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17                                                                                                   |                3 |              9 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                               | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16                                                                                                   |                2 |              9 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_done_r                                                         |                4 |              9 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                3 |              9 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              9 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/en_16x_Baud                                                                                                                                                                                                   | mb_system_i/axi_uartlite_0/U0/bus2ip_reset                                                                                                                                                                        |                2 |             10 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/axi_bram_ctrl_0/n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_1                                                                                                                                           |                4 |             10 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/bt_clearing0                                                                                                                                                                 | mb_system_i/microblaze_0/U0/n_0_Use_BTC_2.bt_addr_count[0]_i_1                                                                                                                                                    |                2 |             10 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[381]_i_1                                                                                                                                                                                |                                                                                                                                                                                                                   |                4 |             10 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                            |                5 |             10 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pb_detect_edge_setup                                                          |                8 |             10 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0                                                                                                    |                7 |             10 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10                                                                                                   |                8 |             11 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_tempmon_state[10]_i_1                                                                                                                                                                                                         | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14                                                                                                   |                9 |             11 |
|  mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/sample_timer_en                                                                                                                                                                                   | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                |                3 |             11 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld_en                                                                                                                                                     | mb_system_i/axi_bram_ctrl_0/bram_rst_b                                                                                                                                                                            |                5 |             11 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                6 |             12 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_ocal_final_cnt_r_mux_b[5]_i_1                                                                                                                                                                                                 | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg3_limit0                                                |                5 |             12 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                    | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16                                                                                                   |                3 |             12 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_24_out                                                                                    | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10                                                                                                   |                2 |             12 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                       | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_samp_edge_cnt0_r[0]_i_1                                                   |                3 |             12 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1                                                                                                                                                          |                                                                                                                                                                                                                   |                3 |             12 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                4 |             12 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                     | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_samp_edge_cnt0_r[0]_i_1                                                   |                3 |             12 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_samples_cnt_r[0]_i_2                                                                                                                                                                                                          | mb_system_i/mig_7series_0/n_0_samples_cnt_r[0]_i_1                                                                                                                                                                |                3 |             12 |
|  mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref | mb_system_i/mig_7series_0/n_0_FSM_onehot_xadc_supplied_temperature.tempmon_state[0]_i_1                                                                                                                                                                     | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                       |                3 |             12 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |             12 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |             12 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |             12 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |             12 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |             12 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/reset                                                                                                              |                6 |             12 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |             12 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                      |                5 |             12 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |             12 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_FSM_onehot_prbs_state_r[12]_i_1                                                                                                                                                                                               | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                4 |             13 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                |                3 |             13 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_10_in                                                                                                                 | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                |                4 |             13 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_bram_ctrl_0/n_0_GEN_AW_PIPE_DUAL.axi_awlen_pipe_1_or_2_i_1                                                                                                                                                                                  |                                                                                                                                                                                                                   |                4 |             13 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_8_in                                                                                                                  | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                |               11 |             13 |
|  mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                       |                5 |             13 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[381]_i_1                                                                                                                                                                                | mb_system_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[318]_i_1                                                                                                                                      |                2 |             14 |
|  mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref |                                                                                                                                                                                                                                                             | reset_IBUF                                                                                                                                                                                                        |                3 |             15 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_cmd_pipe_plus.mc_data_offset[5]_i_1                                                                                                                                                 |                3 |             15 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_calib_data_offset_0[5]_i_1                                                                                                                                                          |                7 |             15 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_occupied_counter.occ_cnt[15]_i_1                                                                                                                                                                                              | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                         |                4 |             16 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_pointer_ram.rams[0].RAM32M0_i_1                                                                                                                                                                                               |                                                                                                                                                                                                                   |                2 |             16 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                    |                6 |             16 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_FSM_onehot_fine_adj_state_r[15]_i_1                                                                                                                                                                                           | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11                                                                                                   |                7 |             16 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1                   |                6 |             16 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/OF_Write_Imm_Reg                                                                                                                                                                                              | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |                6 |             16 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                                                                                                                                                               | mb_system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                       |                7 |             17 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/Trace_MEM_PipeRun                                                                                                                                                                                                               | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |                8 |             17 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                         |                6 |             17 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                       |               13 |             18 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                    |                5 |             18 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18                                                                                                   |                5 |             18 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                                                                                                                                          | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7                                                                                                    |                6 |             18 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld45_out                                                                                                                                                |                                                                                                                                                                                                                   |                5 |             18 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_zq_cntrl.zq_timer.zq_timer_r[0]_i_2                                                                                                                                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_timer_r0                                                                                    |                5 |             20 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                7 |             20 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Read_Req_Granted                                                                                                                                        |                                                                                                                                                                                                                   |                4 |             21 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_FSM_onehot_ocal_state_r[21]_i_1                                                                                                                                                                                               | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0                                                                                                    |               11 |             21 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Read_Req_Granted                                                                                                                                                           |                                                                                                                                                                                                                   |                5 |             21 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/Trace_MEM_PipeRun                                                                                                                                                                                                               | mb_system_i/microblaze_0/U0/n_0_Use_FPU.WB_FPU_Result[10]_i_1                                                                                                                                                     |                6 |             21 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                         | mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                      |                4 |             23 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/microblaze_0_axi_intc/U0/n_0_IVAR_INDEX_SYNC_ON_AXI_CLK_GEN.ivar_index_axi_clk[1]_i_1                                                                                                                 |                8 |             23 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_mem_R[7]_i_1                                                                                                                                                                                                                |                                                                                                                                                                                                                   |                5 |             24 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                   | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                         |               14 |             24 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16                                                                                                   |                8 |             24 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_iterate1                                                                                                                                              |                                                                                                                                                                                                                   |                8 |             24 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |               10 |             24 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_iterate_reg                                                                                                                                       | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                                                                         |                8 |             24 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                                                                                                                                          | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                    |                9 |             25 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/app_rdy                                                                                                                                                                         | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                         |               12 |             25 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/axi_uartlite_0/U0/bus2ip_reset                                                                                                                                                                        |                8 |             26 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/cache_req_raw                                                                                                                                                              | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |                7 |             26 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/update_idle                                                                                                                                                                |                                                                                                                                                                                                                   |                7 |             26 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11                                                                                                   |               13 |             27 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_133_out                                                                                                                                             |                                                                                                                                                                                                                   |               11 |             27 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_16_out                                                                                                                                              |                                                                                                                                                                                                                   |               13 |             27 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_55_out                                                                                                                                              |                                                                                                                                                                                                                   |               12 |             27 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle                                                                                                                                             | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |                8 |             27 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1                                                                                                                   | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |                7 |             27 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_94_out                                                                                                                                              |                                                                                                                                                                                                                   |               12 |             27 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Dec_Exp_40                                                                                                  |                9 |             27 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/M_AXI_AREADY_I                                                                                                        |                                                                                                                                                                                                                   |                7 |             29 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_Use_BTC_2.bt_delayslot_target[0]_i_1                                                                                                                                                                                        | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |                8 |             30 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_Use_BTC_2.bt_saved_pc[0]_i_1                                                                                                                                                                                                | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |               11 |             30 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/I_AS                                                                                                                                                                                                                            |                                                                                                                                                                                                                   |                8 |             30 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                    |               20 |             31 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_lfsr_q[63]_i_2                                                                                                                                                                                                                | mb_system_i/mig_7series_0/n_0_lfsr_q[64]_i_1                                                                                                                                                                      |                7 |             31 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_Using_AXI.M_AXI_ARADDR_I[31]_i_1__0                                                                                                                                                                                         | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |                8 |             31 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_Using_AXI.M_AXI_ARADDR_I[31]_i_1                                                                                                                                                                                            | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |               10 |             31 |
|  mb_system_i/mdm_1/U0/Ext_JTAG_DRCK                                                                         |                                                                                                                                                                                                                                                             | mb_system_i/mdm_1/U0/n_0_Config_Reg[30]_i_1                                                                                                                                                                       |                6 |             31 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_lfsr_q[63]_i_2                                                                                                                                                                                                                | mb_system_i/mig_7series_0/n_0_lfsr_q[63]_i_1                                                                                                                                                                      |                5 |             31 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                       |                                                                                                                                                                                                                   |               10 |             32 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                      | mb_system_i/axi_bram_ctrl_0/bram_rst_b                                                                                                                                                                            |                6 |             32 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                        | mb_system_i/axi_bram_ctrl_0/n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1                                                                                                                              |                5 |             32 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/p_1_out                                                                                                                                                             |               13 |             32 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/axi_bram_ctrl_0/bram_rst_b                                                                                                                                                                            |               19 |             32 |
|  mb_system_i/mdm_1/U0/Ext_JTAG_DRCK                                                                         | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                          |                                                                                                                                                                                                                   |               11 |             32 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0_axi_periph/xbar/s_axi_rvalid[0]                                                                                                                                                                                                    | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |                9 |             32 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0_axi_intc/U0/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                                              | mb_system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                       |               11 |             32 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_mem_pc_i[0]_i_1                                                                                                                                                                                                             | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |               12 |             32 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/EX_Start_Div                                                                                                                                                                                                  |                                                                                                                                                                                                                   |                8 |             32 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_R[0]_i_1                                                                                                                                                                                                                    | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/EX_Start_Div                                                                                                                                                        |                8 |             32 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/Trace_EX_PipeRun                                                                                                                                                                                                                | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/R                                                                                                                         |               16 |             32 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/Trace_MEM_PipeRun                                                                                                                                                                                                               | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result0                                                                                                            |               12 |             32 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/p_0_in                                                                                                                                                                                                        |                                                                                                                                                                                                                   |                9 |             32 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/p_15_out                                                                                                                                                                   | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |               21 |             32 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Write_Data_Valid                                                                                                                                        |                                                                                                                                                                                                                   |                4 |             32 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_timer_0/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                                                           | mb_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                     |               32 |             32 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                                         | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Using_Div_Unit.Div_unit_I1/reset_Q                                                                                                          |                9 |             33 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                   |                8 |             33 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/CE                                                                                                                                                                              | mb_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                            |                9 |             33 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/CE                                                                                                                                                                                               | mb_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                            |                9 |             33 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aa_rready                                                                                                                                                                            |                                                                                                                                                                                                                   |               11 |             33 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_mem_intercon/xbar/m_axi_rready[1]                                                                                                                                                                                                           |                                                                                                                                                                                                                   |                9 |             34 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/Trace_MEM_PipeRun                                                                                                                                                                                                               |                                                                                                                                                                                                                   |               11 |             34 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                   |                9 |             34 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_mem_intercon/xbar/m_axi_rready[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                   |               18 |             34 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                   |               14 |             34 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_axlen_cnt[7]_i_1                                                                                                                                                                                                              | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               14 |             35 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_axlen_cnt[7]_i_1__0                                                                                                                                                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               11 |             35 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17                                                                                                   |               21 |             35 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_storage_data1[62]_i_1                                                                                                                                                                                                         |                                                                                                                                                                                                                   |                8 |             36 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/Trace_EX_PipeRun                                                                                                                                                                                                                | mb_system_i/microblaze_0/U0/n_0_Use_HW_BS.mem_void_bit_i_1                                                                                                                                                        |               17 |             36 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/M_AXI_AREADY_I                                                                                                          |                                                                                                                                                                                                                   |               10 |             36 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_0_in                                                                                                                                                                        | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                               |               10 |             36 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14                                                                                                   |               13 |             38 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                               |               14 |             38 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_rstdiv0_sync_r[11]_i_1                                                                                                                                                              |               19 |             38 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/valid_Write                                                                                        |                                                                                                                                                                                                                   |               11 |             42 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2                                                                                                    |               20 |             42 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/valid_Write                                                                                      |                                                                                                                                                                                                                   |               12 |             43 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/n_0_storage_data1[62]_i_1__0                                                                                                                                                                                                      |                                                                                                                                                                                                                   |               13 |             43 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_0_in                                                                                                                                                                        | mb_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                               |                8 |             43 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9                                                                                                    |               26 |             45 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |               22 |             47 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_rise0_r0                                                                                     |                                                                                                                                                                                                                   |               14 |             48 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                   |                6 |             48 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_Using_New_CacheInterface_for_AXI.cacheline_copy_reg_0_7_0_5_i_1                                                                                                                                                             |                                                                                                                                                                                                                   |                6 |             48 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13                                                                                                   |               14 |             49 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12                                                                                                   |               13 |             49 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15                                                                                                   |               17 |             49 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/IF_PC_Write                                                                                                                                                                              | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |               16 |             54 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                |               25 |             55 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_Use_FPU.mem_MantA_2[8]_i_1                                                                                                                                                                                                  | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |               21 |             56 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_rddata_en                                                                                                                           |                                                                                                                                                                                                                   |               36 |             56 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                   |                7 |             56 |
|  mb_system_i/mdm_1/U0/Ext_JTAG_DRCK                                                                         | mb_system_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                   |               19 |             61 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0_axi_intc/U0/n_0_ram_reg_0_15_0_0_i_1                                                                                                                                                                                               |                                                                                                                                                                                                                   |                8 |             64 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                              |                                                                                                                                                                                                                   |               18 |             64 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_mux_rd_valid_r_reg                                                                                                  |                                                                                                                                                                                                                   |               16 |             64 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r1                                                                                                             |                                                                                                                                                                                                                   |               17 |             64 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r0                                                                                                             |                                                                                                                                                                                                                   |               15 |             64 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__15                                                                                |               27 |             65 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1                                                                                                                             |                                                                                                                                                                                                                   |               11 |             79 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__16                                                                                |               34 |             88 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en |                                                                                                                                                                                                                   |               12 |             96 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en |                                                                                                                                                                                                                   |               12 |             96 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__9                                                                                 |               48 |             96 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en |                                                                                                                                                                                                                   |               12 |             96 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__8                                                                                 |               40 |             96 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__7                                                                                 |               42 |             96 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__6                                                                                 |               45 |             96 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__5                                                                                 |               44 |             96 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__4                                                                                 |               45 |             96 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__10                                                                                |               45 |             96 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__14                                                                                |               38 |             96 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__13                                                                                |               36 |             96 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__11                                                                                |               36 |             96 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__12                                                                                |               35 |             96 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en |                                                                                                                                                                                                                   |               12 |             96 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en |                                                                                                                                                                                                                   |               12 |             96 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en |                                                                                                                                                                                                                   |               12 |             96 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_8_in                                                                                                                  | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__3                                                                                 |               25 |            100 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_8_in                                                                                                                  | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__2                                                                                 |               24 |            100 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_8_in                                                                                                                  | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__1                                                                                 |               38 |            100 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_8_in                                                                                                                  | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep__0                                                                                 |               25 |            100 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_8_in                                                                                                                  | mb_system_i/mig_7series_0/n_0_u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET_reg_rep                                                                                    |               23 |            100 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en |                                                                                                                                                                                                                   |               13 |            104 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en |                                                                                                                                                                                                                   |               13 |            104 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Write_Req_Granted                                                                                                                                       |                                                                                                                                                                                                                   |               19 |            105 |
|  mb_system_i/mdm_1/U0/Ext_JTAG_DRCK                                                                         |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                   |               38 |            107 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                   |               14 |            112 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                   |               14 |            112 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                   |               14 |            112 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                   |               14 |            112 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                   |               14 |            112 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                   |               14 |            112 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                   |               14 |            112 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                   |               14 |            112 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                   |               14 |            112 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/Trace_Reg_Write                                                                                                                                                                                                                 |                                                                                                                                                                                                                   |               16 |            128 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/Trace_EX_PipeRun                                                                                                                                                                                                                | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |               48 |            131 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/microblaze_0/U0/Trace_OF_PipeRun                                                                                                                                                                                                                | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |               84 |            226 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                          |              122 |            289 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             | mb_system_i/AES_AXI_0/n_0_axi_awready_i_1                                                                                                                                                                         |              130 |            299 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/app_rd_data_valid                                                                                                                                                               |                                                                                                                                                                                                                   |              130 |            512 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                           |                                                                                                                                                                                                                   |              163 |            514 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s2                                                                                                           |                                                                                                                                                                                                                   |              101 |            514 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/app_wdf_rdy                                                                                                                                                                     |                                                                                                                                                                                                                   |              193 |            576 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we                                                                                                                                                  |                                                                                                                                                                                                                   |               86 |            688 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           | mb_system_i/mig_7series_0/u_mb_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                 |                                                                                                                                                                                                                   |               96 |            768 |
|  mb_system_i/mig_7series_0/ui_clk                                                                           |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                   |             1375 |           4753 |
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


