#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Nov 25 23:20:17 2020
# Process ID: 12008
# Current directory: C:/Users/89529/Desktop/vivado201704
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6700 C:\Users\89529\Desktop\vivado201704\Risc5CPU.xpr
# Log file: C:/Users/89529/Desktop/vivado201704/vivado.log
# Journal file: C:/Users/89529/Desktop/vivado201704\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/89529/Desktop/vivado201704/Risc5CPU.xpr
INFO: [Project 1-313] Project file moved from 'F:/SourceProgram/lab30_Risc5CPU/vivado201704' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 788.707 ; gain = 63.227
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name DataRAM -dir c:/Users/89529/Desktop/vivado201704/Risc5CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.data_width {32} CONFIG.Component_Name {DataRAM}] [get_ips DataRAM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'DataRAM' to 'DataRAM' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/89529/Desktop/vivado201704/Risc5CPU.srcs/sources_1/ip/DataRAM/DataRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DataRAM'...
generate_target all [get_files  c:/Users/89529/Desktop/vivado201704/Risc5CPU.srcs/sources_1/ip/DataRAM/DataRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DataRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DataRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DataRAM'...
catch { config_ip_cache -export [get_ips -all DataRAM] }
export_ip_user_files -of_objects [get_files c:/Users/89529/Desktop/vivado201704/Risc5CPU.srcs/sources_1/ip/DataRAM/DataRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/89529/Desktop/vivado201704/Risc5CPU.srcs/sources_1/ip/DataRAM/DataRAM.xci]
launch_runs -jobs 6 DataRAM_synth_1
[Wed Nov 25 23:27:10 2020] Launched DataRAM_synth_1...
Run output will be captured here: C:/Users/89529/Desktop/vivado201704/Risc5CPU.runs/DataRAM_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/89529/Desktop/vivado201704/Risc5CPU.srcs/sources_1/ip/DataRAM/DataRAM.xci] -directory C:/Users/89529/Desktop/vivado201704/Risc5CPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/89529/Desktop/vivado201704/Risc5CPU.ip_user_files -ipstatic_source_dir C:/Users/89529/Desktop/vivado201704/Risc5CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/89529/Desktop/vivado201704/Risc5CPU.cache/compile_simlib/modelsim} {questa=C:/Users/89529/Desktop/vivado201704/Risc5CPU.cache/compile_simlib/questa} {riviera=C:/Users/89529/Desktop/vivado201704/Risc5CPU.cache/compile_simlib/riviera} {activehdl=C:/Users/89529/Desktop/vivado201704/Risc5CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 26 00:01:24 2020...
