vendor_name = ModelSim
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/7segment_display/segmentos_7.v
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/PWM/pwm/counter.v
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/PWM/pwm/cmp.v
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/PWM/pwm/top_level_pwm.v
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/PWM/pwm/top_level_pwm_wr.v
source_file = 1, ../../../../../Downloads/pin_assigment.tcl
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/PWM/pwm/pwm_tb.v
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/PWM/pwm/db/lpm_divide_ckl.tdf
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/PWM/pwm/db/sign_div_unsign_bkh.tdf
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/PWM/pwm/db/alt_u_div_0fe.tdf
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/PWM/pwm/db/add_sub_t3c.tdf
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/PWM/pwm/db/add_sub_u3c.tdf
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/PWM/pwm/db/lpm_divide_9sl.tdf
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/PWM/pwm/db/lpm_divide_csl.tdf
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/PWM/pwm/db/sign_div_unsign_ekh.tdf
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/PWM/pwm/db/alt_u_div_6fe.tdf
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/PWM/pwm/db/lpm_divide_fkl.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/PWM/pwm/db/add_sub_crg.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.tdf
design_name = top_level_pwm_wr
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, top_level_pwm_wr, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, top_level_pwm_wr, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, top_level_pwm_wr, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, top_level_pwm_wr, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, top_level_pwm_wr, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, top_level_pwm_wr, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, top_level_pwm_wr, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, top_level_pwm_wr, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, top_level_pwm_wr, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, top_level_pwm_wr, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, top_level_pwm_wr, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, top_level_pwm_wr, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, top_level_pwm_wr, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, top_level_pwm_wr, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, top_level_pwm_wr, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, top_level_pwm_wr, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, top_level_pwm_wr, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, top_level_pwm_wr, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, top_level_pwm_wr, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, top_level_pwm_wr, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, top_level_pwm_wr, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, top_level_pwm_wr, 1
instance = comp, \ARDUINO_IO[0]~output , ARDUINO_IO[0]~output, top_level_pwm_wr, 1
instance = comp, \ARDUINO_IO[1]~output , ARDUINO_IO[1]~output, top_level_pwm_wr, 1
instance = comp, \ARDUINO_IO[2]~output , ARDUINO_IO[2]~output, top_level_pwm_wr, 1
instance = comp, \ARDUINO_IO[3]~output , ARDUINO_IO[3]~output, top_level_pwm_wr, 1
instance = comp, \ARDUINO_IO[4]~output , ARDUINO_IO[4]~output, top_level_pwm_wr, 1
instance = comp, \ARDUINO_IO[5]~output , ARDUINO_IO[5]~output, top_level_pwm_wr, 1
instance = comp, \ARDUINO_IO[6]~output , ARDUINO_IO[6]~output, top_level_pwm_wr, 1
instance = comp, \ARDUINO_IO[7]~output , ARDUINO_IO[7]~output, top_level_pwm_wr, 1
instance = comp, \ARDUINO_IO[8]~output , ARDUINO_IO[8]~output, top_level_pwm_wr, 1
instance = comp, \ARDUINO_IO[9]~output , ARDUINO_IO[9]~output, top_level_pwm_wr, 1
instance = comp, \SW[7]~input , SW[7]~input, top_level_pwm_wr, 1
instance = comp, \SW[6]~input , SW[6]~input, top_level_pwm_wr, 1
instance = comp, \SW[5]~input , SW[5]~input, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[18]~36 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[18]~36, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[18]~37 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[18]~37, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[17]~38 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[17]~38, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[17]~39 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[17]~39, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[16]~41 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[16]~41, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[16]~40 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[16]~40, top_level_pwm_wr, 1
instance = comp, \SW[4]~input , SW[4]~input, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[15]~43 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[15]~43, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[15]~42 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[15]~42, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[22]~68 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[22]~68, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[23]~44 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[23]~44, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[23]~67 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[23]~67, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[22]~45 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[22]~45, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[21]~46 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[21]~46, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[21]~47 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[21]~47, top_level_pwm_wr, 1
instance = comp, \SW[3]~input , SW[3]~input, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[20]~49 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[20]~49, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[20]~48 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[20]~48, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[28]~65 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[28]~65, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[28]~50 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[28]~50, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[27]~69 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[27]~69, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[27]~51 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[27]~51, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[26]~53 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[26]~53, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[26]~52 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[26]~52, top_level_pwm_wr, 1
instance = comp, \SW[2]~input , SW[2]~input, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[25]~55 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[25]~55, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[25]~54 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[25]~54, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[31]~60 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[31]~60, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[33]~58 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[33]~58, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[33]~66 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[33]~66, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[32]~59 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[32]~59, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[32]~70 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[32]~70, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[31]~61 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[31]~61, top_level_pwm_wr, 1
instance = comp, \SW[1]~input , SW[1]~input, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[30]~57 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[30]~57, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[30]~56 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[30]~56, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , wr_top_level|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[37]~63 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[37]~63, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[38]~64 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[38]~64, top_level_pwm_wr, 1
instance = comp, \SW[0]~input , SW[0]~input, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod0|auto_generated|divider|divider|StageOut[36]~62 , wr_top_level|Mod0|auto_generated|divider|divider|StageOut[36]~62, top_level_pwm_wr, 1
instance = comp, \wr_top_level|UNIDADES|data_segmentos_out[0]~0 , wr_top_level|UNIDADES|data_segmentos_out[0]~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|UNIDADES|WideOr5~0 , wr_top_level|UNIDADES|WideOr5~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|UNIDADES|WideOr4~0 , wr_top_level|UNIDADES|WideOr4~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|UNIDADES|WideOr3~0 , wr_top_level|UNIDADES|WideOr3~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|UNIDADES|WideOr2~0 , wr_top_level|UNIDADES|WideOr2~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|UNIDADES|WideOr1~0 , wr_top_level|UNIDADES|WideOr1~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|UNIDADES|WideOr0~0 , wr_top_level|UNIDADES|WideOr0~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[18]~36 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[18]~36, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[18]~37 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[18]~37, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[17]~39 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[17]~39, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[17]~38 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[17]~38, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[16]~41 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[16]~41, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[16]~40 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[16]~40, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[15]~42 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[15]~42, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[15]~43 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[15]~43, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[23]~64 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[23]~64, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[23]~44 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[23]~44, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[22]~45 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[22]~45, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[22]~65 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[22]~65, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[21]~47 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[21]~47, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[21]~46 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[21]~46, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[20]~48 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[20]~48, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[20]~49 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[20]~49, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , wr_top_level|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , wr_top_level|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , wr_top_level|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , wr_top_level|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , wr_top_level|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|StageOut[32]~3 , wr_top_level|Mod1|auto_generated|divider|divider|StageOut[32]~3, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|StageOut[32]~2 , wr_top_level|Mod1|auto_generated|divider|divider|StageOut[32]~2, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|StageOut[31]~5 , wr_top_level|Mod1|auto_generated|divider|divider|StageOut[31]~5, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|StageOut[31]~4 , wr_top_level|Mod1|auto_generated|divider|divider|StageOut[31]~4, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[28]~50 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[28]~50, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[28]~62 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[28]~62, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[27]~66 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[27]~66, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[27]~51 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[27]~51, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[26]~52 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[26]~52, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[26]~53 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[26]~53, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[25]~54 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[25]~54, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[25]~55 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[25]~55, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|StageOut[30]~6 , wr_top_level|Mod1|auto_generated|divider|divider|StageOut[30]~6, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 , wr_top_level|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|StageOut[30]~7 , wr_top_level|Mod1|auto_generated|divider|divider|StageOut[30]~7, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 , wr_top_level|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 , wr_top_level|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 , wr_top_level|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|StageOut[33]~0 , wr_top_level|Mod1|auto_generated|divider|divider|StageOut[33]~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|StageOut[33]~1 , wr_top_level|Mod1|auto_generated|divider|divider|StageOut[33]~1, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 , wr_top_level|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 , wr_top_level|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|StageOut[38]~11 , wr_top_level|Mod1|auto_generated|divider|divider|StageOut[38]~11, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|StageOut[36]~9 , wr_top_level|Mod1|auto_generated|divider|divider|StageOut[36]~9, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[33]~63 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[33]~63, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[33]~56 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[33]~56, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[32]~67 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[32]~67, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[32]~57 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[32]~57, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[31]~59 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[31]~59, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[31]~58 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[31]~58, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[30]~61 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[30]~61, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|StageOut[30]~60 , wr_top_level|Div0|auto_generated|divider|divider|StageOut[30]~60, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , wr_top_level|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 , wr_top_level|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|StageOut[35]~8 , wr_top_level|Mod1|auto_generated|divider|divider|StageOut[35]~8, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Mod1|auto_generated|divider|divider|StageOut[37]~10 , wr_top_level|Mod1|auto_generated|divider|divider|StageOut[37]~10, top_level_pwm_wr, 1
instance = comp, \wr_top_level|DECENAS|data_segmentos_out[0]~0 , wr_top_level|DECENAS|data_segmentos_out[0]~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|DECENAS|WideOr5~0 , wr_top_level|DECENAS|WideOr5~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|DECENAS|WideOr4~0 , wr_top_level|DECENAS|WideOr4~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|DECENAS|WideOr3~0 , wr_top_level|DECENAS|WideOr3~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|DECENAS|WideOr2~0 , wr_top_level|DECENAS|WideOr2~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|DECENAS|WideOr1~0 , wr_top_level|DECENAS|WideOr1~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|DECENAS|WideOr0~0 , wr_top_level|DECENAS|WideOr0~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , wr_top_level|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , wr_top_level|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , wr_top_level|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , wr_top_level|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 , wr_top_level|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , wr_top_level|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|StageOut[54]~0 , wr_top_level|Div1|auto_generated|divider|divider|StageOut[54]~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|StageOut[54]~1 , wr_top_level|Div1|auto_generated|divider|divider|StageOut[54]~1, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|StageOut[53]~2 , wr_top_level|Div1|auto_generated|divider|divider|StageOut[53]~2, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|StageOut[53]~3 , wr_top_level|Div1|auto_generated|divider|divider|StageOut[53]~3, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|StageOut[52]~5 , wr_top_level|Div1|auto_generated|divider|divider|StageOut[52]~5, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|StageOut[52]~4 , wr_top_level|Div1|auto_generated|divider|divider|StageOut[52]~4, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|StageOut[51]~6 , wr_top_level|Div1|auto_generated|divider|divider|StageOut[51]~6, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|StageOut[51]~7 , wr_top_level|Div1|auto_generated|divider|divider|StageOut[51]~7, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|StageOut[50]~8 , wr_top_level|Div1|auto_generated|divider|divider|StageOut[50]~8, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|StageOut[50]~9 , wr_top_level|Div1|auto_generated|divider|divider|StageOut[50]~9, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|StageOut[49]~11 , wr_top_level|Div1|auto_generated|divider|divider|StageOut[49]~11, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|StageOut[49]~10 , wr_top_level|Div1|auto_generated|divider|divider|StageOut[49]~10, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 , wr_top_level|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 , wr_top_level|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 , wr_top_level|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 , wr_top_level|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 , wr_top_level|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 , wr_top_level|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11, top_level_pwm_wr, 1
instance = comp, \wr_top_level|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 , wr_top_level|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12, top_level_pwm_wr, 1
instance = comp, \wr_top_level|CENTENAS|data_segmentos_out[0]~0 , wr_top_level|CENTENAS|data_segmentos_out[0]~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|CENTENAS|Decoder0~0 , wr_top_level|CENTENAS|Decoder0~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|CENTENAS|WideOr1~0 , wr_top_level|CENTENAS|WideOr1~0, top_level_pwm_wr, 1
instance = comp, \MAX10_CLK1_50~input , MAX10_CLK1_50~input, top_level_pwm_wr, 1
instance = comp, \MAX10_CLK1_50~inputclkctrl , MAX10_CLK1_50~inputclkctrl, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[0]~32 , wr_top_level|counter_pwm|counter_out[0]~32, top_level_pwm_wr, 1
instance = comp, \KEY[0]~input , KEY[0]~input, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|LessThan0~4 , wr_top_level|counter_pwm|LessThan0~4, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[19]~70 , wr_top_level|counter_pwm|counter_out[19]~70, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[20]~72 , wr_top_level|counter_pwm|counter_out[20]~72, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[20] , wr_top_level|counter_pwm|counter_out[20], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[21]~74 , wr_top_level|counter_pwm|counter_out[21]~74, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[21] , wr_top_level|counter_pwm|counter_out[21], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[22]~76 , wr_top_level|counter_pwm|counter_out[22]~76, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[22] , wr_top_level|counter_pwm|counter_out[22], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[23]~78 , wr_top_level|counter_pwm|counter_out[23]~78, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[23] , wr_top_level|counter_pwm|counter_out[23], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[24]~80 , wr_top_level|counter_pwm|counter_out[24]~80, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[24] , wr_top_level|counter_pwm|counter_out[24], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[25]~82 , wr_top_level|counter_pwm|counter_out[25]~82, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[25] , wr_top_level|counter_pwm|counter_out[25], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[26]~84 , wr_top_level|counter_pwm|counter_out[26]~84, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[26] , wr_top_level|counter_pwm|counter_out[26], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[27]~86 , wr_top_level|counter_pwm|counter_out[27]~86, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[27] , wr_top_level|counter_pwm|counter_out[27], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|LessThan0~1 , wr_top_level|counter_pwm|LessThan0~1, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|LessThan0~0 , wr_top_level|counter_pwm|LessThan0~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[28]~88 , wr_top_level|counter_pwm|counter_out[28]~88, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[28] , wr_top_level|counter_pwm|counter_out[28], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[29]~90 , wr_top_level|counter_pwm|counter_out[29]~90, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[29] , wr_top_level|counter_pwm|counter_out[29], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[30]~92 , wr_top_level|counter_pwm|counter_out[30]~92, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[30] , wr_top_level|counter_pwm|counter_out[30], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[31]~94 , wr_top_level|counter_pwm|counter_out[31]~94, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[31] , wr_top_level|counter_pwm|counter_out[31], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|LessThan0~2 , wr_top_level|counter_pwm|LessThan0~2, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|LessThan0~3 , wr_top_level|counter_pwm|LessThan0~3, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|LessThan0~5 , wr_top_level|counter_pwm|LessThan0~5, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|LessThan0~6 , wr_top_level|counter_pwm|LessThan0~6, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|LessThan0~7 , wr_top_level|counter_pwm|LessThan0~7, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|LessThan0~8 , wr_top_level|counter_pwm|LessThan0~8, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|LessThan0~9 , wr_top_level|counter_pwm|LessThan0~9, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|LessThan0~10 , wr_top_level|counter_pwm|LessThan0~10, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[0] , wr_top_level|counter_pwm|counter_out[0], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[1]~34 , wr_top_level|counter_pwm|counter_out[1]~34, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[1] , wr_top_level|counter_pwm|counter_out[1], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[2]~36 , wr_top_level|counter_pwm|counter_out[2]~36, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[2] , wr_top_level|counter_pwm|counter_out[2], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[3]~38 , wr_top_level|counter_pwm|counter_out[3]~38, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[3] , wr_top_level|counter_pwm|counter_out[3], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[4]~40 , wr_top_level|counter_pwm|counter_out[4]~40, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[4] , wr_top_level|counter_pwm|counter_out[4], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[5]~42 , wr_top_level|counter_pwm|counter_out[5]~42, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[5] , wr_top_level|counter_pwm|counter_out[5], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[6]~44 , wr_top_level|counter_pwm|counter_out[6]~44, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[6] , wr_top_level|counter_pwm|counter_out[6], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[7]~46 , wr_top_level|counter_pwm|counter_out[7]~46, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[7] , wr_top_level|counter_pwm|counter_out[7], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[8]~48 , wr_top_level|counter_pwm|counter_out[8]~48, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[8] , wr_top_level|counter_pwm|counter_out[8], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[9]~50 , wr_top_level|counter_pwm|counter_out[9]~50, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[9] , wr_top_level|counter_pwm|counter_out[9], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[10]~52 , wr_top_level|counter_pwm|counter_out[10]~52, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[10] , wr_top_level|counter_pwm|counter_out[10], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[11]~54 , wr_top_level|counter_pwm|counter_out[11]~54, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[11] , wr_top_level|counter_pwm|counter_out[11], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[12]~56 , wr_top_level|counter_pwm|counter_out[12]~56, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[12] , wr_top_level|counter_pwm|counter_out[12], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[13]~58 , wr_top_level|counter_pwm|counter_out[13]~58, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[13] , wr_top_level|counter_pwm|counter_out[13], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[14]~60 , wr_top_level|counter_pwm|counter_out[14]~60, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[14] , wr_top_level|counter_pwm|counter_out[14], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[15]~62 , wr_top_level|counter_pwm|counter_out[15]~62, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[15] , wr_top_level|counter_pwm|counter_out[15], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[16]~64 , wr_top_level|counter_pwm|counter_out[16]~64, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[16] , wr_top_level|counter_pwm|counter_out[16], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[17]~66 , wr_top_level|counter_pwm|counter_out[17]~66, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[17] , wr_top_level|counter_pwm|counter_out[17], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[18]~68 , wr_top_level|counter_pwm|counter_out[18]~68, top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[18] , wr_top_level|counter_pwm|counter_out[18], top_level_pwm_wr, 1
instance = comp, \wr_top_level|counter_pwm|counter_out[19] , wr_top_level|counter_pwm|counter_out[19], top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|romout[1][12]~0 , wr_top_level|cmp_pwm|Mult0|mult_core|romout[1][12]~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|romout[1][11] , wr_top_level|cmp_pwm|Mult0|mult_core|romout[1][11], top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|romout[1][10] , wr_top_level|cmp_pwm|Mult0|mult_core|romout[1][10], top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|romout[1][9]~1 , wr_top_level|cmp_pwm|Mult0|mult_core|romout[1][9]~1, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|romout[0][12]~3 , wr_top_level|cmp_pwm|Mult0|mult_core|romout[0][12]~3, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|romout[1][8]~2 , wr_top_level|cmp_pwm|Mult0|mult_core|romout[1][8]~2, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|romout[1][7]~4 , wr_top_level|cmp_pwm|Mult0|mult_core|romout[1][7]~4, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|romout[0][11] , wr_top_level|cmp_pwm|Mult0|mult_core|romout[0][11], top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|romout[0][10] , wr_top_level|cmp_pwm|Mult0|mult_core|romout[0][10], top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|romout[1][6]~5 , wr_top_level|cmp_pwm|Mult0|mult_core|romout[1][6]~5, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|romout[1][5] , wr_top_level|cmp_pwm|Mult0|mult_core|romout[1][5], top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|romout[0][9]~6 , wr_top_level|cmp_pwm|Mult0|mult_core|romout[0][9]~6, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|romout[1][4]~7 , wr_top_level|cmp_pwm|Mult0|mult_core|romout[1][4]~7, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|romout[0][8]~8 , wr_top_level|cmp_pwm|Mult0|mult_core|romout[0][8]~8, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|romout[0][7]~9 , wr_top_level|cmp_pwm|Mult0|mult_core|romout[0][7]~9, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|romout[0][6]~10 , wr_top_level|cmp_pwm|Mult0|mult_core|romout[0][6]~10, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 , wr_top_level|cmp_pwm|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 , wr_top_level|cmp_pwm|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 , wr_top_level|cmp_pwm|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 , wr_top_level|cmp_pwm|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 , wr_top_level|cmp_pwm|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 , wr_top_level|cmp_pwm|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 , wr_top_level|cmp_pwm|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 , wr_top_level|cmp_pwm|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 , wr_top_level|cmp_pwm|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 , wr_top_level|cmp_pwm|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 , wr_top_level|cmp_pwm|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|romout[0][5] , wr_top_level|cmp_pwm|Mult0|mult_core|romout[0][5], top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Mult0|mult_core|romout[0][4]~11 , wr_top_level|cmp_pwm|Mult0|mult_core|romout[0][4]~11, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~20 , wr_top_level|cmp_pwm|Add0~20, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~22 , wr_top_level|cmp_pwm|Add0~22, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~24 , wr_top_level|cmp_pwm|Add0~24, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~26 , wr_top_level|cmp_pwm|Add0~26, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~28 , wr_top_level|cmp_pwm|Add0~28, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~30 , wr_top_level|cmp_pwm|Add0~30, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~32 , wr_top_level|cmp_pwm|Add0~32, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~34 , wr_top_level|cmp_pwm|Add0~34, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~36 , wr_top_level|cmp_pwm|Add0~36, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~38 , wr_top_level|cmp_pwm|Add0~38, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~40 , wr_top_level|cmp_pwm|Add0~40, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~42 , wr_top_level|cmp_pwm|Add0~42, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~44 , wr_top_level|cmp_pwm|Add0~44, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~46 , wr_top_level|cmp_pwm|Add0~46, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|LessThan0~0 , wr_top_level|cmp_pwm|LessThan0~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~52 , wr_top_level|cmp_pwm|Add0~52, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~53 , wr_top_level|cmp_pwm|Add0~53, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~54 , wr_top_level|cmp_pwm|Add0~54, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~55 , wr_top_level|cmp_pwm|Add0~55, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~56 , wr_top_level|cmp_pwm|Add0~56, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~57 , wr_top_level|cmp_pwm|Add0~57, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~58 , wr_top_level|cmp_pwm|Add0~58, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~59 , wr_top_level|cmp_pwm|Add0~59, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~60 , wr_top_level|cmp_pwm|Add0~60, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~61 , wr_top_level|cmp_pwm|Add0~61, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~48 , wr_top_level|cmp_pwm|Add0~48, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~49 , wr_top_level|cmp_pwm|Add0~49, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~50 , wr_top_level|cmp_pwm|Add0~50, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|Add0~51 , wr_top_level|cmp_pwm|Add0~51, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|comp[3]~0 , wr_top_level|cmp_pwm|comp[3]~0, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|comp[2]~1 , wr_top_level|cmp_pwm|comp[2]~1, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|LessThan1~1 , wr_top_level|cmp_pwm|LessThan1~1, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|LessThan1~3 , wr_top_level|cmp_pwm|LessThan1~3, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|LessThan1~5 , wr_top_level|cmp_pwm|LessThan1~5, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|LessThan1~7 , wr_top_level|cmp_pwm|LessThan1~7, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|LessThan1~9 , wr_top_level|cmp_pwm|LessThan1~9, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|LessThan1~11 , wr_top_level|cmp_pwm|LessThan1~11, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|LessThan1~13 , wr_top_level|cmp_pwm|LessThan1~13, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|LessThan1~15 , wr_top_level|cmp_pwm|LessThan1~15, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|LessThan1~17 , wr_top_level|cmp_pwm|LessThan1~17, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|LessThan1~19 , wr_top_level|cmp_pwm|LessThan1~19, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|LessThan1~21 , wr_top_level|cmp_pwm|LessThan1~21, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|LessThan1~23 , wr_top_level|cmp_pwm|LessThan1~23, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|LessThan1~25 , wr_top_level|cmp_pwm|LessThan1~25, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|LessThan1~27 , wr_top_level|cmp_pwm|LessThan1~27, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|LessThan1~29 , wr_top_level|cmp_pwm|LessThan1~29, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|LessThan1~30 , wr_top_level|cmp_pwm|LessThan1~30, top_level_pwm_wr, 1
instance = comp, \wr_top_level|cmp_pwm|LessThan1~32 , wr_top_level|cmp_pwm|LessThan1~32, top_level_pwm_wr, 1
instance = comp, \KEY[1]~input , KEY[1]~input, top_level_pwm_wr, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, top_level_pwm_wr, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, top_level_pwm_wr, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, top_level_pwm_wr, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
