

================================================================
== Vitis HLS Report for 'hello_world'
================================================================
* Date:           Sat May 24 13:34:07 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hello_world
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.911 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       17|  10.000 ns|  0.170 us|    2|   18|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.87>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [hello_world.cpp:3]   --->   Operation 4 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %valor"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %valor, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %mensagem, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %mensagem"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%valor_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %valor" [hello_world.cpp:3]   --->   Operation 9 'read' 'valor_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.55ns)   --->   "%icmp_ln4 = icmp_eq  i32 %valor_read, i32 1" [hello_world.cpp:4]   --->   Operation 10 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln4 = br i1 %icmp_ln4, void %if.else, void %while.cond.preheader" [hello_world.cpp:4]   --->   Operation 11 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mensagem_addr = getelementptr i8 %mensagem, i64 0, i64 0" [hello_world.cpp:13]   --->   Operation 12 'getelementptr' 'mensagem_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln13 = store i8 0, i7 %mensagem_addr" [hello_world.cpp:13]   --->   Operation 13 'store' 'store_ln13' <Predicate = (!icmp_ln4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 14 'br' 'br_ln0' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hello_world_Pipeline_VITIS_LOOP_7_1, i8 %mensagem, i7 %texto"   --->   Operation 15 'call' 'call_ln0' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 4.91>
ST_2 : Operation 16 [1/2] (4.91ns)   --->   "%call_ln0 = call void @hello_world_Pipeline_VITIS_LOOP_7_1, i8 %mensagem, i7 %texto"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%mensagem_addr_1 = getelementptr i8 %mensagem, i64 0, i64 13" [hello_world.cpp:11]   --->   Operation 17 'getelementptr' 'mensagem_addr_1' <Predicate = (icmp_ln4)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln11 = store i8 0, i7 %mensagem_addr_1" [hello_world.cpp:11]   --->   Operation 18 'store' 'store_ln11' <Predicate = (icmp_ln4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln12 = br void %if.end" [hello_world.cpp:12]   --->   Operation 19 'br' 'br_ln12' <Predicate = (icmp_ln4)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln15 = ret" [hello_world.cpp:15]   --->   Operation 20 'ret' 'ret_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.874ns
The critical path consists of the following:
	wire read operation ('valor_read', hello_world.cpp:3) on port 'valor' (hello_world.cpp:3) [9]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln4', hello_world.cpp:4) [10]  (2.552 ns)
	'store' operation 0 bit ('store_ln13', hello_world.cpp:13) of constant 0 on array 'mensagem' [14]  (2.322 ns)

 <State 2>: 4.911ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'hello_world_Pipeline_VITIS_LOOP_7_1' [17]  (4.911 ns)

 <State 3>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 7 bit ('mensagem_addr_1', hello_world.cpp:11) [18]  (0.000 ns)
	'store' operation 0 bit ('store_ln11', hello_world.cpp:11) of constant 0 on array 'mensagem' [19]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
