-- generated by newgenasym Wed Mar 23 17:02:19 2005

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity dpu is
    port (    
	\1dir\:    IN     STD_LOGIC;    
	\1dvld*\:  INOUT  STD_LOGIC;    
	\1iqd\:    INOUT  STD_LOGIC_VECTOR (8 DOWNTO 0);    
	\1sts\:    INOUT  STD_LOGIC_VECTOR (1 DOWNTO 0);    
	\1susp*\:  INOUT  STD_LOGIC;    
	\2dir\:    IN     STD_LOGIC;    
	\2dvld*\:  INOUT  STD_LOGIC;    
	\2iqd\:    INOUT  STD_LOGIC_VECTOR (8 DOWNTO 0);    
	\2sts\:    INOUT  STD_LOGIC_VECTOR (1 DOWNTO 0);    
	\2susp*\:  INOUT  STD_LOGIC;    
	CCLK:      IN     STD_LOGIC;    
	DONE:      OUT    STD_LOGIC;    
	DXN:       INOUT  STD_LOGIC;    
	DXP:       INOUT  STD_LOGIC;    
	HFSYNT:    IN     STD_LOGIC;    
	\hfsynt*\: IN     STD_LOGIC;    
	\hswap_en*\: IN     STD_LOGIC;    
	IO:        OUT    STD_LOGIC_VECTOR (5 DOWNTO 0);    
	IQCLKI:    OUT    STD_LOGIC;    
	IQCLKO:    OUT    STD_LOGIC;    
	L1ID:      INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	L1QD:      INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	L2ID:      INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	L2QD:      INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	LED:       OUT    STD_LOGIC_VECTOR (3 DOWNTO 0);    
	LFSYNT:    IN     STD_LOGIC;    
	\lfsynt*\: IN     STD_LOGIC;    
	LP1CMD:    INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	LP1DIR:    OUT    STD_LOGIC;    
	\lp1oe*\:  OUT    STD_LOGIC;    
	LP1RCLK1X: IN     STD_LOGIC;    
	LP1TCLK1X: OUT    STD_LOGIC;    
	LP1TCLK4X: OUT    STD_LOGIC;    
	\lp1tclk4x*\: OUT    STD_LOGIC;    
	LP2CMD:    INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	LP2DIR:    OUT    STD_LOGIC;    
	\lp2oe*\:  OUT    STD_LOGIC;    
	LP2RCLK1X: IN     STD_LOGIC;    
	LP2TCLK1X: OUT    STD_LOGIC;    
	LP2TCLK4X: OUT    STD_LOGIC;    
	\lp2tclk4x*\: OUT    STD_LOGIC;    
	LPIO:      INOUT  STD_LOGIC_VECTOR (15 DOWNTO 0);    
	LRXCLK:    IN     STD_LOGIC;    
	LTXCLK:    OUT    STD_LOGIC;    
	M:         IN     STD_LOGIC_VECTOR (2 DOWNTO 0);    
	M_AD:      INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	M_ALE:     IN     STD_LOGIC;    
	\m_cs_cfg*\: IN     STD_LOGIC;    
	\m_int_cfg*\: OUT    STD_LOGIC;    
	\m_oe*\:   IN     STD_LOGIC;    
	M_RDY_CFG: IN     STD_LOGIC;    
	\m_wr_cfg*\: IN     STD_LOGIC;    
	PA_RXCLK:  IN     STD_LOGIC;    
	PA_RXD:    IN     STD_LOGIC_VECTOR (7 DOWNTO 0);    
	\pa_rxoe*\: OUT    STD_LOGIC;    
	PA_RXRSV0: IN     STD_LOGIC;    
	PA_RXRSV1: IN     STD_LOGIC;    
	\pa_rxvld*\: IN     STD_LOGIC;    
	PA_TXCLK:  OUT    STD_LOGIC;    
	PA_TXD:    OUT    STD_LOGIC_VECTOR (7 DOWNTO 0);    
	\pa_txoe*\: OUT    STD_LOGIC;    
	PA_TXRSV0: OUT    STD_LOGIC;    
	PA_TXRSV1: OUT    STD_LOGIC;    
	\pa_txvld*\: OUT    STD_LOGIC;    
	PB_RXCLK:  IN     STD_LOGIC;    
	PB_RXD:    IN     STD_LOGIC_VECTOR (7 DOWNTO 0);    
	\pb_rxoe*\: OUT    STD_LOGIC;    
	PB_RXRSV0: IN     STD_LOGIC;    
	PB_RXRSV1: IN     STD_LOGIC;    
	\pb_rxvld*\: IN     STD_LOGIC;    
	PB_TXCLK:  OUT    STD_LOGIC;    
	PB_TXD:    OUT    STD_LOGIC_VECTOR (7 DOWNTO 0);    
	\pb_txoe*\: OUT    STD_LOGIC;    
	PB_TXRSV0: OUT    STD_LOGIC;    
	PB_TXRSV1: OUT    STD_LOGIC;    
	\pb_txvld*\: OUT    STD_LOGIC;    
	\program*\: IN     STD_LOGIC;    
	\pwrdwn*\: IN     STD_LOGIC;    
	R1ID:      INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	R1QD:      INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	R2ID:      INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	R2QD:      INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	RAM0_A:    OUT    STD_LOGIC_VECTOR (18 DOWNTO 0);    
	RAM0_ADV:  OUT    STD_LOGIC;    
	\ram0_be*\: OUT    STD_LOGIC_VECTOR (3 DOWNTO 0);    
	\ram0_cke*\: OUT    STD_LOGIC;    
	RAM0_CLKI: IN     STD_LOGIC;    
	RAM0_CLKO: OUT    STD_LOGIC;    
	\ram0_cs*\: OUT    STD_LOGIC;    
	RAM0_D:    INOUT  STD_LOGIC_VECTOR (35 DOWNTO 0);    
	\ram0_oe*\: OUT    STD_LOGIC;    
	\ram0_we*\: OUT    STD_LOGIC;    
	RAM0_ZZ:   OUT    STD_LOGIC;    
	RAM1_A:    OUT    STD_LOGIC_VECTOR (18 DOWNTO 0);    
	RAM1_ADV:  OUT    STD_LOGIC;    
	\ram1_be*\: OUT    STD_LOGIC_VECTOR (3 DOWNTO 0);    
	\ram1_cke*\: OUT    STD_LOGIC;    
	RAM1_CLKI: IN     STD_LOGIC;    
	RAM1_CLKO: OUT    STD_LOGIC;    
	\ram1_cs*\: OUT    STD_LOGIC;    
	RAM1_D:    INOUT  STD_LOGIC_VECTOR (35 DOWNTO 0);    
	\ram1_oe*\: OUT    STD_LOGIC;    
	\ram1_we*\: OUT    STD_LOGIC;    
	RAM1_ZZ:   OUT    STD_LOGIC;    
	REARIO:    INOUT  STD_LOGIC_VECTOR (17 DOWNTO 0);    
	RP1CMD:    INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	RP1DIR:    OUT    STD_LOGIC;    
	\rp1oe*\:  OUT    STD_LOGIC;    
	RP1RCLK1X: IN     STD_LOGIC;    
	RP1TCLK1X: OUT    STD_LOGIC;    
	RP1TCLK4X: OUT    STD_LOGIC;    
	\rp1tclk4x*\: OUT    STD_LOGIC;    
	RP2CMD:    INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	RP2DIR:    OUT    STD_LOGIC;    
	\rp2oe*\:  OUT    STD_LOGIC;    
	RP2RCLK1X: IN     STD_LOGIC;    
	RP2TCLK1X: OUT    STD_LOGIC;    
	RP2TCLK4X: OUT    STD_LOGIC;    
	\rp2tclk4x*\: OUT    STD_LOGIC;    
	RPIO:      INOUT  STD_LOGIC_VECTOR (15 DOWNTO 0);    
	RRXCLK:    IN     STD_LOGIC;    
	RTXCLK:    OUT    STD_LOGIC;    
	STS_CLK:   OUT    STD_LOGIC;    
	STS_D:     OUT    STD_LOGIC;    
	\sts_vld*\: OUT    STD_LOGIC;    
	SYS_CLK:   IN     STD_LOGIC;    
	\sys_rst*\: IN     STD_LOGIC;    
	TCK:       IN     STD_LOGIC;    
	TDI:       IN     STD_LOGIC;    
	TDO:       OUT    STD_LOGIC;    
	TMS:       IN     STD_LOGIC;    
	TSTCLK:    OUT    STD_LOGIC;    
	TSTD:      OUT    STD_LOGIC_VECTOR (11 DOWNTO 0);    
	UTCL:      IN     STD_LOGIC;    
	\utcl*\:   IN     STD_LOGIC;    
	UTCR:      IN     STD_LOGIC;    
	\utcr*\:   IN     STD_LOGIC;    
	VBATT:     IN     STD_LOGIC;    
	VRN:       INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	VRP:       INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0));
end dpu;
