$date
	Wed Feb 28 08:45:38 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module AdderAhead_1_tb $end
$var wire 1 ! sum_o $end
$var wire 1 " p1_o $end
$var wire 1 # g1_o $end
$var wire 1 $ cout_o $end
$var reg 1 % a_i $end
$var reg 1 & b_i $end
$var reg 1 ' cin_i $end
$scope module AdderAhead_1_inst $end
$var wire 1 % a_i $end
$var wire 1 & b_i $end
$var wire 1 ' cin_i $end
$var wire 1 $ cout_o $end
$var wire 1 # g1_o $end
$var wire 1 " p1_o $end
$var wire 1 ! sum_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
x#
x"
x!
$end
#10
0$
0!
0#
0"
0'
0&
0%
#20
1!
1"
1%
#30
0!
1$
1#
1&
#40
1!
1'
#50
