

================================================================
== Vitis HLS Report for 'read_x_FT0'
================================================================
* Date:           Thu Dec 19 17:50:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp_slr0
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  1.836 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54|  0.245 us|  0.245 us|   54|   54|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_434_1  |       52|       52|         3|          2|          1|    26|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       59|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      301|    -|
|Register             |        -|     -|      278|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      278|      360|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln434_fu_314_p2               |         +|   0|  0|  16|           9|           5|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln434_fu_298_p2              |      icmp|   0|  0|  16|           9|           8|
    |or_ln441_fu_526_p2                |        or|   0|  0|   7|           7|           1|
    |or_ln445_fu_571_p2                |        or|   0|  0|   7|           7|           2|
    |or_ln449_fu_584_p2                |        or|   0|  0|   7|           7|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  59|          42|          22|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_d0_4             |   9|          2|    9|         18|
    |d0_fu_116                         |   9|          2|    9|         18|
    |fifo_x_from_off_chip_to_S1_blk_n  |   9|          2|    1|          2|
    |x_0_address0                      |  14|          3|    7|         21|
    |x_0_address1                      |  14|          3|    7|         21|
    |x_0_d0                            |  14|          3|   32|         96|
    |x_0_d1                            |  14|          3|   32|         96|
    |x_1_address0                      |  14|          3|    7|         21|
    |x_1_address1                      |  14|          3|    7|         21|
    |x_1_d0                            |  14|          3|   32|         96|
    |x_1_d1                            |  14|          3|   32|         96|
    |x_2_address0                      |  14|          3|    7|         21|
    |x_2_address1                      |  14|          3|    7|         21|
    |x_2_d0                            |  14|          3|   32|         96|
    |x_2_d1                            |  14|          3|   32|         96|
    |x_3_address0                      |  14|          3|    7|         21|
    |x_3_address1                      |  14|          3|    7|         21|
    |x_3_d0                            |  14|          3|   32|         96|
    |x_3_d1                            |  14|          3|   32|         96|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 301|         65|  336|        985|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |d0_fu_116                    |   9|   0|    9|          0|
    |icmp_ln434_reg_604           |   1|   0|    1|          0|
    |lshr_ln_reg_608              |   7|   0|    7|          0|
    |trunc_ln436_10_reg_631       |  32|   0|   32|          0|
    |trunc_ln436_11_reg_636       |  32|   0|   32|          0|
    |trunc_ln436_12_reg_641       |  32|   0|   32|          0|
    |trunc_ln436_13_reg_646       |  32|   0|   32|          0|
    |trunc_ln436_14_reg_651       |  32|   0|   32|          0|
    |trunc_ln436_8_reg_616        |  32|   0|   32|          0|
    |trunc_ln436_9_reg_621        |  32|   0|   32|          0|
    |trunc_ln436_s_reg_626        |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 278|   0|  278|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                                     |   in|    1|  ap_ctrl_hs|                  read_x_FT0|  return value|
|ap_rst                                     |   in|    1|  ap_ctrl_hs|                  read_x_FT0|  return value|
|ap_start                                   |   in|    1|  ap_ctrl_hs|                  read_x_FT0|  return value|
|ap_done                                    |  out|    1|  ap_ctrl_hs|                  read_x_FT0|  return value|
|ap_idle                                    |  out|    1|  ap_ctrl_hs|                  read_x_FT0|  return value|
|ap_ready                                   |  out|    1|  ap_ctrl_hs|                  read_x_FT0|  return value|
|fifo_x_from_off_chip_to_S1_dout            |   in|  512|     ap_fifo|  fifo_x_from_off_chip_to_S1|       pointer|
|fifo_x_from_off_chip_to_S1_num_data_valid  |   in|   11|     ap_fifo|  fifo_x_from_off_chip_to_S1|       pointer|
|fifo_x_from_off_chip_to_S1_fifo_cap        |   in|   11|     ap_fifo|  fifo_x_from_off_chip_to_S1|       pointer|
|fifo_x_from_off_chip_to_S1_empty_n         |   in|    1|     ap_fifo|  fifo_x_from_off_chip_to_S1|       pointer|
|fifo_x_from_off_chip_to_S1_read            |  out|    1|     ap_fifo|  fifo_x_from_off_chip_to_S1|       pointer|
|x_0_address0                               |  out|    7|   ap_memory|                         x_0|         array|
|x_0_ce0                                    |  out|    1|   ap_memory|                         x_0|         array|
|x_0_we0                                    |  out|    1|   ap_memory|                         x_0|         array|
|x_0_d0                                     |  out|   32|   ap_memory|                         x_0|         array|
|x_0_address1                               |  out|    7|   ap_memory|                         x_0|         array|
|x_0_ce1                                    |  out|    1|   ap_memory|                         x_0|         array|
|x_0_we1                                    |  out|    1|   ap_memory|                         x_0|         array|
|x_0_d1                                     |  out|   32|   ap_memory|                         x_0|         array|
|x_1_address0                               |  out|    7|   ap_memory|                         x_1|         array|
|x_1_ce0                                    |  out|    1|   ap_memory|                         x_1|         array|
|x_1_we0                                    |  out|    1|   ap_memory|                         x_1|         array|
|x_1_d0                                     |  out|   32|   ap_memory|                         x_1|         array|
|x_1_address1                               |  out|    7|   ap_memory|                         x_1|         array|
|x_1_ce1                                    |  out|    1|   ap_memory|                         x_1|         array|
|x_1_we1                                    |  out|    1|   ap_memory|                         x_1|         array|
|x_1_d1                                     |  out|   32|   ap_memory|                         x_1|         array|
|x_2_address0                               |  out|    7|   ap_memory|                         x_2|         array|
|x_2_ce0                                    |  out|    1|   ap_memory|                         x_2|         array|
|x_2_we0                                    |  out|    1|   ap_memory|                         x_2|         array|
|x_2_d0                                     |  out|   32|   ap_memory|                         x_2|         array|
|x_2_address1                               |  out|    7|   ap_memory|                         x_2|         array|
|x_2_ce1                                    |  out|    1|   ap_memory|                         x_2|         array|
|x_2_we1                                    |  out|    1|   ap_memory|                         x_2|         array|
|x_2_d1                                     |  out|   32|   ap_memory|                         x_2|         array|
|x_3_address0                               |  out|    7|   ap_memory|                         x_3|         array|
|x_3_ce0                                    |  out|    1|   ap_memory|                         x_3|         array|
|x_3_we0                                    |  out|    1|   ap_memory|                         x_3|         array|
|x_3_d0                                     |  out|   32|   ap_memory|                         x_3|         array|
|x_3_address1                               |  out|    7|   ap_memory|                         x_3|         array|
|x_3_ce1                                    |  out|    1|   ap_memory|                         x_3|         array|
|x_3_we1                                    |  out|    1|   ap_memory|                         x_3|         array|
|x_3_d1                                     |  out|   32|   ap_memory|                         x_3|         array|
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+

