[
  {
    "bug_id": "SYNTH-7017",
    "source": "synthetic",
    "title": "FIFO overflow in timer_module buffer",
    "description": "",
    "error_message": "Fatal: Write to full FIFO",
    "root_cause": "Full signal not checked before write",
    "combined_text": "FIFO overflow in timer_module buffer Fatal: Write to full FIFO",
    "module": "timer_module",
    "test_name": "test_timer_module_memory",
    "severity": "HIGH",
    "bug_type": "MEMORY",
    "failure_cycle": 49964,
    "original_url": ""
  },
  {
    "bug_id": "Chipyard-1320",
    "source": "unknown",
    "title": "VCU118, Linux is not booting",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: Stable Hash: a6a6a6  OS Setup We use gdisk on MacOS to partition the sd-card following the same steps as given in the documentation. The error we recieve seems like there is an issue with Linux booting linux image  Other Setup We followed the steps given in the stable version of documentation here : https:chipyard.readthedocs.ioenstablePrototypingVCU118.html We searched different tickets, one potential problem could that we built MegaBoomcore, but changing it to LargeBoomCore also didnt help. We also went through the issue here, but our problems arent the same: https:github.comucb-barchipyardissues957 Our gdisk partitions the sd-card as given in instructions and we have all types of file system avaialible as well. The only difference is the mkfs command used to prototype data in second partition. sudo newfs_hfs -v PrototypeData devdisk4s2  Current Behavior Currently, we recieve the following error : sd_card : timeout error photo img width129 altScreenshot 2023-02-01 at 2 30 08 PM srchttps:user-images.githubusercontent.com89951612216147882-cac74bd0-4dc1-4771-a856-d6d720500a59.png  Expected Behavior The risc-v linux should be booted onto the boom core, but it isnt.  Other Information _No response_",
    "error_message": "",
    "root_cause": "",
    "combined_text": "VCU118, Linux is not booting Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: Stable Hash: a6a6a6  OS Setup We use gdisk on MacOS to partition the sd-card following the same steps as given in the documentation. The error we recieve seems like there is an issue with Linux booting linux image  Other Setup ",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "LOW",
    "bug_type": "TIMING",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1320"
  },
  {
    "bug_id": "SYNTH-1855",
    "source": "synthetic",
    "title": "Setup violation in axi_crossbar register file",
    "description": "",
    "error_message": "Error: Setup time violation at cycle 94997",
    "root_cause": "Combinational path too long between sig_ack_1 and sig_data_1",
    "combined_text": "Setup violation in axi_crossbar register file Error: Setup time violation at cycle 94997",
    "module": "axi_crossbar",
    "test_name": "test_axi_crossbar_timing",
    "severity": "HIGH",
    "bug_type": "TIMING",
    "failure_cycle": 2119,
    "original_url": ""
  },
  {
    "bug_id": "Chipyard-1526",
    "source": "unknown",
    "title": "Illegal assignment pattern IAP error when using VCS-2014 for simulation",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.9.0 Hash: 7475bfb  OS Setup System 1: Linux ... 5.19.0-45-generic 4622.04.1-Ubuntu SMP PREEMPT_DYNAMIC ... 20 x86_64 GNULinux Using Conda to set up, conda-lock  1.4.0 System 2: Linux ... 2.6.32-754.el6.x86_64 1 SMP ... 2018 x86_64 x86_64 x86_64 GNULinux Using Synopsys 2014.09  Other Setup The .sv files are generated on the Ubuntu 22.04 system by command make verilog in simsvcs directory. The generated files in chipyard.TestHarness.RocketConfig is copied to another terminal with CentOS 6 for simulation. The CentOS 6 system has GCC and G version of 4.7.2  Current Behavior Generating the verilog for the default RocketConfig and copy to the VCS-located terminal. Source the synopsys source file. Running the Makefile(https:drive.google.comfiled16crR9sJ7Itlq77SX4e8C0skc4PdPEL_Aviewuspsharing) with command make run. This is the Error log(https:drive.google.comfiled1F0q87DsmvyhaAJs-P0WxFtrYqINokL8Yviewuspdrive_link). In summary, VCS compiler detect a lists of illegal assignment pattern in various .sv files generated, for example in Aomics.sv:  wire 3:03:0 _GEN  4hC, 4h8, 4hE, 4h6;  Atomics.scala:42:8   Expected Behavior No error, successful compilation with a simv executable generated.  Other Information I have already included systemverilog option in VCS command, so really not sure what is the cause of the error. Please point the error cause to me, thank you very much",
    "error_message": "",
    "root_cause": "",
    "combined_text": "Illegal assignment pattern IAP error when using VCS-2014 for simulation Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.9.0 Hash: 7475bfb  OS Setup System 1: Linux ... 5.19.0-45-generic 4622.04.1-Ubuntu SMP PREEMPT_DYNAMIC ... 20 x86_64 GNULinux Using Conda to set up, conda-lock  1.4.0 System 2: Linux ... 2.6.32-754.el6.x86_64 1 SMP ... 2018 x",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "LOW",
    "bug_type": "PROTOCOL",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1526"
  },
  {
    "bug_id": "Chipyard-2270",
    "source": "unknown",
    "title": "Error while running .build-setup.sh riscv-tools -v",
    "description": "Background Work - x Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - x Yes, I searched prior issues(https:github.comucb-barchipyardissues) - x Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.5.0 Hash: a6a6a6 Hi, Im encountering some problems when running the build script, help would be much appreciated Conda version: 25.5.1 python version 3.13.5 How to reproduce: run: git clone https:github.comucb-barchipyard.git cd chipyard git checkout HEAD .build-setup.sh riscv-tools  .build-setup.sh riscv-tools -v  shift        tee build-setup.log  set e  replace_content env.sh cy-dir-helper CY_DIRhomeuserchipyard  uname -s   Linux  Darwin   READLINKreadlink  readlink -f homeuserchipyardscriptsutils.sh  dirname homeuserchipyardscriptsutils.sh  DIRhomeuserchipyardscripts  fileenv.sh  shift  keycy-dir-helper  shift  homeuserchipyardscriptsreplace-content.py env.sh cy-dir-helper CY_DIRhomeuserchipyard  run_step 1  local value1     1   begin_step 1 Conda environment setup  thisStepNum1  thisStepDescConda environment setup  echo   BEGINNING STEP 1: Conda environment setup   BEGINNING STEP 1: Conda environment setup   CONDA_REQShomeuserchipyardconda-reqs  CONDA_LOCK_REQShomeuserchipyardconda-reqsconda-lock-reqs   false  false   LOCKFILEhomeuserchipyardconda-reqsconda-lock-reqsconda-requirements-riscv-tools-linux-64.conda-lock.yml  CONDA_LOCK_ENV_PATHhomeuserchipyard.conda-lock-env   -d homeuserchipyard.conda-lock-env    -d homeuserchipyard.conda-env   rm -rf homeuserchipyard.conda-lock-env  grep conda-lock homeuserchipyardconda-reqschipyard-base.yaml  sed s -  conda create -y -p homeuserchipyard.conda-lock-env -c conda-forge conda-lock2.5.7 2 channel Terms of Service accepted Channels: - conda-forge - defaults Platform: linux-64 Collecting package metadata (repodata.json): done Solving environment: done  Package Plan  environment location: homeuserchipyard.conda-lock-env added  updated specs: - conda-lock2.5.7 The following NEW packages will be INSTALLED: _libgcc_mutex conda-forgelinux-64::_libgcc_mutex-0.1-conda_forge _openmp_mutex conda-forgelinux-64::_openmp_mutex-4.5-2_gnu annotated-types conda-forgenoarch::annotated-types-0.7.0-pyhd8ed1ab_1 appdirs conda-forgenoarch::appdirs-1.4.4-pyhd8ed1ab_1 backports conda-forgenoarch::backports-1.0-pyhd8ed1ab_5 backports.tarfile conda-forgenoarch::backports.tarfile-1.2.0-pyhd8ed1ab_1 brotli-python conda-forgelinux-64::brotli-python-1.1.0-py313h46c70d0_3 bzip2 conda-forgelinux-64::bzip2-1.0.8-h4bc722e_7 ca-certificates conda-forgenoarch::ca-certificates-2025.7.14-hbd8a1cb_0 cachecontrol conda-forgenoarch::cachecontrol-0.14.3-pyha770c72_0 cachecontrol-with conda-forgenoarch::cachecontrol-with-filecache-0.14.3-pyhd8ed1ab_0 cachy conda-forgenoarch::cachy-0.3.0-pyhd8ed1ab_2 certifi conda-forgenoarch::certifi-2025.7.14-pyhd8ed1ab_0 cffi conda-forgelinux-64::cffi-1.17.1-py313hfab6e84_0 charset-normalizer conda-forgenoarch::charset-normalizer-3.4.2-pyhd8ed1ab_0 click conda-forgenoarch::click-8.2.1-pyh707e725_0 click-default-gro conda-forgenoarch::click-default-group-1.2.4-pyhd8ed1ab_1 clikit conda-forgenoarch::clikit-0.6.2-pyhd8ed1ab_3 conda-lock conda-forgenoarch::conda-lock-2.5.7-pyhd8ed1ab_1 crashtest conda-forgenoarch::crashtest-0.4.1-pyhd8ed1ab_1 cryptography conda-forgelinux-64::cryptography-45.0.5-py313h6556f6e_0 dbus conda-forgelinux-64::dbus-1.16.2-h3c4dab8_0 distlib conda-forgenoarch::distlib-0.4.0-pyhd8ed1ab_0 ensureconda conda-forgenoarch::ensureconda-1.4.7-pyh29332c3_0 filelock conda-forgenoarch::filelock-3.18.0-pyhd8ed1ab_0 gitdb conda-forgenoarch::gitdb-4.0.12-pyhd8ed1ab_0 gitpython conda-forgenoarch::gitpython-3.1.44-pyhff2d567_0 html5lib conda-forgenoarch::html5lib-1.1-pyhd8ed1ab_2 icu conda-forgelinux-64::icu-75.1-he02047a_0 idna conda-forgenoarch::idna-3.10-pyhd8ed1ab_1 importlib-metadata conda-forgenoarch::importlib-metadata-8.7.0-pyhe01879c_1 importlib_resourc conda-forgenoarch::importlib_resources-6.5.2-pyhd8ed1ab_0 jaraco.classes conda-forgenoarch::jaraco.classes-3.4.0-pyhd8ed1ab_2 jaraco.context conda-forgenoarch::jaraco.context-6.0.1-pyhd8ed1ab_0 jaraco.functools conda-forgenoarch::jaraco.functools-4.2.1-pyhd8ed1ab_0 jeepney conda-forgenoarch::jeepney-0.9.0-pyhd8ed1ab_0 jinja2 conda-forgenoarch::jinja2-3.1.6-pyhd8ed1ab_0 keyring conda-forgenoarch::keyring-25.6.0-pyha804496_0 ld_impl_linux-64 conda-forgelinux-64::ld_impl_linux-64-2.44-h1423503_1 libexpat conda-forgelinux-64::libexpat-2.7.1-hecca717_0 libffi conda-forgelinux-64::libffi-3.4.6-h2dba641_1 libgcc conda-forgelinux-64::libgcc-15.1.0-h767d61c_3 libgcc-ng conda-forgelinux-64::libgcc-ng-15.1.0-h69a702a_3 libglib conda-forgelinux-64::libglib-2.84.2-h3618099_0 libgomp conda-forgelinux-64::libgomp-15.1.0-h767d61c_3 libiconv conda-forgelinux-64::libiconv-1.18-h4ce23a2_1 liblzma conda-forgelinux-64::liblzma-5.8.1-hb9d3cd8_2 libmpdec conda-forgelinux-64::libmpdec-4.0.0-hb9d3cd8_0 libsqlite conda-forgelinux-64::libsqlite-3.50.3-hee844dc_0 libstdcxx conda-forgelinux-64::libstdcxx-15.1.0-h8f9b012_3 libstdcxx-ng conda-forgelinux-64::libstdcxx-ng-15.1.0-h4852527_3 libuuid conda-forgelinux-64::libuuid-2.38.1-h0b41bf4_0 libzlib conda-forgelinux-64::libzlib-1.3.1-hb9d3cd8_2 markupsafe conda-forgelinux-64::markupsafe-3.0.2-py313h8060acc_1 more-itertools conda-forgenoarch::more-itertools-10.7.0-pyhd8ed1ab_0 msgpack-python conda-forgelinux-64::msgpack-python-1.1.1-py313h33d0bda_0 ncurses conda-forgelinux-64::ncurses-6.5-h2d0b736_3 openssl conda-forgelinux-64::openssl-3.5.1-h7b32b05_0 packaging conda-forgenoarch::packaging-25.0-pyh29332c3_1 pastel conda-forgenoarch::pastel-0.2.1-pyhd8ed1ab_0 pcre2 conda-forgelinux-64::pcre2-10.45-hc749103_0 pip conda-forgenoarch::pip-25.1.1-pyh145f28c_0 pkginfo conda-forgenoarch::pkginfo-1.12.1.2-pyhd8ed1ab_0 platformdirs conda-forgenoarch::platformdirs-4.3.8-pyhe01879c_0 pycparser conda-forgenoarch::pycparser-2.22-pyh29332c3_1 pydantic conda-forgenoarch::pydantic-2.11.7-pyh3cfb1c2_0 pydantic-core conda-forgelinux-64::pydantic-core-2.33.2-py313h4b2b08d_0 pylev conda-forgenoarch::pylev-1.4.0-pyhd8ed1ab_0 pysocks conda-forgenoarch::pysocks-1.7.1-pyha55dd90_7 python conda-forgelinux-64::python-3.13.5-hec9711d_102_cp313 python_abi conda-forgenoarch::python_abi-3.13-8_cp313 pyyaml conda-forgelinux-64::pyyaml-6.0.2-py313h8060acc_2 readline conda-forgelinux-64::readline-8.2-h8c095d6_2 requests conda-forgenoarch::requests-2.32.4-pyhd8ed1ab_0 ruamel.yaml conda-forgelinux-64::ruamel.yaml-0.18.14-py313h536fd9c_0 ruamel.yaml.clib conda-forgelinux-64::ruamel.yaml.clib-0.2.8-py313h536fd9c_1 secretstorage conda-forgelinux-64::secretstorage-3.3.3-py313h78bf25f_3 setuptools conda-forgenoarch::setuptools-80.9.0-pyhff2d567_0 six conda-forgenoarch::six-1.17.0-pyhd8ed1ab_0 smmap conda-forgenoarch::smmap-5.0.2-pyhd8ed1ab_0 tk conda-forgelinux-64::tk-8.6.13-noxft_hd72426e_102 tomli conda-forgenoarch::tomli-2.2.1-pyhd8ed1ab_1 tomlkit conda-forgenoarch::tomlkit-0.13.3-pyha770c72_0 toolz conda-forgenoarch::toolz-0.12.1-pyhd8ed1ab_0 typing-extensions conda-forgenoarch::typing-extensions-4.14.1-h4440ef1_0 typing-inspection conda-forgenoarch::typing-inspection-0.4.1-pyhd8ed1ab_0 typing_extensions conda-forgenoarch::typing_extensions-4.14.1-pyhe01879c_0 tzdata conda-forgenoarch::tzdata-2025b-h78e105d_0 urllib3 conda-forgenoarch::urllib3-1.26.19-pyhd8ed1ab_0 virtualenv conda-forgenoarch::virtualenv-20.32.0-pyhd8ed1ab_0 webencodings conda-forgenoarch::webencodings-0.5.1-pyhd8ed1ab_3 yaml conda-forgelinux-64::yaml-0.2.5-h7f98852_2 zipp conda-forgenoarch::zipp-3.23.0-pyhd8ed1ab_0 Downloading and Extracting Packages: ...working... done Preparing transaction: done Verifying transaction: done Executing transaction: done   To activate this environment, use    conda activate homeuserchipyard.conda-lock-env   To deactivate an active environment, use    conda deactivate  conda info --base  source homeuseranaconda3etcprofile.dconda.sh  export CONDA_EXEhomeuseranaconda3binconda  CONDA_EXEhomeuseranaconda3binconda  export _CE_M  _CE_M  export _CE_CONDA  _CE_CONDA  export CONDA_PYTHON_EXEhomeuseranaconda3binpython  CONDA_PYTHON_EXEhomeuseranaconda3binpython   -z x   conda activate homeuserchipyard.conda-lock-env  local cmdactivate  case cmd in  __conda_activate activate homeuserchipyard.conda-lock-env   -n    local ask_conda  PS1  __conda_exe shell.posix activate homeuserchipyard.conda-lock-env   -n    homeuseranaconda3binconda shell.posix activate homeuserchipyard.conda-lock-env  ask_condaunset _CE_M unset _CE_CONDA PS1(homeuserchipyard.conda-lock-env)  export PATHhomeuserchipyard.conda-lock-envbin:homeuserchipyard.conda-envbin:homeuser.pyenvshims:homeuser.pyenvbin:homeuseranaconda3condabin:homeuser.localbin:homeuserbin:usrlocalbin:usrbin:usrlocalsbin:usrsbincondabin export CONDA_PREFIXhomeuserchipyard.conda-lock-env export CONDA_SHLVL1 export CONDA_DEFAULT_ENVhomeuserchipyard.conda-lock-env export CONDA_PROMPT_MODIFIER(homeuserchipyard.conda-lock-env)  export CONDA_EXEhomeuseranaconda3binconda export CONDA_PYTHON_EXEhomeuseranaconda3binpython . homeuserchipyard.conda-lock-envetccondaactivate.dlibglib_activate.sh  eval unset _CE_M unset _CE_CONDA PS1(homeuserchipyard.conda-lock-env)  export PATHhomeuserchipyard.conda-lock-envbin:homeuserchipyard.conda-envbin:homeuser.pyenvshims:homeuser.pyenvbin:homeuseranaconda3condabin:homeuser.localbin:homeuserbin:usrlocalbin:usrbin:usrlocalsbin:usrsbincondabin export CONDA_PREFIXhomeuserchipyard.conda-lock-env export CONDA_SHLVL1 export CONDA_DEFAULT_ENVhomeuserchipyard.conda-lock-env export CONDA_PROMPT_MODIFIER(homeuserchipyard.conda-lock-env)  export CONDA_EXEhomeuseranaconda3binconda export CONDA_PYTHON_EXEhomeuseranaconda3binpython . homeuserchipyard.conda-lock-envetccondaactivate.dlibglib_activate.sh  unset _CE_M  unset _CE_CONDA  PS1(homeuserchipyard.conda-lock-env)   export PATHhomeuserchipyard.conda-lock-envbin:homeuserchipyard.conda-envbin:homeuser.pyenvshims:homeuser.pyenvbin:homeuseranaconda3condabin:homeuser.localbin:homeuserbin:usrlocalbin:usrbin:usrlocalsbin:usrsbincondabin  PATHhomeuserchipyard.conda-lock-envbin:homeuserchipyard.conda-envbin:homeuser.pyenvshims:homeuser.pyenvbin:homeuseranaconda3condabin:homeuser.localbin:homeuserbin:usrlocalbin:usrbin:usrlocalsbin:usrsbincondabin  export CONDA_PREFIXhomeuserchipyard.conda-lock-env  CONDA_PREFIXhomeuserchipyard.conda-lock-env  export CONDA_SHLVL1  CONDA_SHLVL1  export CONDA_DEFAULT_ENVhomeuserchipyard.conda-lock-env  CONDA_DEFAULT_ENVhomeuserchipyard.conda-lock-env  export CONDA_PROMPT_MODIFIER(homeuserchipyard.conda-lock-env)   CONDA_PROMPT_MODIFIER(homeuserchipyard.conda-lock-env)   export CONDA_EXEhomeuseranaconda3binconda  CONDA_EXEhomeuseranaconda3binconda  export CONDA_PYTHON_EXEhomeuseranaconda3binpython  CONDA_PYTHON_EXEhomeuseranaconda3binpython  . homeuserchipyard.conda-lock-envetccondaactivate.dlibglib_activate.sh  export GSETTINGS_SCHEMA_DIR_CONDA_BACKUP  GSETTINGS_SCHEMA_DIR_CONDA_BACKUP  export GSETTINGS_SCHEMA_DIRhomeuserchipyard.conda-lock-envshareglib-2.0schemas  GSETTINGS_SCHEMA_DIRhomeuserchipyard.conda-lock-envshareglib-2.0schemas  __conda_hashr   -n     -n    hash -r  exit_if_last_command_failed  local exitcode0   0 -ne 0    false  true   echo Using lockfile for conda: homeuserchipyardconda-reqsconda-lock-reqsconda-requirements-riscv-tools-linux-64.conda-lock.yml Using lockfile for conda: homeuserchipyardconda-reqsconda-lock-reqsconda-requirements-riscv-tools-linux-64.conda-lock.yml   -z    CONDA_ENV_PATHhomeuserchipyard.conda-env  CONDA_ENV_ARG-p homeuserchipyard.conda-env  CONDA_ENV_NAMEhomeuserchipyard.conda-env  echo Storing main conda environment in homeuserchipyard.conda-env Storing main conda environment in homeuserchipyard.conda-env  conda-lock install --conda homeuseranaconda3binconda -p homeuserchipyard.conda-env homeuserchipyardconda-reqsconda-lock-reqsconda-requirements-riscv-tools-linux-64.conda-lock.yml INFO:root:2 channel Terms of Service accepted INFO:root: INFO:root:Downloading and Extracting Packages: ...working... INFO:root:sysroot_linux-64-2.3 INFO:root: INFO:root:perl-5.32.1 INFO:root: INFO:root: INFO:root:gcc_impl_linux-64-13 INFO:root: INFO:root: INFO:root: INFO:root:libcups-2.3.3 INFO:root: INFO:root: INFO:root: INFO:root: INFO:root:libglib-2.80.2 INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root:libhiredis-1.0.2 INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root:libprotobuf-4.25.3 INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root:libtiff-4.6.0 INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root:libxml2-2.12.7 INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root:mpfr-4.2.1 INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root:python-3.10.14 INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root:rsync-3.3.0 INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root:sqlite-3.46.0 INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root:wget-1.21.4 INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root:xorg-libxext-1.3.4 INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root:xorg-libxfixes-5.0.3 INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root:xorg-libxrender-0.9. INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root:xorg-libxt-1.3.0 INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root:aiohappyeyeballs-2.6 INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: ... (more hidden) ... INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: INFO:root: C   OS Setup Ex: Output of uname -a  lsb_release -a  printenv  conda list Linux user35 5.14.0-570.12.1.el9_6.x86_64 1 SMP PREEMPT_DYNAMIC Tue May 13 06:11:55 EDT 2025 x86_64 x86_64 x86_64 GNULinux SHELLbinbash PYENV_SHELLbash HISTCONTROLignoredups CONDA_EXEhomeuseranaconda3binconda HISTSIZE1000 HOSTNAMEcodesignl35 JAVA_HOMEhomeuserchipyard.conda-envlibjvm JAVA_LD_LIBRARY_PATHhomeuserchipyard.conda-envlibjvmlibserver PWDhomeuserchipyard LOGNAMEuser XDG_SESSION_TYPEtty CONDA_BACKUP_RISCVhomeuserchipyard.conda-envriscv-tools MOTD_SHOWNpam HOMEhomeuser LANGde_DE.UTF-8 LS_COLORSrs0:di01;34:ln01;36:mh00:pi40;33:so01;35:do01;35:bd40;33;01:cd40;33;01:or40;31;01:mi01;37;41:su37;41:sg30;43:ca30;41:tw30;42:ow34;42:st37;44:ex01;32:.tar01;31:.tgz01;31:.arc01;31:.arj01;31:.taz01;31:.lha01;31:.lz401;31:.lzh01;31:.lzma01;31:.tlz01;31:.txz01;31:.tzo01;31:.t7z01;31:.zip01;31:.z01;31:.dz01;31:.gz01;31:.lrz01;31:.lz01;31:.lzo01;31:.xz01;31:.zst01;31:.tzst01;31:.bz201;31:.bz01;31:.tbz01;31:.tbz201;31:.tz01;31:.deb01;31:.rpm01;31:.jar01;31:.war01;31:.ear01;31:.sar01;31:.rar01;31:.alz01;31:.ace01;31:.zoo01;31:.cpio01;31:.7z01;31:.rz01;31:.cab01;31:.wim01;31:.swm01;31:.dwm01;31:.esd01;31:.jpg01;35:.jpeg01;35:.mjpg01;35:.mjpeg01;35:.gif01;35:.bmp01;35:.pbm01;35:.pgm01;35:.ppm01;35:.tga01;35:.xbm01;35:.xpm01;35:.tif01;35:.tiff01;35:.png01;35:.svg01;35:.svgz01;35:.mng01;35:.pcx01;35:.mov01;35:.mpg01;35:.mpeg01;35:.m2v01;35:.mkv01;35:.webm01;35:.webp01;35:.ogm01;35:.mp401;35:.m4v01;35:.mp4v01;35:.vob01;35:.qt01;35:.nuv01;35:.wmv01;35:.asf01;35:.rm01;35:.rmvb01;35:.flc01;35:.avi01;35:.fli01;35:.flv01;35:.gl01;35:.dl01;35:.xcf01;35:.xwd01;35:.yuv01;35:.cgm01;35:.emf01;35:.ogv01;35:.ogx01;35:.aac01;36:.au01;36:.flac01;36:.m4a01;36:.mid01;36:.midi01;36:.mka01;36:.mp301;36:.mpc01;36:.ogg01;36:.ra01;36:.wav01;36:.oga01;36:.opus01;36:.spx01;36:.xspf01;36: SSH_CONNECTION131.188.52.43 36106 10.188.52.35 22 XDG_SESSION_CLASSuser SELINUX_ROLE_REQUESTED TERMxterm-256color LESSOPENusrbinlesspipe.sh s USERuser CONDA_SHLVL0 SELINUX_USE_CURRENT_RANGE SHLVL1 XDG_SESSION_ID15 CONDA_PYTHON_EXEhomeuseranaconda3binpython XDG_RUNTIME_DIRrunuser1000 CONDA_BACKUP_LD_LIBRARY_PATHhomeuserchipyard.conda-envriscv-toolslib:homeuserchipyard.conda-envriscv-toolslib PS1uh W SSH_CLIENT131.188.52.43 36106 22 PYENV_ROOThomeuser.pyenv DEBUGINFOD_URLSdist_debuginfod_url DEBUGINFOD_IMA_CERT_PATHetckeysima: which_declaredeclare -f LC_ALLC CONDA_BACKUP_PATHhomeuserchipyard.conda-envriscv-toolsbin:homeuserchipyardsoftwarefiremarshal:homeuserchipyard.conda-envriscv-toolsbin:homeuser.pyenvshims:homeuser.pyenvbin:homeuseranaconda3condabin:homeuser.localbin:homeuserbin:usrlocalbin:usrbin:usrlocalsbin:usrsbin XDG_DATA_DIRShomeuser.localshareflatpakexportsshare:varlibflatpakexportsshare:usrlocalshare:usrshare PATHhomeuserchipyard.conda-envbin:homeuser.pyenvshims:homeuser.pyenvbin:homeuseranaconda3condabin:homeuser.localbin:homeuserbin:usrlocalbin:usrbin:usrlocalsbin:usrsbincondabin SELINUX_LEVEL_REQUESTED DBUS_SESSION_BUS_ADDRESSunix:pathrunuser1000bus MAILvarspoolmailuser SSH_TTYdevpts0 OLDPWDhomeuser BASH_FUNC_which()  ( alias; eval which_declare )  usrbinwhich --tty-only --read-alias --read-functions --show-tilde --show-dot   _usrbinprintenv  Other Setup Ex: Prior steps taken  Documentation Followed  etc...  Current Behavior Expecting problems when running the build script  Expected Behavior Build script runs without error  Other Information _No response_",
    "error_message": "",
    "root_cause": "",
    "combined_text": "Error while running .build-setup.sh riscv-tools -v Background Work - x Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - x Yes, I searched prior issues(https:github.comucb-barchipyardissues) - x Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.5.0 Hash: a6a6a6 Hi, Im encountering some problems when running the build script, help would be much appreciated Conda version: 25.5.1 python version 3.13.5 How to reproduce: run: git clone https:github.comucb-barchipyard.git",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "CRITICAL",
    "bug_type": "PROTOCOL",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/2270"
  },
  {
    "bug_id": "SYNTH-1155",
    "source": "synthetic",
    "title": "AXI handshake violation in cache_controller",
    "description": "",
    "error_message": "Assertion failed: AWVALID high without AWREADY",
    "root_cause": "State machine stuck in WAIT state",
    "combined_text": "AXI handshake violation in cache_controller Assertion failed: AWVALID high without AWREADY",
    "module": "cache_controller",
    "test_name": "test_cache_controller_protocol",
    "severity": "HIGH",
    "bug_type": "PROTOCOL",
    "failure_cycle": 70801,
    "original_url": ""
  },
  {
    "bug_id": "Chipyard-1558",
    "source": "unknown",
    "title": "How to generate fpga linux image for nvdlarocket",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release:1.10  OS Setup In order to verify the functionality of nvdla in FPGA, I generated a rocket soc bit file which equipped with small nvdla. However, I am not sure how to generate the corresponding Linux image. According to the readme in nvdla workload. I switched the Linux repository in Firemarshal to the nvdla-linux-v57 branch and ran the instructions .marshall - v - d build ..nvdla-workloadmarshal-confignvdla-base. json,but the following error occurred:  (firemarshal) yyxyyx-virtual-machine:riscvprojectschipyardsoftwarefiremarshal .marshal -v build ..nvdla-workloadmarshal-configsnvdla-base.json DEBUG: Loading nvdla-base.json:homeyyxriscvprojectschipyardsoftwarenvdla-workloadmarshal-configsnvdla-base.json DEBUG: Failed checking if running in CYGWIN due to: FileNotFoundError(2, No such file or directory) DEBUG: Popen(git, cat-file, --batch-check, cwdhomeyyxriscvprojectschipyardsoftwarefiremarshalboardsprototypedistrosbrbuildroot, universal_newlinesFalse, shellNone, istreamvalid stream) DEBUG: Popen(git, diff, --cached, --abbrev40, --full-index, --raw, cwdhomeyyxriscvprojectschipyardsoftwarefiremarshalboardsprototypedistrosbrbuildroot, universal_newlinesFalse, shellNone, istreamNone) DEBUG: Popen(git, diff, --abbrev40, --full-index, --raw, cwdhomeyyxriscvprojectschipyardsoftwarefiremarshalboardsprototypedistrosbrbuildroot, universal_newlinesFalse, shellNone, istreamNone) DEBUG: Popen(git, diff, --cached, --abbrev40, --full-index, --raw, cwdhomeyyxriscvprojectschipyardsoftwarefiremarshalboardsprototypedistrosbrbuildroot, universal_newlinesFalse, shellNone, istreamNone) DEBUG: Popen(git, diff, --abbrev40, --full-index, --raw, cwdhomeyyxriscvprojectschipyardsoftwarefiremarshalboardsprototypedistrosbrbuildroot, universal_newlinesFalse, shellNone, istreamNone) DEBUG: Creating distro br : 222b DEBUG: Popen(git, cat-file, --batch-check, cwdhomeyyxriscvprojectschipyardsoftwarefiremarshalboardsprototypedistrosbrbuildroot, universal_newlinesFalse, shellNone, istreamvalid stream) DEBUG: Popen(git, diff, --cached, --abbrev40, --full-index, --raw, cwdhomeyyxriscvprojectschipyardsoftwarefiremarshalboardsprototypedistrosbrbuildroot, universal_newlinesFalse, shellNone, istreamNone) DEBUG: Popen(git, diff, --abbrev40, --full-index, --raw, cwdhomeyyxriscvprojectschipyardsoftwarefiremarshalboardsprototypedistrosbrbuildroot, universal_newlinesFalse, shellNone, istreamNone) DEBUG: Popen(git, diff, --cached, --abbrev40, --full-index, --raw, cwdhomeyyxriscvprojectschipyardsoftwarefiremarshalboardsprototypedistrosbrbuildroot, universal_newlinesFalse, shellNone, istreamNone) DEBUG: Popen(git, diff, --abbrev40, --full-index, --raw, cwdhomeyyxriscvprojectschipyardsoftwarefiremarshalboardsprototypedistrosbrbuildroot, universal_newlinesFalse, shellNone, istreamNone) Traceback (most recent call last): File homeyyxriscvprojectschipyardsoftwarefiremarshalwlutilconfig.py, line 700, in __init__ self._initializeFromBase(self.cfgscfgName) File homeyyxriscvprojectschipyardsoftwarefiremarshalwlutilconfig.py, line 801, in _initializeFromBase cfg.applyBase(baseCfg) File homeyyxriscvprojectschipyardsoftwarefiremarshalwlutilconfig.py, line 553, in applyBase inheritLinuxOpts(self.cfg, baseCfg) File homeyyxriscvprojectschipyardsoftwarefiremarshalwlutilconfig.py, line 351, in inheritLinuxOpts for name, src in list(configlinuxmodules.items()): KeyError: modules During handling of the above exception, another exception occurred: Traceback (most recent call last): File homeyyxriscvprojectschipyardsoftwarefiremarshal.marshal, line 233, in module main() File homeyyxriscvprojectschipyardsoftwarefiremarshal.marshal, line 117, in main cfgs  wlutil.ConfigManager(args.config_files, list(workdirs.keys())) File homeyyxriscvprojectschipyardsoftwarefiremarshalwlutilconfig.py, line 702, in __init__ raise WorkloadConfigError(cfgName, wlutil.config.WorkloadConfigError: Unable to load workload nvdla-base.json: Missing required option modules  Additionally, it should be noted that my marshal-config. yaml uses the prototype mode, and the content of this file is as follows: board-dir : boardsprototype Secondly, it is normal for me to generate the default prototype configurations liunx image in the firemarshal conda environment  Other Setup _No response_  Current Behavior no  Expected Behavior no  Other Information _No response_",
    "error_message": "KeyError: modules During handling of the above exception, another exception occurred: wlutil.config.WorkloadConfigError: Unable to load workload nvdla-base.json: Missing required option modules",
    "root_cause": "",
    "combined_text": "How to generate fpga linux image for nvdlarocket KeyError: modules During handling of the above exception, another exception occurred: wlutil.config.WorkloadConfigError: Unable to load workload nvdla-base.json: Missing required option modules Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release:1.10  OS Setup In order to verify the functionality of nvdla in FPGA, I generated a rocket soc bit file which equipped with small nvdla. However, I am not sure how to generate the corresponding Linux image. According to the read",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "LOW",
    "bug_type": "TIMING",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1558"
  },
  {
    "bug_id": "Chipyard-1379",
    "source": "unknown",
    "title": "sbt.librarymanagement.ResolveException: Error downloading org.scalameta:semanticdb-scalac_2.13.10:4.3.22",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.8.1  OS Setup Ex: Output of uname -a  lsb_release -a  printenv  conda list Linux riscv 5.15.0-60-generic 6620.04.1-Ubuntu SMP Wed Jan 25 09:41:30 UTC 2023 x86_64 x86_64 x86_64 GNULinux No LSB modules are available. Distributor ID: Ubuntu Description: Ubuntu 20.04.5 LTS Release: 20.04 Codename: focal SHELLbinbash SESSION_MANAGERlocalriscv:tmp.ICE-unix8351,unixriscv:tmp.ICE-unix8351 QT_ACCESSIBILITY1 COLORTERMtruecolor XDG_CONFIG_DIRSetcxdgxdg-ubuntu:etcxdg XDG_MENU_PREFIXgnome- GNOME_DESKTOP_SESSION_IDthis-is-deprecated GTK_IM_MODULEfcitx CONDA_EXEhomehuangminiforge3binconda _CE_M LANGUAGEen_US:en QT4_IM_MODULEfcitx LC_ADDRESSzh_CN.UTF-8 GNOME_SHELL_SESSION_MODEubuntu LC_NAMEzh_CN.UTF-8 SSH_AUTH_SOCKrunuser1000keyringssh XMODIFIERSimfcitx DESKTOP_SESSIONubuntu LC_MONETARYzh_CN.UTF-8 SSH_AGENT_PID8308 GTK_MODULESgail:atk-bridge DBUS_STARTER_BUS_TYPEsession PWDhomehuangclonehubchipyardsimsverilator GSETTINGS_SCHEMA_DIRhomehuangminiforge3envschipyardshareglib-2.0schemas LOGNAMEhuang XDG_SESSION_DESKTOPubuntu XDG_SESSION_TYPEx11 CONDA_PREFIXhomehuangminiforge3envschipyard GPG_AGENT_INFOrunuser1000gnupgS.gpg-agent:0:1 GSETTINGS_SCHEMA_DIR_CONDA_BACKUP XAUTHORITYrunuser1000gdmXauthority WINDOWPATH2 HOMEhomehuang USERNAMEhuang IM_CONFIG_PHASE1 LC_PAPERzh_CN.UTF-8 LANGen_US.UTF-8 XDG_CURRENT_DESKTOPubuntu:GNOME VTE_VERSION6003 CONDA_PROMPT_MODIFIER(chipyard) GNOME_TERMINAL_SCREENorggnomeTerminalscreen3de39482_3598_46cc_b9c0_d129eabea1a5 INVOCATION_IDff1592da7ab044a7912f6443fb0cbd30 MANAGERPID8136 CLUTTER_IM_MODULEfcitx XDG_SESSION_CLASSuser TERMxterm-256color LC_IDENTIFICATIONzh_CN.UTF-8 _CE_CONDA USERhuang GNOME_TERMINAL_SERVICE:1.223 CONDA_SHLVL2 DISPLAY:0 SHLVL1 LC_TELEPHONEzh_CN.UTF-8 QT_IM_MODULEfcitx LC_MEASUREMENTzh_CN.UTF-8 DBUS_STARTER_ADDRESSunix:pathrunuser1000bus,guid29ae878d297064bb63f3816e64005990 PAPERSIZEa4 CONDA_PYTHON_EXEhomehuangminiforge3binpython XDG_RUNTIME_DIRrunuser1000 CONDA_DEFAULT_ENVchipyard LC_TIMEzh_CN.UTF-8 JOURNAL_STREAM8:56975 XDG_DATA_DIRSusrshareubuntu:usrlocalshare:usrshare:varlibsnapddesktop PATHhomehuangminiforge3envschipyardbin:homehuangminiforge3condabin:usrlocalsbin:usrlocalbin:usrsbin:usrbin:sbin:bin:usrgames:usrlocalgames:snapbin:homehuangclonehubRISCVriscvbin:optriscvbin:homehuangclonehubRISCVriscvbin:optriscvbin:usrlocalsbt GDMSESSIONubuntu DBUS_SESSION_BUS_ADDRESSunix:pathrunuser1000bus,guid29ae878d297064bb63f3816e64005990 CONDA_PREFIX_1homehuangminiforge3 LC_NUMERICzh_CN.UTF-8 RISCVhomehuangclonehubRISCVriscv _usrbinprintenv  packages in environment at homehuangminiforge3envschipyard:  Name Version Build Channel _libgcc_mutex 0.1 conda_forge conda-forge _openmp_mutex 4.5 2_gnu conda-forge appdirs 1.4.4 pyh9f0ad1d_0 conda-forge brotlipy 0.7.0 py310h5764c6d_1005 conda-forge bzip2 1.0.8 h7f98852_4 conda-forge ca-certificates 2022.12.7 ha878542_0 conda-forge cachecontrol 0.12.11 pyhd8ed1ab_1 conda-forge cachecontrol-with-filecache 0.12.11 pyhd8ed1ab_1 conda-forge cachy 0.3.0 pyhd8ed1ab_1 conda-forge certifi 2022.12.7 pyhd8ed1ab_0 conda-forge cffi 1.15.1 py310h255011f_3 conda-forge charset-normalizer 2.1.1 pyhd8ed1ab_0 conda-forge click 8.1.3 unix_pyhd8ed1ab_2 conda-forge click-default-group 1.2.2 pyhd8ed1ab_1 conda-forge clikit 0.6.2 pyhd8ed1ab_2 conda-forge colorama 0.4.6 pyhd8ed1ab_0 conda-forge conda-lock 1.4.0 pyhd8ed1ab_2 conda-forge conda-package-handling 2.0.2 pyh38be061_0 conda-forge conda-package-streaming 0.7.0 pyhd8ed1ab_1 conda-forge crashtest 0.4.1 pyhd8ed1ab_0 conda-forge cryptography 39.0.1 py310h34c0648_0 conda-forge dbus 1.13.6 h5008d03_3 conda-forge distlib 0.3.6 pyhd8ed1ab_0 conda-forge ensureconda 1.4.3 pyhd8ed1ab_0 conda-forge expat 2.5.0 h27087fc_0 conda-forge filelock 3.9.0 pyhd8ed1ab_0 conda-forge gettext 0.21.1 h27087fc_0 conda-forge html5lib 1.1 pyh9f0ad1d_0 conda-forge idna 3.4 pyhd8ed1ab_0 conda-forge importlib-metadata 6.0.0 pyha770c72_0 conda-forge importlib_metadata 6.0.0 hd8ed1ab_0 conda-forge jaraco.classes 3.2.3 pyhd8ed1ab_0 conda-forge jeepney 0.8.0 pyhd8ed1ab_0 conda-forge jinja2 3.1.2 pyhd8ed1ab_1 conda-forge keyring 23.13.1 py310hff52083_0 conda-forge ld_impl_linux-64 2.40 h41732ed_0 conda-forge libffi 3.4.2 h7f98852_5 conda-forge libgcc-ng 12.2.0 h65d4601_19 conda-forge libglib 2.74.1 h606061b_1 conda-forge libgomp 12.2.0 h65d4601_19 conda-forge libiconv 1.17 h166bdaf_0 conda-forge libnsl 2.0.0 h7f98852_0 conda-forge libsqlite 3.40.0 h753d276_0 conda-forge libstdcxx-ng 12.2.0 h46fd767_19 conda-forge libuuid 2.32.1 h7f98852_1000 conda-forge libzlib 1.2.13 h166bdaf_4 conda-forge lockfile 0.12.2 py_1 conda-forge markupsafe 2.1.2 py310h1fa729e_0 conda-forge more-itertools 9.1.0 pyhd8ed1ab_0 conda-forge msgpack-python 1.0.4 py310hbf28c38_1 conda-forge ncurses 6.3 h27087fc_1 conda-forge openssl 3.0.8 h0b41bf4_0 conda-forge packaging 23.0 pyhd8ed1ab_0 conda-forge pastel 0.2.1 pyhd8ed1ab_0 conda-forge pcre2 10.40 hc3806b6_0 conda-forge pip 23.0.1 pyhd8ed1ab_0 conda-forge pkginfo 1.9.6 pyhd8ed1ab_0 conda-forge platformdirs 3.0.0 pyhd8ed1ab_0 conda-forge pluggy 1.0.0 pyhd8ed1ab_5 conda-forge pycosat 0.6.4 py310h5764c6d_1 conda-forge pycparser 2.21 pyhd8ed1ab_0 conda-forge pydantic 1.10.5 py310h1fa729e_0 conda-forge pylev 1.4.0 pyhd8ed1ab_0 conda-forge pyopenssl 23.0.0 pyhd8ed1ab_0 conda-forge pysocks 1.7.1 pyha2e5f31_6 conda-forge python 3.10.9 he550d4f_0_cpython conda-forge python_abi 3.10 3_cp310 conda-forge pyyaml 6.0 py310h5764c6d_5 conda-forge readline 8.1.2 h0f457ee_0 conda-forge requests 2.28.2 pyhd8ed1ab_0 conda-forge ruamel.yaml 0.17.21 py310h5764c6d_2 conda-forge ruamel.yaml.clib 0.2.7 py310h1fa729e_1 conda-forge secretstorage 3.3.3 py310hff52083_1 conda-forge setuptools 65.6.3 pyhd8ed1ab_0 conda-forge six 1.16.0 pyh6c4a22f_0 conda-forge tk 8.6.12 h27826a3_0 conda-forge tomli 2.0.1 pyhd8ed1ab_0 conda-forge tomlkit 0.11.6 pyha770c72_0 conda-forge toolz 0.12.0 pyhd8ed1ab_0 conda-forge tqdm 4.64.1 pyhd8ed1ab_0 conda-forge typing 3.10.0.0 pyhd8ed1ab_0 conda-forge typing-extensions 4.4.0 hd8ed1ab_0 conda-forge typing_extensions 4.4.0 pyha770c72_0 conda-forge tzdata 2022g h191b570_0 conda-forge urllib3 1.26.14 pyhd8ed1ab_0 conda-forge virtualenv 20.19.0 pyhd8ed1ab_0 conda-forge webencodings 0.5.1 py_1 conda-forge wheel 0.38.4 pyhd8ed1ab_0 conda-forge xz 5.2.6 h166bdaf_0 conda-forge yaml 0.2.5 h7f98852_2 conda-forge zipp 3.15.0 pyhd8ed1ab_0 conda-forge zstandard 0.19.0 py310hdeb6495_1 conda-forge zstd 1.5.2 h3eb15da_6 conda-forge  Current Behavior I am trying to do the make in simverilator, but I meet the problem that is  error sbt.librarymanagement.ResolveException: Error downloading org.scalameta:semanticdb-scalac_2.13.10:4.3.22 error Not found error Not found error not found: homehuang.ivy2localorg.scalametasemanticdb-scalac_2.13.104.3.22ivysivy.xml error not found: https:repo1.maven.orgmaven2orgscalametasemanticdb-scalac_2.13.104.3.22semanticdb-scalac_2.13.10-4.3.22.pom error not found: https:oss.sonatype.orgcontentrepositoriessnapshotsorgscalametasemanticdb-scalac_2.13.104.3.22semanticdb-scalac_2.13.10-4.3.22.pom error not found: https:oss.sonatype.orgservicelocalrepositoriesreleasescontentorgscalametasemanticdb-scalac_2.13.104.3.22semanticdb-scalac_2.13.10-4.3.22.pom I think the main problem is that the version of semanticdb is wrong for now the available version of semanticdb is 4.7.5 I dont know the progress just set it to 4.3.22that made the process error. So I wonder where can I change the version. Thank you in advanced Thats the whole process: make Running with RISCVhomehuangclonehubRISCVriscv homehuangclonehubchipyardcommon.mk:128: warning: overriding recipe for target  homehuangclonehubchipyardcommon.mk:106: warning: ignoring old recipe for target  homehuangclonehubchipyardcommon.mk:153: warning: overriding recipe for target  homehuangclonehubchipyardcommon.mk:128: warning: ignoring old recipe for target  homehuangclonehubchipyardcommon.mk:157: warning: overriding recipe for target  homehuangclonehubchipyardcommon.mk:153: warning: ignoring old recipe for target  mkdir -p homehuangclonehubchipyardsimsverilatorgenerated-srcchipyard.TestHarness.RocketConfig cd homehuangclonehubchipyard  java -jar homehuangclonehubchipyardgeneratorsrocket-chipsbt-launch.jar ;project chipyard; runMain chipyard.Generator --target-dir homehuangclonehubchipyardsimsverilatorgenerated-srcchipyard.TestHarness.RocketConfig --name chipyard.TestHarness.RocketConfig --top-module chipyard.TestHarness --legacy-configs chipyard:RocketConfig  Picked up JAVA_TOOL_OPTIONS: -Xmx8G -Xss8M -Djava.io.tmpdirhomehuangclonehubchipyard.java_tmp info welcome to sbt 1.5.5 (Ubuntu Java 11.0.18) info loading settings for project chipyard-build from plugins.sbt ... info loading project definition from homehuangclonehubchipyardproject info loading settings for project chipyardRoot from build.sbt ... info loading settings for project hardfloat from build.sbt ... info loading settings for project rocketConfig from build.sbt ... info loading settings for project testchipip from build.sbt ... info loading settings for project constellation from build.sbt ... info loading settings for project icenet from build.sbt ... info loading settings for project hwacha from build.sbt ... info loading settings for project boom from build.sbt ... info loading settings for project cva6 from build.sbt ... info loading settings for project ibex from build.sbt ... info loading settings for project sodor from build.sbt ... info loading settings for project gemmini from build.sbt ... info loading settings for project tapeout from build.sbt ... info loading settings for project sim-build from plugins.sbt ... info loading project definition from homehuangclonehubchipyardsimsfiresimsimproject info loading settings for project firesim from build.sbt ... info loading settings for project targetutils from build.sbt ... info loading settings for project midas from build.sbt ... info resolving key references (36704 settings) ... info set current project to chipyardRoot (in build file:homehuangclonehubchipyard) info set current project to chipyard (in build file:homehuangclonehubchipyard) warn Binary version (2.12) for dependency org.scala-langscala-library;2.12.10 warn in edu.berkeley.csgemmini_2.13;3.1.0 differs from Scala binary version in project (2.13). warn Binary version (2.12) for dependency org.scala-langscala-reflect;2.12.10 warn in edu.berkeley.csgemmini_2.13;3.1.0 differs from Scala binary version in project (2.13). info Updating info Resolved dependencies warn warn Note: Unresolved dependencies path: error sbt.librarymanagement.ResolveException: Error downloading org.scalameta:semanticdb-scalac_2.13.10:4.3.22 error Not found error Not found error not found: homehuang.ivy2localorg.scalametasemanticdb-scalac_2.13.104.3.22ivysivy.xml error not found: https:repo1.maven.orgmaven2orgscalametasemanticdb-scalac_2.13.104.3.22semanticdb-scalac_2.13.10-4.3.22.pom error not found: https:oss.sonatype.orgcontentrepositoriessnapshotsorgscalametasemanticdb-scalac_2.13.104.3.22semanticdb-scalac_2.13.10-4.3.22.pom error not found: https:oss.sonatype.orgservicelocalrepositoriesreleasescontentorgscalametasemanticdb-scalac_2.13.104.3.22semanticdb-scalac_2.13.10-4.3.22.pom error not found: homehuang.m2repositoryorgscalametasemanticdb-scalac_2.13.104.3.22semanticdb-scalac_2.13.10-4.3.22.pom error at lmcoursier.CoursierDependencyResolution.unresolvedWarningOrThrow(CoursierDependencyResolution.scala:258) error at lmcoursier.CoursierDependencyResolution.anonfunupdate38(CoursierDependencyResolution.scala:227) error at scala.util.EitherLeftProjection.map(Either.scala:573) error at lmcoursier.CoursierDependencyResolution.update(CoursierDependencyResolution.scala:227) error at sbt.librarymanagement.DependencyResolution.update(DependencyResolution.scala:60) error at sbt.internal.LibraryManagement.resolve1(LibraryManagement.scala:59) error at sbt.internal.LibraryManagement.anonfuncachedUpdate12(LibraryManagement.scala:133) error at sbt.util.Tracked.anonfunlastOutput1(Tracked.scala:73) error at sbt.internal.LibraryManagement.anonfuncachedUpdate20(LibraryManagement.scala:146) error at scala.util.control.ExceptionCatch.apply(Exception.scala:228) error at sbt.internal.LibraryManagement.anonfuncachedUpdate11(LibraryManagement.scala:146) error at sbt.internal.LibraryManagement.anonfuncachedUpdate11adapted(LibraryManagement.scala:127) error at sbt.util.Tracked.anonfuninputChangedW1(Tracked.scala:219) error at sbt.internal.LibraryManagement.cachedUpdate(LibraryManagement.scala:160) error at sbt.Classpaths.anonfunupdateTask01(Defaults.scala:3678) error at scala.Function1.anonfuncompose1(Function1.scala:49) error at sbt.internal.util.tildegreater.anonfunu22191(TypeFunctions.scala:62) error at sbt.std.Transformanon4.work(Transform.scala:68) error at sbt.Execute.anonfunsubmit2(Execute.scala:282) error at sbt.internal.util.ErrorHandling.wideConvert(ErrorHandling.scala:23) error at sbt.Execute.work(Execute.scala:291) error at sbt.Execute.anonfunsubmit1(Execute.scala:282) error at sbt.ConcurrentRestrictionsanon4.anonfunsubmitValid1(ConcurrentRestrictions.scala:265) error at sbt.CompletionServiceanon2.call(CompletionService.scala:64) error at java.basejava.util.concurrent.FutureTask.run(FutureTask.java:264) error at java.basejava.util.concurrent.ExecutorsRunnableAdapter.call(Executors.java:515) error at java.basejava.util.concurrent.FutureTask.run(FutureTask.java:264) error at java.basejava.util.concurrent.ThreadPoolExecutor.runWorker(ThreadPoolExecutor.java:1128) error at java.basejava.util.concurrent.ThreadPoolExecutorWorker.run(ThreadPoolExecutor.java:628) error at java.basejava.lang.Thread.run(Thread.java:829) error (ProjectRef(uri(file:homehuangclonehubchipyardsimsfiresimsim), targetutils)  update) sbt.librarymanagement.ResolveException: Error downloading org.scalameta:semanticdb-scalac_2.13.10:4.3.22 error Not found error Not found error not found: homehuang.ivy2localorg.scalametasemanticdb-scalac_2.13.104.3.22ivysivy.xml error not found: https:repo1.maven.orgmaven2orgscalametasemanticdb-scalac_2.13.104.3.22semanticdb-scalac_2.13.10-4.3.22.pom error not found: https:oss.sonatype.orgcontentrepositoriessnapshotsorgscalametasemanticdb-scalac_2.13.104.3.22semanticdb-scalac_2.13.10-4.3.22.pom error not found: https:oss.sonatype.orgservicelocalrepositoriesreleasescontentorgscalametasemanticdb-scalac_2.13.104.3.22semanticdb-scalac_2.13.10-4.3.22.pom error not found: homehuang.m2repositoryorgscalametasemanticdb-scalac_2.13.104.3.22semanticdb-scalac_2.13.10-4.3.22.pom error Total time: 6 s, completed Mar 6, 2023, 2:54:21 PM make:  homehuangclonehubchipyardcommon.mk:107: homehuangclonehubchipyardsimsverilatorgenerated-srcchipyard.TestHarness.RocketConfigchipyard.TestHarness.RocketConfig.fir Error 1  Expected Behavior make successly  Other Information _No response_",
    "error_message": "error sbt.librarymanagement.ResolveException: Error downloading org.scalameta:semanticdb-scalac_2.13.10:4.3.22 error sbt.librarymanagement.ResolveException: Error downloading org.scalameta:semanticdb-scalac_2.13.10:4.3.22 error at scala.util.control.ExceptionCatch.apply(Exception.scala:228)",
    "root_cause": "",
    "combined_text": "sbt.librarymanagement.ResolveException: Error downloading org.scalameta:semanticdb-scalac_2.13.10:4.3.22 error sbt.librarymanagement.ResolveException: Error downloading org.scalameta:semanticdb-scalac_2.13.10:4.3.22 error sbt.librarymanagement.ResolveException: Error downloading org.scalameta:semanticdb-scalac_2.13.10:4.3.22 error at scala.util.control.ExceptionCatch.apply(Exception.scala:228) Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.8.1  OS Setup Ex: Output of uname -a  lsb_release -a  printenv  conda list Linux riscv 5.15.0-60-generic 6620.04.1-Ubuntu SMP Wed Jan 25 09:41:30 UTC 2023 x86_64 x86_64 x86_64 GNULinux No LSB modules are available. Distributo",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "CRITICAL",
    "bug_type": "PROTOCOL",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1379"
  },
  {
    "bug_id": "Chipyard-1641",
    "source": "unknown",
    "title": "Monolithic Blackbox Uniquification Not Fully Supported",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.10.0  OS Setup NA  Other Setup NA  Current Behavior Blackbox Verilog files that are combinations of multiple Verilog files (i.e. like Ibexs single .preprocessed.sv file) cannot be uniquified since the scriptsuniquify script requires 1 Verilog file with 1 module definition only.  Expected Behavior Uniquification either can be turned off or it can handle the situation above.  Other Information _No response_",
    "error_message": "",
    "root_cause": "",
    "combined_text": "Monolithic Blackbox Uniquification Not Fully Supported Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.10.0  OS Setup NA  Other Setup NA  Current Behavior Blackbox Verilog files that are combinations of multiple Verilog files (i.e. like Ibexs single .preprocessed.sv file) cannot be uniquified since the scriptsuniquify script r",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "LOW",
    "bug_type": "TIMING",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1641"
  },
  {
    "bug_id": "RocketChip-2980",
    "source": "unknown",
    "title": "Bug Report incorrect xs field check under VS",
    "description": "Type of issue: bug report Impact: unknown Development Phase: proposal Other information In the following test case, we first enable mpv and xs bit in mstatus, and then set up xs field in vsstatus. With the xs field, any custom instructions should not raise illegal signal. From the co-simulation result, spike successfully executes the rocc instruction, while rocket throws an exception.  rocket 3 0x00080000178 (0x30005073) spike core 0: 0x0000000080000178 (0x30005073) csrwi mstatus, 0 rocket 3 0x0008000017c (0x000182b7) x 5 0x0000000000018000 spike core 0: 0x000000008000017c (0x000182b7) lui t0, 0x18 rocket 3 0x00080000180 (0x3002a073) spike core 0: 0x0000000080000180 (0x3002a073) csrs mstatus, t0 rocket 3 0x00080000184 (0x0010031b) x 6 0x0000000000000001 spike core 0: 0x0000000080000184 (0x0010031b) addiw t1, zero, 1 rocket 3 0x00080000188 (0x02731313) x 6 0x0000008000000000 spike core 0: 0x0000000080000188 (0x02731313) slli t1, t1, 39 rocket 3 0x0008000018c (0x30032073) spike core 0: 0x000000008000018c (0x30032073) csrs mstatus, t1 ... rocket 3 0x000800001a4 (0x20029073) spike core 0: 0x00000000800001a4 (0x20029073) csrw vsstatus, t0 rocket 3 0x000800001a8 (0x20002573) x10 0x8000000200018000 spike core 0: 0x00000000800001a8 (0x20002573) csrr a0, vsstatus ... rocket 3 0x000800001bc (0x30200073) spike core 0: 0x00000000800001bc (0x30200073) mret rocket 1 0x000800001c0 (0x00000613) x12 0x0000000000000000 spike core 0: 0x00000000800001c0 (0x00000613) li a2, 0 rocket 3 0x00080000004 (0x34302f73) x30 0x000000000000700b spike core 0: 0x00000000800001c4 (0x0000700b) custom0.rd.rs1.rs2 (args unknown) error PC SIM 00000000800001c4, DUT 0000000080000004 error INSN SIM 0000700b, DUT 34302f73  rocket-7.zip(https:github.comchipsalliancerocket-chipfiles8646809rocket-7.zip) We believe there is a typo in the rocc_illegal signal, where the .vs should be .xs: https:github.comchipsalliancerocket-chipblob850e1d5d56989f031fe3e7939a15afa1ec165d64srcmainscalarocketCSR.scalaL854 Please tell us about your environment: - version: edc8d40",
    "error_message": "From the co-simulation result, spike successfully executes the rocc instruction, while rocket throws an exception.",
    "root_cause": "",
    "combined_text": "Bug Report incorrect xs field check under VS From the co-simulation result, spike successfully executes the rocc instruction, while rocket throws an exception. Type of issue: bug report Impact: unknown Development Phase: proposal Other information In the following test case, we first enable mpv and xs bit in mstatus, and then set up xs field in vsstatus. With the xs field, any custom instructions should not raise illegal signal. From the co-simulation result, spike successfully executes the rocc instruction, while rocket throws an exception.  rocket 3 0x00080000178 (0x30005073) spike core 0: 0x0000000080000178 (0x30005073) csrwi mstatus, 0 rocket 3 0x0",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "HIGH",
    "bug_type": "TESTBENCH",
    "failure_cycle": 0,
    "original_url": "https://github.com/chipsalliance/rocket-chip/issues/2980"
  },
  {
    "bug_id": "SYNTH-1556",
    "source": "synthetic",
    "title": "Race condition in interrupt_controller arbiter",
    "description": "",
    "error_message": "Multiple grants asserted simultaneously",
    "root_cause": "Non-atomic grant logic",
    "combined_text": "Race condition in interrupt_controller arbiter Multiple grants asserted simultaneously",
    "module": "interrupt_controller",
    "test_name": "test_interrupt_controller_functional",
    "severity": "MEDIUM",
    "bug_type": "FUNCTIONAL",
    "failure_cycle": 17185,
    "original_url": ""
  },
  {
    "bug_id": "SYNTH-1303",
    "source": "synthetic",
    "title": "Hold violation in CDC crossing at interrupt_controller",
    "description": "",
    "error_message": "Fatal: Metastability detected in clock domain crossing",
    "root_cause": "Missing synchronizer on signal sig_data_7",
    "combined_text": "Hold violation in CDC crossing at interrupt_controller Fatal: Metastability detected in clock domain crossing",
    "module": "interrupt_controller",
    "test_name": "test_interrupt_controller_timing",
    "severity": "CRITICAL",
    "bug_type": "TIMING",
    "failure_cycle": 98885,
    "original_url": ""
  },
  {
    "bug_id": "OT-13572",
    "source": "opentitan",
    "title": "aes Forcing maincipher core FSM signals sometimes doesnt trigger fatal alerts",
    "description": "vogelpi if you look at PR 13571 and run utildvsimdvsim.py hwipaesdvaes_masking_sim_cfg.hjson -i aes_control_fi -r 1 -t xcelium -s1108401101 you will see tb.dut.u_aes_core.u_aes_control.gen_fsm2.gen_fsm_n.u_aes_control_fsm_i.u_aes_control_fsm.cipher_in_ready_i begin forced high - and the two other interfaces continuing on as usual - not fatal is asserted. this is one of the signals in the list you wanted me to check. image(https:user-images.githubusercontent.com53917183178275817-3675aad7-bccd-4f7b-8e3d-0ba27a7aff65.png)",
    "error_message": "you will see tb.dut.u_aes_core.u_aes_control.gen_fsm2.gen_fsm_n.u_aes_control_fsm_i.u_aes_control_fsm.cipher_in_ready_i begin forced high - and the two other interfaces continuing on as usual - not fatal is asserted. this is one of the signals in the list you wanted me to check. image(https:user-images.githubusercontent.com53917183178275817-3675aad7-bccd-4f7b-8e3d-0ba27a7aff65.png)",
    "root_cause": "incorrect assertion or check macro",
    "combined_text": "aes Forcing maincipher core FSM signals sometimes doesnt trigger fatal alerts you will see tb.dut.u_aes_core.u_aes_control.gen_fsm2.gen_fsm_n.u_aes_control_fsm_i.u_aes_control_fsm.cipher_in_ready_i begin forced high - and the two other interfaces continuing on as usual - not fatal is asserted. this is one of the signals in the list you wanted me to check. image(https:user-images.githubusercontent.com53917183178275817-3675aad7-bccd-4f7b-8e3d-0ba27a7aff65.png) vogelpi if you look at PR 13571 and run utildvsimdvsim.py hwipaesdvaes_masking_sim_cfg.hjson -i aes_control_fi -r 1 -t xcelium -s1108401101 you will see tb.dut.u_aes_core.u_aes_control.gen_fsm2.gen_fsm_n.u_aes_control_fsm_i.u_aes_control_fsm.cipher_in_ready_i begin forced high - and the two other interfaces continuing on as usual - not fatal is asserted. this is one of the signals in the list you wanted me to check. image(https:user-images.githubusercontent.com53917183178275817-3675aad7-bccd-4f7",
    "module": "aes",
    "test_name": "unknown",
    "severity": "MEDIUM",
    "bug_type": "FUNCTIONAL",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/13572"
  },
  {
    "bug_id": "SYNTH-6628",
    "source": "synthetic",
    "title": "Hold violation in CDC crossing at dma_engine",
    "description": "",
    "error_message": "Fatal: Metastability detected in clock domain crossing",
    "root_cause": "Missing synchronizer on signal sig_ack_5",
    "combined_text": "Hold violation in CDC crossing at dma_engine Fatal: Metastability detected in clock domain crossing",
    "module": "dma_engine",
    "test_name": "test_dma_engine_timing",
    "severity": "HIGH",
    "bug_type": "TIMING",
    "failure_cycle": 94679,
    "original_url": ""
  },
  {
    "bug_id": "Chipyard-1656",
    "source": "unknown",
    "title": "Building Linux with FireMarshal: invalid password for root on console",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.10.0 Hash: b7644b2455cc4bae190e811a5d8085f3aad85b87  OS Setup when building linux with FIreMarshal, Some errors occurred while signing in as root with password FPGA . 1. Setup FireMarshal cd softwarefireMarshal .init-submodules.sh 2. echo board-dir : boardsprototype  PATH_TO_FIREMARSHALmarshal-config.yaml 3. .marshal -v -d build br-base.json  here the -d indicates --nodisk or initramfs 4. .marshal -v -d install -t prototype br-base.json 5. spike imagesprototypebr-basebr-base-bin-nodisk  Other Setup _No response_  Current Behavior OpenSBI v1.2-78-g5ccebf0 ____ _____ ____ _____  __   ____ _ _ _    _ __ ___ _ __  (___  _)       _   _  _  ___  _     __  _)  __   ____)  _)  _ ____ .__ ____ ______________   _ Platform Name : ucbbar,spike-bare Platform Features : medeleg Platform HART Count : 1 Platform IPI Device : aclint-mswi Platform Timer Device : aclint-mtimer  10000000Hz Platform Console Device : uart8250 Platform HSM Device : --- Platform PMU Device : --- Platform Reboot Device : htif Platform Shutdown Device : htif Platform Suspend Device : --- Firmware Base : 0x80000000 Firmware Size : 232 KB Firmware RW Offset : 0x20000 Runtime SBI Version : 1.0 Domain0 Name : root Domain0 Boot HART : 0 Domain0 HARTs : 0 Domain0 Region00 : 0x0000000080000000-0x000000008001ffff M: (R,X) SU: () Domain0 Region01 : 0x0000000080020000-0x000000008003ffff M: (R,W) SU: () Domain0 Region02 : 0x0000000002080000-0x00000000020bffff M: (I,R,W) SU: () Domain0 Region03 : 0x0000000002000000-0x000000000207ffff M: (I,R,W) SU: () Domain0 Region04 : 0x0000000000000000-0xffffffffffffffff M: (R,W,X) SU: (R,W,X) Domain0 Next Address : 0x0000000080200000 Domain0 Next Arg1 : 0x0000000081800000 Domain0 Next Mode : S-mode Domain0 SysReset : yes Domain0 SysSuspend : yes Boot HART ID : 0 Boot HART Domain : root Boot HART Priv Version : v1.12 Boot HART Base ISA : rv64imafdc Boot HART ISA Extensions : time Boot HART PMP Count : 16 Boot HART PMP Granularity : 4 Boot HART PMP Address Bits: 54 Boot HART MHPM Count : 0 Boot HART MIDELEG : 0x0000000000000222 Boot HART MEDELEG : 0x000000000000b109  0.000000 Linux version 6.2.0-297960-g71bece669db2 (lumingming.lu) (riscv64-unknown-linux-gnu-gcc (g2ee5e430018) 12.2.0, GNU ld (GNU Binutils) 2.39) 5 SMP Wed Nov 8 19:47:13 CST 2023  0.000000 OF: fdt: Ignoring memory range 0x80000000 - 0x80200000  0.000000 Machine model: ucbbar,spike-bare  0.000000 Forcing kernel command line to: consolettyS0 consolettySIF0 earlycon  0.000000 earlycon: ns16550a0 at MMIO 0x0000000010000000 (options )  0.000000 printk: bootconsole ns16550a0 enabled  0.000000 efi: UEFI not found.  0.000000 Zone ranges:  0.000000 DMA32 mem 0x0000000080200000-0x00000000ffffffff  0.000000 Normal empty  0.000000 Movable zone start for each node  0.000000 Early memory node ranges  0.000000 node 0: mem 0x0000000080200000-0x00000000ffffffff  0.000000 Initmem setup node 0 mem 0x0000000080200000-0x00000000ffffffff  0.000000 On node 0, zone DMA32: 512 pages in unavailable ranges  0.000000 SBI specification v1.0 detected  0.000000 SBI implementation ID0x1 Version0x10002  0.000000 SBI TIME extension detected  0.000000 SBI IPI extension detected  0.000000 SBI RFENCE extension detected  0.000000 SBI SRST extension detected  0.000000 SBI HSM extension detected  0.000000 riscv: base ISA extensions acdfim  0.000000 riscv: ELF capabilities acdfim  0.000000 percpu: Embedded 18 pagescpu s33304 r8192 d32232 u73728  0.000000 Built 1 zonelists, mobility grouping on. Total pages: 515592  0.000000 Kernel command line: consolettyS0 consolettySIF0 earlycon  0.000000 Dentry cache hash table entries: 262144 (order: 9, 2097152 bytes, linear)  0.000000 Inode-cache hash table entries: 131072 (order: 8, 1048576 bytes, linear)  0.000000 mem auto-init: stack:all(zero), heap alloc:off, heap free:off  0.000000 Virtual kernel memory layout:  0.000000 fixmap : 0xff1bfffffee00000 - 0xff1bffffff000000 (2048 kB)  0.000000 pci io : 0xff1bffffff000000 - 0xff1c000000000000 ( 16 MB)  0.000000 vmemmap : 0xff1c000000000000 - 0xff20000000000000 (1024 TB)  0.000000 vmalloc : 0xff20000000000000 - 0xff60000000000000 (16384 TB)  0.000000 modules : 0xffffffff0151d000 - 0xffffffff80000000 (2026 MB)  0.000000 lowmem : 0xff60000000000000 - 0xff6000007fe00000 (2046 MB)  0.000000 kernel : 0xffffffff80000000 - 0xffffffffffffffff (2047 MB)  0.000000 Memory: 2020152K2095104K available (4032K kernel code, 3050K rwdata, 2048K rodata, 12062K init, 359K bss, 74952K reserved, 0K cma-reserved)  0.000000 SLUB: HWalign64, Order0-3, MinObjects0, CPUs1, Nodes1  0.000000 rcu: Hierarchical RCU implementation.  0.000000 rcu: RCU restricting CPUs from NR_CPUS32 to nr_cpu_ids1.  0.000000 rcu: RCU debug extended QS entryexit.  0.000000 Tracing variant of Tasks RCU enabled.  0.000000 rcu: RCU calculated value of scheduler-enlistment delay is 25 jiffies.  0.000000 rcu: Adjusting geometry for rcu_fanout_leaf16, nr_cpu_ids1  0.000000 NR_IRQS: 64, nr_irqs: 64, preallocated irqs: 0  0.000000 riscv-intc: 64 local interrupts mapped  0.000000 plic: plicc000000: mapped 31 interrupts with 1 handlers for 2 contexts.  0.000000 rcu: srcu_init: Setting srcu_struct sizes based on contention.  0.000000 riscv-timer: riscv_timer_init_dt: Registering clocksource cpuid 0 hartid 0  0.000000 clocksource: riscv_clocksource: mask: 0xffffffffffffffff max_cycles: 0x24e6a1710, max_idle_ns: 440795202120 ns  0.000000 sched_clock: 64 bits at 10MHz, resolution 100ns, wraps every 4398046511100ns  0.000115 Console: colour dummy device 80x25  0.000140 Calibrating delay loop (skipped), value calculated using timer frequency.. 20.00 BogoMIPS (lpj40000)  0.000160 pid_max: default: 32768 minimum: 301  0.000230 LSM: initializing lsmcapability,integrity  0.000280 Mount-cache hash table entries: 4096 (order: 3, 32768 bytes, linear)  0.000300 Mountpoint-cache hash table entries: 4096 (order: 3, 32768 bytes, linear)  0.001305 cblist_init_generic: Setting adjustable number of callback queues.  0.001320 cblist_init_generic: Setting shift to 0 and lim to 1.  0.001390 riscv: ELF compat mode unsupported  0.001405 ASID allocator using 16 bits (65536 entries)  0.001485 rcu: Hierarchical SRCU implementation.  0.001495 rcu: Max phase no-delay instances is 1000.  0.001655 EFI services will not be available.  0.001795 smp: Bringing up secondary CPUs ...  0.001805 smp: Brought up 1 node, 1 CPU  0.002165 devtmpfs: initialized  0.002740 clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 7645041785100000 ns  0.002760 futex hash table entries: 256 (order: 2, 16384 bytes, linear)  0.002845 pinctrl core: initialized pinctrl subsystem  0.003090 DMA: preallocated 256 KiB GFP_KERNEL pool for atomic allocations  0.003115 DMA: preallocated 256 KiB GFP_KERNELGFP_DMA32 pool for atomic allocations  0.003295 cpuidle: using governor menu  0.004190 HugeTLB: registered 2.00 MiB page size, pre-allocated 0 pages  0.004205 HugeTLB: 0 KiB vmemmap can be freed for a 2.00 MiB page  0.004715 clocksource: Switched to clocksource riscv_clocksource  0.016760 workingset: timestamp_bits46 max_order19 bucket_order0  0.017135 io scheduler mq-deadline registered  0.017145 io scheduler kyber registered  0.067565 Serial: 825016550 driver, 4 ports, IRQ sharing disabled  0.069410 printk: console ttyS0 disabled  0.069450 10000000.ns16550: ttyS0 at MMIO 0x10000000 (irq  1, base_baud  625000) is a 16550A  0.069475 printk: console ttyS0 enabled  0.000000 Linux version 6.2.0-297960-g71bece669db2 (lumingming.lu) (riscv64-unknown-linux-gnu-gcc (g2ee5e430018) 12.2.0, GNU ld (GNU Binutils) 2.39) 5 SMP Wed Nov 8 19:47:13 CST 2023  0.000000 OF: fdt: Ignoring memory range 0x80000000 - 0x80200000  0.000000 Machine model: ucbbar,spike-bare  0.000000 Forcing kernel command line to: consolettyS0 consolettySIF0 earlycon  0.000000 earlycon: ns16550a0 at MMIO 0x0000000010000000 (options )  0.000000 printk: bootconsole ns16550a0 enabled  0.000000 efi: UEFI not found.  0.000000 Zone ranges:  0.000000 DMA32 mem 0x0000000080200000-0x00000000ffffffff  0.000000 Normal empty  0.000000 Movable zone start for each node  0.000000 Early memory node ranges  0.000000 node 0: mem 0x0000000080200000-0x00000000ffffffff  0.000000 Initmem setup node 0 mem 0x0000000080200000-0x00000000ffffffff  0.000000 On node 0, zone DMA32: 512 pages in unavailable ranges  0.000000 SBI specification v1.0 detected  0.000000 SBI implementation ID0x1 Version0x10002  0.000000 SBI TIME extension detected  0.000000 SBI IPI extension detected  0.000000 SBI RFENCE extension detected  0.000000 SBI SRST extension detected  0.000000 SBI HSM extension detected  0.000000 riscv: base ISA extensions acdfim  0.000000 riscv: ELF capabilities acdfim  0.000000 percpu: Embedded 18 pagescpu s33304 r8192 d32232 u73728  0.000000 Built 1 zonelists, mobility grouping on. Total pages: 515592  0.000000 Kernel command line: consolettyS0 consolettySIF0 earlycon  0.000000 Dentry cache hash table entries: 262144 (order: 9, 2097152 bytes, linear)  0.000000 Inode-cache hash table entries: 131072 (order: 8, 1048576 bytes, linear)  0.000000 mem auto-init: stack:all(zero), heap alloc:off, heap free:off  0.000000 Virtual kernel memory layout:  0.000000 fixmap : 0xff1bfffffee00000 - 0xff1bffffff000000 (2048 kB)  0.000000 pci io : 0xff1bffffff000000 - 0xff1c000000000000 ( 16 MB)  0.000000 vmemmap : 0xff1c000000000000 - 0xff20000000000000 (1024 TB)  0.000000 vmalloc : 0xff20000000000000 - 0xff60000000000000 (16384 TB)  0.000000 modules : 0xffffffff0151d000 - 0xffffffff80000000 (2026 MB)  0.000000 lowmem : 0xff60000000000000 - 0xff6000007fe00000 (2046 MB)  0.000000 kernel : 0xffffffff80000000 - 0xffffffffffffffff (2047 MB)  0.000000 Memory: 2020152K2095104K available (4032K kernel code, 3050K rwdata, 2048K rodata, 12062K init, 359K bss, 74952K reserved, 0K cma-reserved)  0.000000 SLUB: HWalign64, Order0-3, MinObjects0, CPUs1, Nodes1  0.000000 rcu: Hierarchical RCU implementation.  0.000000 rcu: RCU restricting CPUs from NR_CPUS32 to nr_cpu_ids1.  0.000000 rcu: RCU debug extended QS entryexit.  0.000000 Tracing variant of Tasks RCU enabled.  0.000000 rcu: RCU calculated value of scheduler-enlistment delay is 25 jiffies.  0.000000 rcu: Adjusting geometry for rcu_fanout_leaf16, nr_cpu_ids1  0.000000 NR_IRQS: 64, nr_irqs: 64, preallocated irqs: 0  0.000000 riscv-intc: 64 local interrupts mapped  0.000000 plic: plicc000000: mapped 31 interrupts with 1 handlers for 2 contexts.  0.000000 rcu: srcu_init: Setting srcu_struct sizes based on contention.  0.000000 riscv-timer: riscv_timer_init_dt: Registering clocksource cpuid 0 hartid 0  0.000000 clocksource: riscv_clocksource: mask: 0xffffffffffffffff max_cycles: 0x24e6a1710, max_idle_ns: 440795202120 ns  0.000000 sched_clock: 64 bits at 10MHz, resolution 100ns, wraps every 4398046511100ns  0.000115 Console: colour dummy device 80x25  0.000140 Calibrating delay loop (skipped), value calculated using timer frequency.. 20.00 BogoMIPS (lpj40000)  0.000160 pid_max: default: 32768 minimum: 301  0.000230 LSM: initializing lsmcapability,integrity  0.000280 Mount-cache hash table entries: 4096 (order: 3, 32768 bytes, linear)  0.000300 Mountpoint-cache hash table entries: 4096 (order: 3, 32768 bytes, linear)  0.001305 cblist_init_generic: Setting adjustable number of callback queues.  0.001320 cblist_init_generic: Setting shift to 0 and lim to 1.  0.001390 riscv: ELF compat mode unsupported  0.001405 ASID allocator using 16 bits (65536 entries)  0.001485 rcu: Hierarchical SRCU implementation.  0.001495 rcu: Max phase no-delay instances is 1000.  0.001655 EFI services will not be available.  0.001795 smp: Bringing up secondary CPUs ...  0.001805 smp: Brought up 1 node, 1 CPU  0.002165 devtmpfs: initialized  0.002740 clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 7645041785100000 ns  0.002760 futex hash table entries: 256 (order: 2, 16384 bytes, linear)  0.002845 pinctrl core: initialized pinctrl subsystem  0.003090 DMA: preallocated 256 KiB GFP_KERNEL pool for atomic allocations  0.003115 DMA: preallocated 256 KiB GFP_KERNELGFP_DMA32 pool for atomic allocations  0.003295 cpuidle: using governor menu  0.004190 HugeTLB: registered 2.00 MiB page size, pre-allocated 0 pages  0.004205 HugeTLB: 0 KiB vmemmap can be freed for a 2.00 MiB page  0.004715 clocksource: Switched to clocksource riscv_clocksource  0.016760 workingset: timestamp_bits46 max_order19 bucket_order0  0.017135 io scheduler mq-deadline registered  0.017145 io scheduler kyber registered  0.067565 Serial: 825016550 driver, 4 ports, IRQ sharing disabled  0.069410 printk: console ttyS0 disabled  0.069450 10000000.ns16550: ttyS0 at MMIO 0x10000000 (irq  1, base_baud  625000) is a 16550A  0.069475 printk: console ttyS0 enabled  0.072825 SuperH (H)SCI(F) driver initialized  0.072825 SuperH (H)SCI(F) driver initialized  0.078725 loop: module loaded  0.078725 loop: module loaded  0.079080 riscv-pmu-sbi: SBI PMU extension is available  0.079080 riscv-pmu-sbi: SBI PMU extension is available  0.079200 riscv-pmu-sbi: 16 firmware and 2 hardware counters  0.079200 riscv-pmu-sbi: 16 firmware and 2 hardware counters  0.079220 riscv-pmu-sbi: Perf samplingfiltering is not supported as sscof extension is not available  0.079220 riscv-pmu-sbi: Perf samplingfiltering is not supported as sscof extension is not available  0.098065 debug_vm_pgtable: debug_vm_pgtable : Validating architecture page table helpers  0.098065 debug_vm_pgtable: debug_vm_pgtable : Validating architecture page table helpers  0.112265 Freeing unused kernel image (initmem) memory: 12060K  0.112265 Freeing unused kernel image (initmem) memory: 12060K  0.116740 Run init as init process  0.116740 Run init as init process Running FireMarshal nodisk init Loading FireMarshal platform drivers Calling distro init Starting syslogd: OK Starting klogd: OK Running sysctl: OK Starting mdev... OK Saving random seed:  0.518830 random: dd: uninitialized urandom read (32 bytes read)  0.518830 random: dd: uninitialized urandom read (32 bytes read) OK Starting network: ip: socket: Function not implemented ip: socket: Function not implemented FAIL launching firemarshal workload runcommand firemarshal workload runcommand done Welcome to Buildroot buildroot login: root root Password: fpga Login incorrect login90: invalid password for root on console buildroot login: root root Password: fpga Login incorrect login90: invalid password for root on console buildroot login: Login timed out after 60 seconds Welcome to Buildroot buildroot login:  Expected Behavior The same problem occurred in1558(https:github.comucb-barchipyardissues1558) .but the root cause was not found. Do you have any suggestions for this issuethankyou :)  Other Information _No response_",
    "error_message": "",
    "root_cause": "",
    "combined_text": "Building Linux with FireMarshal: invalid password for root on console Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.10.0 Hash: b7644b2455cc4bae190e811a5d8085f3aad85b87  OS Setup when building linux with FIreMarshal, Some errors occurred while signing in as root with password FPGA . 1. Setup FireMarshal cd softwarefireMarshal .init-submodul",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "HIGH",
    "bug_type": "TIMING",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1656"
  },
  {
    "bug_id": "SYNTH-2180",
    "source": "synthetic",
    "title": "Race condition in memory_controller arbiter",
    "description": "",
    "error_message": "Multiple grants asserted simultaneously",
    "root_cause": "Non-atomic grant logic",
    "combined_text": "Race condition in memory_controller arbiter Multiple grants asserted simultaneously",
    "module": "memory_controller",
    "test_name": "test_memory_controller_functional",
    "severity": "MEDIUM",
    "bug_type": "FUNCTIONAL",
    "failure_cycle": 35060,
    "original_url": ""
  },
  {
    "bug_id": "Chipyard-1676",
    "source": "unknown",
    "title": "Where I can check the addess of the various Peripherials (PLIC , CLINT) connected to Control Bus.",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.5.0 Hash: a6a6a6  OS Setup Ex: Output of uname -a  lsb_release -a  printenv  conda list  Other Setup Ex: Prior steps taken  Documentation Followed  etc...  Current Behavior Hi As I understand the each peripherial devies that connect to Control Bus has its own address respectively. I want to change these address of peripheral devices like BootRom, PLIC, CLINT and Debug. But I am unable to find all of these. img width348 altimage srchttps:github.comucb-barchipyardassets1283556431d5685b4-d115-4e07-8724-5b9284febd38  Expected Behavior Where I can find all of these address so that I can change as per my need  Other Information _No response_",
    "error_message": "",
    "root_cause": "",
    "combined_text": "Where I can check the addess of the various Peripherials (PLIC , CLINT) connected to Control Bus. Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.5.0 Hash: a6a6a6  OS Setup Ex: Output of uname -a  lsb_release -a  printenv  conda list  Other Setup Ex: Prior steps taken  Documentation Followed  etc...  Current Behavior Hi As I understand the each peripherial devies that ",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "LOW",
    "bug_type": "TIMING",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1676"
  },
  {
    "bug_id": "OT-6295",
    "source": "opentitan",
    "title": "otbn Regression failure: Offending stable(lsu_addr_i)",
    "description": "The regression that ran at Saturday April 24 2021 02:36:14 UTC shows the following error:  Offending stable(lsu_addr_i): 47.otbn_single.644070143 Line 51, in log usrlocalgooglehomechencindynightly_openTitanmasterotbn-sim-vcs47.otbn_singleoutrun.log Offending stable(lsu_addr_i) UVM_ERROR  4706788 ps: (otbn_lsu.sv:98) ASSERT FAILED LsuLoadAddrStable UVM_INFO  4706788 ps: (uvm_report_server.svh:901) UVMREPORTSERVER --- UVM Report Summary ---",
    "error_message": "The regression that ran at Saturday April 24 2021 02:36:14 UTC shows the following error:",
    "root_cause": "incorrect assertion or check macro",
    "combined_text": "otbn Regression failure: Offending stable(lsu_addr_i) The regression that ran at Saturday April 24 2021 02:36:14 UTC shows the following error: The regression that ran at Saturday April 24 2021 02:36:14 UTC shows the following error:  Offending stable(lsu_addr_i): 47.otbn_single.644070143 Line 51, in log usrlocalgooglehomechencindynightly_openTitanmasterotbn-sim-vcs47.otbn_singleoutrun.log Offending stable(lsu_addr_i) UVM_ERROR  4706788 ps: (otbn_lsu.sv:98) ASSERT FAILED LsuLoadAddrStable UVM_INFO  4706788 ps: (uvm_report_server.svh:901) UVMREPORTSERVER --- UVM Report Summary ---",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "MEDIUM",
    "bug_type": "FUNCTIONAL",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/6295"
  },
  {
    "bug_id": "SYNTH-9025",
    "source": "synthetic",
    "title": "PCIe TLP credit exhaustion in uart_rx",
    "description": "",
    "error_message": "Credit counter underflow detected",
    "root_cause": "Missing bounds check on credit decrement",
    "combined_text": "PCIe TLP credit exhaustion in uart_rx Credit counter underflow detected",
    "module": "uart_rx",
    "test_name": "test_uart_rx_protocol",
    "severity": "MEDIUM",
    "bug_type": "PROTOCOL",
    "failure_cycle": 84564,
    "original_url": ""
  },
  {
    "bug_id": "OT-11333",
    "source": "opentitan",
    "title": "flash_ctrl Clarification Of Software Control of Flash Code Fetch",
    "description": "The Specification indicates  ---------------------------------------------------------------------------------------------------------------------------------- Software control of flash code fetch. Flash Code Execution Handling Flash can be used to store both data and code. To support separate access priviledges between data and code, the flash protocol controller provides EXEC for software control. If software programs EXEC to 0xa26a38f7, code fetch from flash is allowed. If software programs EXEC to any other value, code fetch from flash results in an error. The flash protocol controller distinguishes code  data transactions through the instruction type attribute of the TL-UL interface. FLASH_CTRL.EXEC  0x14 Controls whether flash can be used for code execution fetches Bits Type Reset Name Description 31:0 rw 0x0 EN A value of 0xa26a38f7 allows flash to be used for code execution. Any other value prevents code execution. SUMMARY EXEC  0xa26a38f7, Read Data (MuBi4False-Data) - Allowed, Read Data (MuBi4True-Code) - Denied EXEC  0xa26a38f7, Read Data (MuBi4False-Data) - Allowed, Read Data (MuBi4True-Code) - Allowed ---------------------------------------------------------------------------------------------------------------------------------- There are three TL Interfaces in the DUT, as I understand it, these are used for the following purposes core_tl  Used to configure the Flash, Initialise, set up, erase, program, read mem_tl  Used by Host for Code and Data prim_tl  Vendor Specific Interface  Not Tested Here QUESTION 1 The Flash Code Execution Handling (FLASH_CTRL.EXEC) feature is therefore only applicable to Host reads using the mem_tl interface QUESTION 2 The Spec indicates that If software programs EXEC to 0xa26a38f7, code fetch from flash is allowed. If software programs EXEC to any other value, code fetch from flash results in an error. What I have observed in testing so far, is that if a Code Fetch is disallowed, there appears to be no error generated. But what I do see is that the data that is returned under this scenario is ZERO. Is this the expected behaviour At the moment my test is failing because the current Scoreboard is expecting a data match on read, and it is not getting one. I will continue to investigate this and will post any updates that I have.",
    "error_message": "error. The flash protocol controller distinguishes code  data transactions through the instruction",
    "root_cause": "missing or improper reset handling",
    "combined_text": "flash_ctrl Clarification Of Software Control of Flash Code Fetch error. The flash protocol controller distinguishes code  data transactions through the instruction The Specification indicates  ---------------------------------------------------------------------------------------------------------------------------------- Software control of flash code fetch. Flash Code Execution Handling Flash can be used to store both data and code. To support separate access priviledges between data and code, the flash protocol controller provides EXEC for software control. If software programs EXEC to 0xa26a38f7, code fetch from flash is allowed. If software programs E",
    "module": "flash_ctrl",
    "test_name": "unknown",
    "severity": "MEDIUM",
    "bug_type": "PROTOCOL",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/11333"
  },
  {
    "bug_id": "Chipyard-1462",
    "source": "unknown",
    "title": "VCS compiliation errors with VLSI flow",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.9.0 Hash: 7475bfb1a05802ac4dfc3990a889f93164b8d798  OS Setup Linux 4.18.0-425.19.2.el8_7.x86_64 1 SMP Tue Apr 4 05:30:47 EDT 2023 x86_64 GNULinux  LSB Version: :core-4.1-amd64:core-4.1-noarch Distributor ID: CentOS Description: CentOS Linux release 8.5.2111 Release: 8.5.2111 Codename: na  plain 1.9 conda  Other Setup VCS Version 2022-232022.06-SP2  Current Behavior VLSI command: make sim-syn CONFIGTinyRocketConfig BINARYRISCVriscv64-unknown-elfshareriscv-testsisarv32ui-p-simple The sim-rtl target works fine but sim-syn and sim-par targets produce errors, e.g.:  Error-URMI Unresolved modules ......chipyardvlsigenerated-srcchipyard.TestHarness.TinyRocketConfiggen-collateralTestHarness.sv, 175 AsyncQueue bits_in_queue( .io_enq_clock (clock), .io_enq_reset (reset), .io_enq_valid (_ram_io_ser_in_valid), .io_enq_bits (_ram_io_ser_in_bits), .io_deq_clock (_chiptop_serial_tl_clock), .io_deq_reset (reset), .io_deq_ready (_chiptop_serial_tl_bits_in_ready), .io_enq_ready (_bits_in_queue_io_enq_ready), .io_deq_valid (_bits_in_queue_io_deq_valid), .io_deq_bits (_bits_in_queue_io_deq_bits)); Module definition of above instance is not found in the design.  Similar errors are reported for other files, including  ....gen-collateralSerialAdapter.sv ....gen-collateralSerialRAM.sv ....gen-collateralTestHarness.sv ....gen-collateralTLRAM.sv ....gen-collateralUARTAdapter.sv chipyardgeneratorsrocket-chipsrcmainresourcesvsrcTestDriver.v  If those files are removed from the VCS command, it compiles the simulator successfully. These files are listed in vlisbuildchipyard.TestHarness.TinyRocketConfig-ChipTopsim-inputs.yml for the parameter sim.input.input_files.  Expected Behavior The simulator is built successfully.  Other Information hammer.log(https:github.comucb-barchipyardfiles11413214hammer.log) Standard ASAP7 flow, worked for 1.7.1, only changes where to the env.yml to set path and version of VCSCadence tools.",
    "error_message": "",
    "root_cause": "",
    "combined_text": "VCS compiliation errors with VLSI flow Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.9.0 Hash: 7475bfb1a05802ac4dfc3990a889f93164b8d798  OS Setup Linux 4.18.0-425.19.2.el8_7.x86_64 1 SMP Tue Apr 4 05:30:47 EDT 2023 x86_64 GNULinux  LSB Version: :core-4.1-amd64:core-4.1-noarch Distributor ID: CentOS Descriptio",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "LOW",
    "bug_type": "PROTOCOL",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1462"
  },
  {
    "bug_id": "SYNTH-4844",
    "source": "synthetic",
    "title": "Race condition in pcie_controller arbiter",
    "description": "",
    "error_message": "Multiple grants asserted simultaneously",
    "root_cause": "Non-atomic grant logic",
    "combined_text": "Race condition in pcie_controller arbiter Multiple grants asserted simultaneously",
    "module": "pcie_controller",
    "test_name": "test_pcie_controller_functional",
    "severity": "MEDIUM",
    "bug_type": "FUNCTIONAL",
    "failure_cycle": 79448,
    "original_url": ""
  },
  {
    "bug_id": "OpenTitan-7805",
    "source": "unknown",
    "title": "otbn,rig Model bug with updating known value after an increment",
    "description": "I am having an error and it seems like it is related to BN.MOVR. It picks 32 as an acceptable value (which causes the error). Screenshot from 2021-08-18 11-09-10(https:user-images.githubusercontent.com87007427129883373-c3261f80-9062-4d4d-a779-40cd388826a7.png) _pick_gpr_for_indirect_wdr method is checking if the known value is great than 31 so thats why I am thinking we are not successful with updating the value. update_for_bnmovr under model.py is incrementing grs and grd while masking them with 31. So, in the case of 311, it flips back to 0 and the model thinks the value is now 0 (while the real value is actually 32). I am not sure if its correct to think like this, so rswarbrick if you can have a look at it, it would be really great. Thanks",
    "error_message": "",
    "root_cause": "",
    "combined_text": "otbn,rig Model bug with updating known value after an increment I am having an error and it seems like it is related to BN.MOVR. It picks 32 as an acceptable value (which causes the error). Screenshot from 2021-08-18 11-09-10(https:user-images.githubusercontent.com87007427129883373-c3261f80-9062-4d4d-a779-40cd388826a7.png) _pick_gpr_for_indirect_wdr method is checking if the known value is great than 31 so thats why I am thinking we are not successful with updating the value. update_for_bnmovr under model.py is incrementing grs and grd while masking them wit",
    "module": "dv",
    "test_name": "unknown",
    "severity": "MEDIUM",
    "bug_type": "PROTOCOL",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/7805"
  },
  {
    "bug_id": "Chipyard-1417",
    "source": "unknown",
    "title": "MMIO and front bus port not generated in MMIOScratchpadOnlyRocketConfig",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: not on a release Hash: 26f86d  OS Setup Linux wenting-b650m 5.19.0-35-generic 36-Ubuntu SMP PREEMPT_DYNAMIC Fri Feb 3 18:36:56 UTC 2023 x86_64 GNULinux No LSB modules are available. Distributor ID: Ubuntu Description: Ubuntu 22.10 Release: 22.10 Codename: kinetic  Other Setup Ex: Prior steps taken  Documentation Followed  etc...  Current Behavior When generating SV Verilog output for the provided MMIOScratchpadOnlyRocketConfig in simsverilator by running make CONFIGMMIOScratchpadOnlyRocketConfig verilog, no MMIO port or front port is generated in the output:  module ChipTop( input serial_tl_bits_in_valid, input 31:0 serial_tl_bits_in_bits, input serial_tl_bits_out_ready, custom_boot, clock_clock, reset, jtag_TCK, jtag_TMS, jtag_TDI, uart_0_rxd, output serial_tl_clock, serial_tl_bits_in_ready, serial_tl_bits_out_valid, output 31:0 serial_tl_bits_out_bits, output jtag_TDO, uart_0_txd );   Expected Behavior Even though these signals might be tied off in the harness, they should be kept with dut.dontTouchPorts() inside TestHarness.scala, not optimized out. In older version of Chipyard (version 1.8.1), this is working as intended:  module ChipTop( input jtag_TCK, input jtag_TMS, input jtag_TDI, output jtag_TDO, output serial_tl_clock, output serial_tl_bits_in_ready, input serial_tl_bits_in_valid, input 31:0 serial_tl_bits_in_bits, input serial_tl_bits_out_ready, output serial_tl_bits_out_valid, output 31:0 serial_tl_bits_out_bits, output axi4_mmio_0_clock, output axi4_mmio_0_reset, input axi4_mmio_0_bits_aw_ready, output axi4_mmio_0_bits_aw_valid, output 3:0 axi4_mmio_0_bits_aw_bits_id, output 30:0 axi4_mmio_0_bits_aw_bits_addr, output 7:0 axi4_mmio_0_bits_aw_bits_len, output 2:0 axi4_mmio_0_bits_aw_bits_size, output 1:0 axi4_mmio_0_bits_aw_bits_burst, output axi4_mmio_0_bits_aw_bits_lock, output 3:0 axi4_mmio_0_bits_aw_bits_cache, output 2:0 axi4_mmio_0_bits_aw_bits_prot, output 3:0 axi4_mmio_0_bits_aw_bits_qos, input axi4_mmio_0_bits_w_ready, output axi4_mmio_0_bits_w_valid, output 63:0 axi4_mmio_0_bits_w_bits_data, output 7:0 axi4_mmio_0_bits_w_bits_strb, output axi4_mmio_0_bits_w_bits_last, output axi4_mmio_0_bits_b_ready, input axi4_mmio_0_bits_b_valid, input 3:0 axi4_mmio_0_bits_b_bits_id, input 1:0 axi4_mmio_0_bits_b_bits_resp, input axi4_mmio_0_bits_ar_ready, output axi4_mmio_0_bits_ar_valid, output 3:0 axi4_mmio_0_bits_ar_bits_id, output 30:0 axi4_mmio_0_bits_ar_bits_addr, output 7:0 axi4_mmio_0_bits_ar_bits_len, output 2:0 axi4_mmio_0_bits_ar_bits_size, output 1:0 axi4_mmio_0_bits_ar_bits_burst, output axi4_mmio_0_bits_ar_bits_lock, output 3:0 axi4_mmio_0_bits_ar_bits_cache, output 2:0 axi4_mmio_0_bits_ar_bits_prot, output 3:0 axi4_mmio_0_bits_ar_bits_qos, output axi4_mmio_0_bits_r_ready, input axi4_mmio_0_bits_r_valid, input 3:0 axi4_mmio_0_bits_r_bits_id, input 63:0 axi4_mmio_0_bits_r_bits_data, input 1:0 axi4_mmio_0_bits_r_bits_resp, input axi4_mmio_0_bits_r_bits_last, output axi4_fbus_0_clock, output axi4_fbus_0_bits_aw_ready, input axi4_fbus_0_bits_aw_valid, input 7:0 axi4_fbus_0_bits_aw_bits_id, input 31:0 axi4_fbus_0_bits_aw_bits_addr, input 7:0 axi4_fbus_0_bits_aw_bits_len, input 2:0 axi4_fbus_0_bits_aw_bits_size, input 1:0 axi4_fbus_0_bits_aw_bits_burst, input axi4_fbus_0_bits_aw_bits_lock, input 3:0 axi4_fbus_0_bits_aw_bits_cache, input 2:0 axi4_fbus_0_bits_aw_bits_prot, input 3:0 axi4_fbus_0_bits_aw_bits_qos, output axi4_fbus_0_bits_w_ready, input axi4_fbus_0_bits_w_valid, input 63:0 axi4_fbus_0_bits_w_bits_data, input 7:0 axi4_fbus_0_bits_w_bits_strb, input axi4_fbus_0_bits_w_bits_last, input axi4_fbus_0_bits_b_ready, output axi4_fbus_0_bits_b_valid, output 7:0 axi4_fbus_0_bits_b_bits_id, output 1:0 axi4_fbus_0_bits_b_bits_resp, output axi4_fbus_0_bits_ar_ready, input axi4_fbus_0_bits_ar_valid, input 7:0 axi4_fbus_0_bits_ar_bits_id, input 31:0 axi4_fbus_0_bits_ar_bits_addr, input 7:0 axi4_fbus_0_bits_ar_bits_len, input 2:0 axi4_fbus_0_bits_ar_bits_size, input 1:0 axi4_fbus_0_bits_ar_bits_burst, input axi4_fbus_0_bits_ar_bits_lock, input 3:0 axi4_fbus_0_bits_ar_bits_cache, input 2:0 axi4_fbus_0_bits_ar_bits_prot, input 3:0 axi4_fbus_0_bits_ar_bits_qos, input axi4_fbus_0_bits_r_ready, output axi4_fbus_0_bits_r_valid, output 7:0 axi4_fbus_0_bits_r_bits_id, output 63:0 axi4_fbus_0_bits_r_bits_data, output 1:0 axi4_fbus_0_bits_r_bits_resp, output axi4_fbus_0_bits_r_bits_last, input custom_boot, input clock_clock, input reset, output uart_0_txd, input uart_0_rxd );   Other Information _No response_",
    "error_message": "",
    "root_cause": "",
    "combined_text": "MMIO and front bus port not generated in MMIOScratchpadOnlyRocketConfig Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: not on a release Hash: 26f86d  OS Setup Linux wenting-b650m 5.19.0-35-generic 36-Ubuntu SMP PREEMPT_DYNAMIC Fri Feb 3 18:36:56 UTC 2023 x86_64 GNULinux No LSB modules are available. Distributor ID: Ubuntu Description: Ubuntu 22",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "LOW",
    "bug_type": "PROTOCOL",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1417"
  },
  {
    "bug_id": "SYNTH-7960",
    "source": "synthetic",
    "title": "Cache coherence violation in cache_controller",
    "description": "",
    "error_message": "Stale data read from cache line",
    "root_cause": "Snoop response not updating cache state",
    "combined_text": "Cache coherence violation in cache_controller Stale data read from cache line",
    "module": "cache_controller",
    "test_name": "test_cache_controller_memory",
    "severity": "MEDIUM",
    "bug_type": "MEMORY",
    "failure_cycle": 91841,
    "original_url": ""
  },
  {
    "bug_id": "Chipyard-1771",
    "source": "unknown",
    "title": "Update doc for GCD changes",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.5.0 Hash: a6a6a6  OS Setup Ubuntu  Other Setup Ex: Prior steps taken  Documentation Followed  etc...  Current Behavior See https:github.comucb-barchipyardpull1757 The GCD example was updated to not use TLRegisterRouter but the documentation at https:chipyard.readthedocs.ioenlatestCustomizationMMIO-Peripherals.html still refers to it.  Expected Behavior Documentation up to date and in line with implementation.  Other Information _No response_",
    "error_message": "",
    "root_cause": "",
    "combined_text": "Update doc for GCD changes Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.5.0 Hash: a6a6a6  OS Setup Ubuntu  Other Setup Ex: Prior steps taken  Documentation Followed  etc...  Current Behavior See https:github.comucb-barchipyardpull1757 The GCD example was updated to not use TLRegisterRouter but th",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "LOW",
    "bug_type": "TIMING",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1771"
  },
  {
    "bug_id": "SYNTH-6299",
    "source": "synthetic",
    "title": "FIFO overflow in dma_engine buffer",
    "description": "",
    "error_message": "Fatal: Write to full FIFO",
    "root_cause": "Full signal not checked before write",
    "combined_text": "FIFO overflow in dma_engine buffer Fatal: Write to full FIFO",
    "module": "dma_engine",
    "test_name": "test_dma_engine_memory",
    "severity": "MEDIUM",
    "bug_type": "MEMORY",
    "failure_cycle": 88645,
    "original_url": ""
  },
  {
    "bug_id": "Chipyard-1844",
    "source": "unknown",
    "title": "LOADMEM on non-LOADMEM-Capable Memory Models is Silently Ignored",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.5.0 Hash: a6a6a6  OS Setup run any make command with LOADMEM set (or run-binary-hex) on a config that doesnt support LOADMEM (iiuc, any non-SimDRAM model)  Other Setup _No response_  Current Behavior LOADMEM will silently be ignored on non-LOADMEM-capable (e.g. WithSerialTLMem) configurations, leading to confusing behavior when memory is expected to be loaded instantly.  Expected Behavior An obvious error should be thrown if LOADMEM1 wont have any effect on memory behavior.  Other Information _No response_",
    "error_message": "",
    "root_cause": "",
    "combined_text": "LOADMEM on non-LOADMEM-Capable Memory Models is Silently Ignored Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.5.0 Hash: a6a6a6  OS Setup run any make command with LOADMEM set (or run-binary-hex) on a config that doesnt support LOADMEM (iiuc, any non-SimDRAM model)  Other Setup _No response_  Current Behavior LOADMEM will silently be ",
    "module": "mem",
    "test_name": "unknown",
    "severity": "LOW",
    "bug_type": "MEMORY",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1844"
  },
  {
    "bug_id": "OT-6335",
    "source": "opentitan",
    "title": "ci Current master is broken (since commit ef717d9)",
    "description": "CI is broken at the moment because of a failing chip-level CSR test. To reproduce:  utildvsimdvsim.py hwtop_earlgreydvtop_earlgrey_sim_cfgs.hjson --select-cfgs chip -i chip_csr_rw --fixed-seed1  Im taking a look now, but its not completely obvious whats going wrong so Im not sure whether Ill be able to fix things before the end of the day. If not, maybe a Google engineer could take a look (conveniently, theres a DV sync-up meeting in a minute, so Ill hand this over in person).",
    "error_message": "utildvsimdvsim.py hwtop_earlgreydvtop_earlgrey_sim_cfgs.hjson --select-cfgs chip -i chip_csr_rw --fixed-seed1",
    "root_cause": "randomization sensitivity issue",
    "combined_text": "ci Current master is broken (since commit ef717d9) utildvsimdvsim.py hwtop_earlgreydvtop_earlgrey_sim_cfgs.hjson --select-cfgs chip -i chip_csr_rw --fixed-seed1 CI is broken at the moment because of a failing chip-level CSR test. To reproduce:  utildvsimdvsim.py hwtop_earlgreydvtop_earlgrey_sim_cfgs.hjson --select-cfgs chip -i chip_csr_rw --fixed-seed1  Im taking a look now, but its not completely obvious whats going wrong so Im not sure whether Ill be able to fix things before the end of the day. If not, maybe a Google engineer could take a look (conveniently, theres a DV sync-up meeting in a minute, so Ill hand this over in person).",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "CRITICAL",
    "bug_type": "TESTBENCH",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/6335"
  },
  {
    "bug_id": "SYNTH-7107",
    "source": "synthetic",
    "title": "PCIe TLP credit exhaustion in interrupt_controller",
    "description": "",
    "error_message": "Credit counter underflow detected",
    "root_cause": "Missing bounds check on credit decrement",
    "combined_text": "PCIe TLP credit exhaustion in interrupt_controller Credit counter underflow detected",
    "module": "interrupt_controller",
    "test_name": "test_interrupt_controller_protocol",
    "severity": "HIGH",
    "bug_type": "PROTOCOL",
    "failure_cycle": 33183,
    "original_url": ""
  },
  {
    "bug_id": "SYNTH-4197",
    "source": "synthetic",
    "title": "PCIe TLP credit exhaustion in pcie_controller",
    "description": "",
    "error_message": "Credit counter underflow detected",
    "root_cause": "Missing bounds check on credit decrement",
    "combined_text": "PCIe TLP credit exhaustion in pcie_controller Credit counter underflow detected",
    "module": "pcie_controller",
    "test_name": "test_pcie_controller_protocol",
    "severity": "HIGH",
    "bug_type": "PROTOCOL",
    "failure_cycle": 43726,
    "original_url": ""
  },
  {
    "bug_id": "Chipyard-2239",
    "source": "unknown",
    "title": "Encoutered kernel bug when running spec2017",
    "description": "Background Work - x Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - x Yes, I searched prior issues(https:github.comucb-barchipyardissues) - x Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.13.0 Hash: 69eba86  OS Setup Linux box-2004 5.15.0-136-generic 14720.04.1-Ubuntu SMP Wed Mar 19 16:13:14 UTC 2025 x86_64 x86_64 x86_64 GNULinux Ubuntu 20.04.6 LTS  Other Setup I followed the documentation on how to set up and run a LargeBOOMV3 core on a Xilinix Alveo U250 provided here: https:docs.fires.imenlatestGetting-Started-GuidesOn-Premises-FPGA-Getting-StartedXilinx-Alveo-U250-FPGAs.html The LargeBoomV3 is used out of the box at commit d2a64f7c. The LargeBoomV3 is run on Alveo u250 The firemarshal workload contains: buildroot with kernvel v6.6 67bc451 (https:github.comfiresimlinuxtree67bc4513761f09952a5d5f5c899630ed91ce6442) and spec2017 (https:github.comucb-barspec2017-workloadtree83e33110472c47aaa762257ed7c053ff1278834c)  Current Behavior During execution of the benchmark mcf_r of spec2017 4 subsequent kernel oopsies occur and 1 kernel panic.  Expected Behavior It is supposed to simply run the spec2017 suite, no kernel errors were expected.  Other Information The workload configuration file that specifies the spec2017 workload for firemarshal: spec17-intrate.json(https:github.comuser-attachmentsfiles19796936spec17-intrate.json) Configuration files for running the workload with firesim: config_runtime.txt(https:github.comuser-attachmentsfiles19796989config_runtime.txt) config_build_recipes.txt(https:github.comuser-attachmentsfiles19796991config_build_recipes.txt) config_build.txt(https:github.comuser-attachmentsfiles19796990config_build.txt) Stack trace of the 4kernel oopsies and panic: panic.txt(https:github.comuser-attachmentsfiles19812349panic.txt)",
    "error_message": "",
    "root_cause": "",
    "combined_text": "Encoutered kernel bug when running spec2017 Background Work - x Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - x Yes, I searched prior issues(https:github.comucb-barchipyardissues) - x Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.13.0 Hash: 69eba86  OS Setup Linux box-2004 5.15.0-136-generic 14720.04.1-Ubuntu SMP Wed Mar 19 16:13:14 UTC 2025 x86_64 x86_64 x86_64 GNULinux Ubuntu 20.04.6 LTS  Other Setup I followed the documentation on how to set up and",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "LOW",
    "bug_type": "TIMING",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/2239"
  },
  {
    "bug_id": "SYNTH-8454",
    "source": "synthetic",
    "title": "State machine deadlock in uart_tx controller",
    "description": "",
    "error_message": "Timeout: FSM stuck in ACTIVE state",
    "root_cause": "Missing transition condition from WAIT",
    "combined_text": "State machine deadlock in uart_tx controller Timeout: FSM stuck in ACTIVE state",
    "module": "uart_tx",
    "test_name": "test_uart_tx_functional",
    "severity": "HIGH",
    "bug_type": "FUNCTIONAL",
    "failure_cycle": 91748,
    "original_url": ""
  },
  {
    "bug_id": "SYNTH-4969",
    "source": "synthetic",
    "title": "FIFO overflow in uart_tx buffer",
    "description": "",
    "error_message": "Fatal: Write to full FIFO",
    "root_cause": "Full signal not checked before write",
    "combined_text": "FIFO overflow in uart_tx buffer Fatal: Write to full FIFO",
    "module": "uart_tx",
    "test_name": "test_uart_tx_memory",
    "severity": "HIGH",
    "bug_type": "MEMORY",
    "failure_cycle": 57794,
    "original_url": ""
  },
  {
    "bug_id": "OT-11457",
    "source": "opentitan",
    "title": "rtlrstmgr Add regwen to sw_rst_ctrl_n",
    "description": "The generated CSR docs for rstmgr have no Register enable attribute for SW_RST_CTRL_N. This should be SW_RST_REGWEN instead. The lack of this attribute means the generated CSR tests cannot predict when a write wont succeed, which causes lots of failures. But the failures were not showing up because we were excluding sw_rst_ctrl_n from generated CSR tests, until https:github.comlowRISCopentitanpull11444 re-enables them.",
    "error_message": "failures. But the failures were not showing up because we were excluding sw_rst_ctrl_n from generated CSR tests, until",
    "root_cause": "csr readwrite mismatch",
    "combined_text": "rtlrstmgr Add regwen to sw_rst_ctrl_n failures. But the failures were not showing up because we were excluding sw_rst_ctrl_n from generated CSR tests, until The generated CSR docs for rstmgr have no Register enable attribute for SW_RST_CTRL_N. This should be SW_RST_REGWEN instead. The lack of this attribute means the generated CSR tests cannot predict when a write wont succeed, which causes lots of failures. But the failures were not showing up because we were excluding sw_rst_ctrl_n from generated CSR tests, until https:github.comlowRISCopentitanpull11444 re-enables them.",
    "module": "rstmgr",
    "test_name": "unknown",
    "severity": "MEDIUM",
    "bug_type": "TESTBENCH",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/11457"
  },
  {
    "bug_id": "PULPissimo-189",
    "source": "unknown",
    "title": "Renamed nets in pulp_soc causing fpga synth breakage",
    "description": "See this https:github.compulp-platformpulpissimopull185 also grep -r apb_adv_timer_i in fpga",
    "error_message": "",
    "root_cause": "",
    "combined_text": "Renamed nets in pulp_soc causing fpga synth breakage See this https:github.compulp-platformpulpissimopull185 also grep -r apb_adv_timer_i in fpga",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "MEDIUM",
    "bug_type": "FUNCTIONAL",
    "failure_cycle": 0,
    "original_url": "https://github.com/pulp-platform/pulpissimo/issues/189"
  },
  {
    "bug_id": "Chipyard-1565",
    "source": "unknown",
    "title": "Error during Verilog generation (firtool pass) for a simple SInt-based Queue peripheral",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.9.0 and subsequent ones (1.9.1 and 1.10.0). Hash: 7475bfb Works fine on 1.8.1 and before.  OS Setup Any Linux  Other Setup NA  Current Behavior When using the Chipyards makefile flow to generate Verilog for Queue peripheral with SInt (or FixedPoint) data type, the following problem occurs during the execution of firtool command inside common.mk(https:github.comucb-barchipyardblob7475bfb1a05802ac4dfc3990a889f93164b8d798common.mk): scala Decoupled.scala:273:95: error: memories should be flattened before running LowerMemory Decoupled.scala:273:95: note: see current operation: 4:2  firrtl.mem() annotations  , depth  2 : i64, name  ram, nameKind  firrtlname_kind droppable_name, portAnnotations  , , portNames  MPORT, io_deq_bits_MPORT, readLatency  0 : i32, ruw  0 : i32, writeLatency  1 : i32 : () - (firrtl.bundleaddr: uint1, en: uint1, clk: clock, data: sint16, mask: uint1, firrtl.bundleaddr: uint1, en: uint1, clk: clock, data flip: sint16)  The Queue code example is just a simple Queue connected to the bus, the code can be found here(https:github.commilovanovicchipyardblob1.9.0_queuegeneratorschipyardsrcmainscalaQueueQueueExample.scala). This problem occurred somewhere between tags 1.8.1 and 1.9.0 because the same makefile flow works fine on Chipyard version 1.8.1 but fails on version 1.9.0 and above. It should be noted that no problem is observed when UInt data type is supplied to Queue. The main issue is that the flow for SInt-based Queue is broken. Please see this(https:github.commilovanovicchipyardtree1.9.0_queue) for more details on how to reproduce the error.  Expected Behavior Generates Verilog for Queue peripheral with SInt (or FixedPoint) input data type, just as it does for UInt. On Chipyard version 1.8.1(https:github.commilovanovicchipyardtree1.8.1_queue) everything worked as expected.  Other Information See Chipyard v1.9.0(https:github.commilovanovicchipyardtree1.9.0_queue) to reproduce the SInt Queue error. See Chipyard v1.8.1(https:github.commilovanovicchipyardtree1.8.1_queue) to observe the expected behavior.",
    "error_message": "Decoupled.scala:273:95: error: memories should be flattened before running LowerMemory",
    "root_cause": "",
    "combined_text": "Error during Verilog generation (firtool pass) for a simple SInt-based Queue peripheral Decoupled.scala:273:95: error: memories should be flattened before running LowerMemory Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.9.0 and subsequent ones (1.9.1 and 1.10.0). Hash: 7475bfb Works fine on 1.8.1 and before.  OS Setup Any Linux  Other Setup NA  Current Behavior When using the Chipyards makefile flow to generate Verilog for Queue peripheral w",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "HIGH",
    "bug_type": "TIMING",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1565"
  },
  {
    "bug_id": "SYNTH-9863",
    "source": "synthetic",
    "title": "Race condition in axi_crossbar arbiter",
    "description": "",
    "error_message": "Multiple grants asserted simultaneously",
    "root_cause": "Non-atomic grant logic",
    "combined_text": "Race condition in axi_crossbar arbiter Multiple grants asserted simultaneously",
    "module": "axi_crossbar",
    "test_name": "test_axi_crossbar_functional",
    "severity": "MEDIUM",
    "bug_type": "FUNCTIONAL",
    "failure_cycle": 98525,
    "original_url": ""
  },
  {
    "bug_id": "OT-453",
    "source": "opentitan",
    "title": "tl_agent,dv Randomization failed in tl_reg_adapter.sv",
    "description": "Commit 433 image(https:user-images.githubusercontent.com5388132966730195-e45b9d80-ee04-11e9-9dc0-75bdd9813ca5.png) This error causes several tests failed (i.e. uart sanity and i2c_csr_ etc.)",
    "error_message": "error causes several tests failed (i.e. uart sanity and i2c_csr_ etc.)",
    "root_cause": "csr readwrite mismatch",
    "combined_text": "tl_agent,dv Randomization failed in tl_reg_adapter.sv error causes several tests failed (i.e. uart sanity and i2c_csr_ etc.) Commit 433 image(https:user-images.githubusercontent.com5388132966730195-e45b9d80-ee04-11e9-9dc0-75bdd9813ca5.png) This error causes several tests failed (i.e. uart sanity and i2c_csr_ etc.)",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "CRITICAL",
    "bug_type": "FUNCTIONAL",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/453"
  },
  {
    "bug_id": "PULPissimo-190",
    "source": "unknown",
    "title": "Problems compiling Hello example",
    "description": "Hello again, Im currently running into problems compiling the Hello example for the SDK. This is what I get for make clean all run:  plpflags gen --inputpulpissimoconfig_filechipspulpissimopulpissimo.json --configplatformrtl --configrttypepulp-rt --output-diroptpulpissimopulp-rt-exampleshellobuildpulpissimo --makefileoptpulpissimopulp-rt-exampleshellobuildpulpissimoconfig.mk --apptest plpflags gen --inputpulpissimoconfig_filechipspulpissimopulpissimo.json --configplatformrtl --configrttypepulp-rt --output-diroptpulpissimopulp-rt-exampleshellobuildpulpissimo --makefileoptpulpissimopulp-rt-exampleshellobuildpulpissimoconfig.mk --apptest plpconf --inputpulpissimoconfig_filechipspulpissimopulpissimo.json --configplatformrtl --configrttypepulp-rt --outputoptpulpissimopulp-rt-exampleshellobuildpulpissimoconfig.json rm -rf optpulpissimopulp-rt-exampleshellobuildpulpissimotesttest optpulpissimopulp-rt-exampleshellobuildpulpissimotestfctest.o optpulpissimopulp-rt-exampleshellobuildpulpissimotestfcoptpulpissimopulp-rt-exampleshellobuildpulpissimort_conf.o optpulpissimopulp-rt-exampleshellobuildpulpissimotestfcoptpulpissimopulp-rt-exampleshellobuildpulpissimort_pad_conf.o plpflags gen --inputpulpissimoconfig_filechipspulpissimopulpissimo.json --configplatformrtl --configrttypepulp-rt --output-diroptpulpissimopulp-rt-exampleshellobuildpulpissimo --makefileoptpulpissimopulp-rt-exampleshellobuildpulpissimoconfig.mk --apptest plpconf --inputpulpissimoconfig_filechipspulpissimopulpissimo.json --configplatformrtl --configrttypepulp-rt --outputoptpulpissimopulp-rt-exampleshellobuildpulpissimoconfig.json optriscvbinriscv32-unknown-elf-gcc -marchrv32imfcxpulpv2 -mfdiv -D__riscv__ -O3 -g -fdata-sections -ffunction-sections -Ioptpulpissimopulp-sdkpkgsdkdevinstallincludeio -Ioptpulpissimopulp-sdkpkgsdkdevinstallinclude -include optpulpissimopulp-rt-exampleshellobuildpulpissimofc_config.h -MMD -MP -c test.c -o optpulpissimopulp-rt-exampleshellobuildpulpissimotestfctest.o optriscvbinriscv32-unknown-elf-gcc -marchrv32imfcxpulpv2 -mfdiv -D__riscv__ -O3 -g -fdata-sections -ffunction-sections -Ioptpulpissimopulp-sdkpkgsdkdevinstallincludeio -Ioptpulpissimopulp-sdkpkgsdkdevinstallinclude -include optpulpissimopulp-rt-exampleshellobuildpulpissimofc_config.h -MMD -MP -c optpulpissimopulp-rt-exampleshellobuildpulpissimort_conf.c -o optpulpissimopulp-rt-exampleshellobuildpulpissimotestfcoptpulpissimopulp-rt-exampleshellobuildpulpissimort_conf.o optriscvbinriscv32-unknown-elf-gcc -marchrv32imfcxpulpv2 -mfdiv -D__riscv__ -O3 -g -fdata-sections -ffunction-sections -Ioptpulpissimopulp-sdkpkgsdkdevinstallincludeio -Ioptpulpissimopulp-sdkpkgsdkdevinstallinclude -include optpulpissimopulp-rt-exampleshellobuildpulpissimofc_config.h -MMD -MP -c optpulpissimopulp-rt-exampleshellobuildpulpissimort_pad_conf.c -o optpulpissimopulp-rt-exampleshellobuildpulpissimotestfcoptpulpissimopulp-rt-exampleshellobuildpulpissimort_pad_conf.o mkdir -p dirname optpulpissimopulp-rt-exampleshellobuildpulpissimotesttest optriscvbinriscv32-unknown-elf-gcc -marchrv32imfcxpulpv2 -mfdiv -D__riscv__ -MMD -MP -o optpulpissimopulp-rt-exampleshellobuildpulpissimotesttest optpulpissimopulp-rt-exampleshellobuildpulpissimotestfctest.o optpulpissimopulp-rt-exampleshellobuildpulpissimotestfcoptpulpissimopulp-rt-exampleshellobuildpulpissimort_conf.o optpulpissimopulp-rt-exampleshellobuildpulpissimotestfcoptpulpissimopulp-rt-exampleshellobuildpulpissimort_pad_conf.o -nostartfiles -nostdlib -Wl,--gc-sections -Loptpulpissimopulp-sdkpkgsdkdevinstallrules -Tpulpissimolink.ld -Loptpulpissimopulp-sdkpkgsdkdevinstalllibpulpissimo -Loptpulpissimopulp-sdkpkgsdkdevinstalllibpulpissimopulpissimo -lrt -lrtio -lrt -lgcc optpulpissimopulp-sdkpkgsdkdevinstalllibpulpissimolibrtio.a(rt_conf.o):(.sdata.__rt_nb_devices0x0): Mehrfachdefinition von __rt_nb_devices optpulpissimopulp-rt-exampleshellobuildpulpissimotestfcoptpulpissimopulp-rt-exampleshellobuildpulpissimort_conf.o:(.sdata.__rt_nb_devices0x0): hier zuerst definiert optpulpissimopulp-sdkpkgsdkdevinstalllibpulpissimolibrtio.a(rt_conf.o):(.data.__rt_devices0x0): Mehrfachdefinition von __rt_devices optpulpissimopulp-rt-exampleshellobuildpulpissimotestfcoptpulpissimopulp-rt-exampleshellobuildpulpissimort_conf.o:(.data.__rt_devices0x0): hier zuerst definiert optpulpissimopulp-sdkpkgsdkdevinstalllibpulpissimolibrtio.a(rt_conf.o):(.sdata.__rt_platform0x0): Mehrfachdefinition von __rt_platform optpulpissimopulp-rt-exampleshellobuildpulpissimotestfcoptpulpissimopulp-rt-exampleshellobuildpulpissimort_conf.o:(.sdata.__rt_platform0x0): hier zuerst definiert collect2: error: ld returned 1 exit status optpulpissimopulp-rt-exampleshellobuildpulpissimo__rules.mk:83: recipe for target optpulpissimopulp-rt-exampleshellobuildpulpissimotesttest failed make:  optpulpissimopulp-rt-exampleshellobuildpulpissimotesttest Error 1  Im parsing it now for two days and Im unable to find the reason.",
    "error_message": "collect2: error: ld returned 1 exit status",
    "root_cause": "",
    "combined_text": "Problems compiling Hello example collect2: error: ld returned 1 exit status Hello again, Im currently running into problems compiling the Hello example for the SDK. This is what I get for make clean all run:  plpflags gen --inputpulpissimoconfig_filechipspulpissimopulpissimo.json --configplatformrtl --configrttypepulp-rt --output-diroptpulpissimopulp-rt-exampleshellobuildpulpissimo --makefileoptpulpissimopulp-rt-exampleshellobuildpulpissimoconfig.mk --apptest plpflags gen --inputpulpissimoconfig_filechipspulpissimopulpissimo.json --configplatformrtl --configrttypepulp-r",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "MEDIUM",
    "bug_type": "TESTBENCH",
    "failure_cycle": 0,
    "original_url": "https://github.com/pulp-platform/pulpissimo/issues/190"
  },
  {
    "bug_id": "Chipyard-1384",
    "source": "unknown",
    "title": "Docker build fail",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.8.1 Hash: 004297b  OS Setup Ex: Output of uname -a  lsb_release -a  printenv  conda list  Other Setup Ex: Prior steps taken  Documentation Followed  etc...  Current Behavior Try to build a docker image inside dockerfiles using  sudo docker build --target base-with-tools .  But failed with  docker build --target base-with-tools .  Building 2.3s (910)  internal load build definition from Dockerfile 0.0s   transferring dockerfile: 1.83kB 0.0s  internal load .dockerignore 0.0s   transferring context: 2B 0.0s  internal load metadata for docker.iolibraryubuntu:20.04 0.9s  base 15 FROM docker.iolibraryubuntu:20.04sha256:9fa30fcef427e5e88c76bc41ad37b7cc573e1d79cecb23035e413c4be6e476ab 0.0s  CACHED base 25 RUN apt-get update  DEBIAN_FRONTENDnoninteractive apt-get install -y --no-install-recommends curl wge 0.0s  CACHED base 35 WORKDIR root 0.0s  CACHED base 45 RUN git clone https:github.comucb-barchipyard.git  cd chipyard  git checkout CHIPYARD_HASH 0.0s  CACHED base 55 RUN .chipyard.githubscriptsinstall-conda.sh 0.0s  ERROR base-with-tools 12 RUN cd chipyard  export MAKEFLAGS-j (nproc)  conda activate base  .setu 1.3s ------  base-with-tools 12 RUN cd chipyard  export MAKEFLAGS-j (nproc)  conda activate base  .setup.sh --env-name chipyard --skip-validate: 0 1.228 binbash: .setup.sh: No such file or directory ------ Dockerfile:42 -------------------- 41   Initialize repo 42   RUN cd chipyard   43   export MAKEFLAGS-j (nproc)   44   conda activate base   45   .setup.sh --env-name chipyard --skip-validate 46  -------------------- ERROR: failed to solve: process binbash -cl cd chipyard  export MAKEFLAGS-j (nproc)  conda activate base  .setup.sh --env-name chipyard --skip-validate did not complete successfully: exit code: 127  .setup.sh: No such file or directory  Expected Behavior Docker build successfully  Other Information _No response_",
    "error_message": "ERROR: failed to solve: process binbash -cl cd chipyard  export MAKEFLAGS-j (nproc)  conda activate base  .setup.sh --env-name chipyard --skip-validate did not complete successfully: exit code: 127",
    "root_cause": "",
    "combined_text": "Docker build fail ERROR: failed to solve: process binbash -cl cd chipyard  export MAKEFLAGS-j (nproc)  conda activate base  .setup.sh --env-name chipyard --skip-validate did not complete successfully: exit code: 127 Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.8.1 Hash: 004297b  OS Setup Ex: Output of uname -a  lsb_release -a  printenv  conda list  Other Setup Ex: Prior steps taken  Documentation Followed  etc...  Current Behavior Try to build a docker image inside dockerfiles usin",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "LOW",
    "bug_type": "PROTOCOL",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1384"
  },
  {
    "bug_id": "Chipyard-2247",
    "source": "unknown",
    "title": "verilog blackbox GDC example error",
    "description": "Background Work - x Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - x Yes, I searched prior issues(https:github.comucb-barchipyardissues) - x Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: main  OS Setup common  Other Setup Ex: Prior steps taken  Documentation Followed  etc...  Current Behavior While running make CONFIGGCDAXI4BlackBoxRocketConfig under the simsverilator directory of the main branch of Chipyard to study the Verilog blackbox GCD example, I encountered the error shown in the figure below. As a result, when executing .simulator-chipyard.harness-GCDAXI4BlackBoxRocketConfig pk gcd, I encountered the following error as shown in the figure. Could you please advise me on how to resolve this issue Thank you very much Image(https:github.comuser-attachmentsassetsdc05713a-c01e-4285-b040-ee17893303ba) Image(https:github.comuser-attachmentsassets3f14de70-4979-485e-ac3c-2431c17b76fe)  Expected Behavior run the gcd blackbox example success  Other Information _No response_",
    "error_message": "",
    "root_cause": "",
    "combined_text": "verilog blackbox GDC example error Background Work - x Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - x Yes, I searched prior issues(https:github.comucb-barchipyardissues) - x Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: main  OS Setup common  Other Setup Ex: Prior steps taken  Documentation Followed  etc...  Current Behavior While running make CONFIGGCDAXI4BlackBoxRocketConfig under the simsverilator directory of the main branch of Chipyard to",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "LOW",
    "bug_type": "PROTOCOL",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/2247"
  },
  {
    "bug_id": "OT-6503",
    "source": "opentitan",
    "title": "sw DIF pwrmgr smoketest does not work in DV",
    "description": "It works in Verilator possibly due to its single clock system. In DV, the wakeup arrives before the WFI. image(https:user-images.githubusercontent.com46467186117924580-d0ab3e00-b2aa-11eb-9809-d50cb1a06750.png) Working on a fix for this.",
    "error_message": "",
    "root_cause": "dv environment or config mismatch",
    "combined_text": "sw DIF pwrmgr smoketest does not work in DV It works in Verilator possibly due to its single clock system. In DV, the wakeup arrives before the WFI. image(https:user-images.githubusercontent.com46467186117924580-d0ab3e00-b2aa-11eb-9809-d50cb1a06750.png) Working on a fix for this.",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "MEDIUM",
    "bug_type": "TIMING",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/6503"
  },
  {
    "bug_id": "SYNTH-5490",
    "source": "synthetic",
    "title": "Hold violation in CDC crossing at pcie_controller",
    "description": "",
    "error_message": "Fatal: Metastability detected in clock domain crossing",
    "root_cause": "Missing synchronizer on signal sig_valid_6",
    "combined_text": "Hold violation in CDC crossing at pcie_controller Fatal: Metastability detected in clock domain crossing",
    "module": "pcie_controller",
    "test_name": "test_pcie_controller_timing",
    "severity": "HIGH",
    "bug_type": "TIMING",
    "failure_cycle": 37642,
    "original_url": ""
  },
  {
    "bug_id": "OT-9582",
    "source": "opentitan",
    "title": "otbn,dv Mismatch in EDN requests between ISS and RTL",
    "description": "Reproducible with e0aa2c3bc (current HEAD). Command:  utildvsimdvsim.py hwipotbndvuvmotbn_sim_cfg.hjson -i otbn_multi --fixed-seed 3502729549 -w --run-only  Output:  ..srclowrisc_dv_otbn_sim_0.1tb.sv, 264: tb.MatchingReqRND_A: started at 204071382ps failed at 204071382ps Offending (tb.dut.u_otbn_core.edn_rnd_req_o  edn_rnd_req_model)  Either weve messed up the modelling in this situation or theres an RTL bug for when we send out requests. ctopal: Would you mind taking a look, since you implemented this feature in DV",
    "error_message": "utildvsimdvsim.py hwipotbndvuvmotbn_sim_cfg.hjson -i otbn_multi --fixed-seed 3502729549 -w --run-only",
    "root_cause": "randomization sensitivity issue",
    "combined_text": "otbn,dv Mismatch in EDN requests between ISS and RTL utildvsimdvsim.py hwipotbndvuvmotbn_sim_cfg.hjson -i otbn_multi --fixed-seed 3502729549 -w --run-only Reproducible with e0aa2c3bc (current HEAD). Command:  utildvsimdvsim.py hwipotbndvuvmotbn_sim_cfg.hjson -i otbn_multi --fixed-seed 3502729549 -w --run-only  Output:  ..srclowrisc_dv_otbn_sim_0.1tb.sv, 264: tb.MatchingReqRND_A: started at 204071382ps failed at 204071382ps Offending (tb.dut.u_otbn_core.edn_rnd_req_o  edn_rnd_req_model)  Either weve messed up the modelling in this situation or theres an RTL bug for when we send out requests. ctopal: Would you mind taking a look, since you implement",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "MEDIUM",
    "bug_type": "FUNCTIONAL",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/9582"
  },
  {
    "bug_id": "SYNTH-7810",
    "source": "synthetic",
    "title": "Hold violation in CDC crossing at spi_master",
    "description": "",
    "error_message": "Fatal: Metastability detected in clock domain crossing",
    "root_cause": "Missing synchronizer on signal sig_valid_8",
    "combined_text": "Hold violation in CDC crossing at spi_master Fatal: Metastability detected in clock domain crossing",
    "module": "spi_master",
    "test_name": "test_spi_master_timing",
    "severity": "HIGH",
    "bug_type": "TIMING",
    "failure_cycle": 55536,
    "original_url": ""
  },
  {
    "bug_id": "Chipyard-1746",
    "source": "unknown",
    "title": "Sky 130 commercial tutorial breaks with latest Hammer version",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.5.0 Hash: a6a6a6  OS Setup NA, not OS specific  Other Setup Ex: Prior steps taken  Documentation Followed  etc...  Current Behavior Hammer fails in setup_verilog step since it expects certain lines to be found in the Verilog that are not present in this PDK version. Specifically an issue with installing an incorrect PDK version in the tutorial: https:github.comucb-barchipyardblob09c18c8c553b11cea0289ca8db9ecc3d4c660367docsVLSISky130-Commercial-Tutorial.rstplain1L63  Expected Behavior Hammer should successfully modify the verilog files and run with the SKY 130 PDK.  Other Information nayiri-k has a working version of the PDK on BWRC, but not sure whether that version is on conda.",
    "error_message": "",
    "root_cause": "",
    "combined_text": "Sky 130 commercial tutorial breaks with latest Hammer version Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.5.0 Hash: a6a6a6  OS Setup NA, not OS specific  Other Setup Ex: Prior steps taken  Documentation Followed  etc...  Current Behavior Hammer fails in setup_verilog step since it expects certain lines to be found in the Verilog ",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "HIGH",
    "bug_type": "TIMING",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1746"
  },
  {
    "bug_id": "OT-6594",
    "source": "opentitan",
    "title": "dvcommon tl_errors_vseq assumes that unmapped addresses exist",
    "description": "Current inside of cip_base_vseq__tl_errors.svh, we randomly create error cases using a randcase as shown below: systemverilog randcase 1: tl_write_csr_word_unaligned_addr(ral_name); 1: tl_write_less_than_csr_width(ral_name); 1: tl_protocol_err(p_sequencer.tl_sequencer_hsral_name);  only run when unmapped addr exists has_unmapped_addr: tl_access_unmapped_addr(ral_name);  only run this task when there is a mem has_mem: tl_write_mem_less_than_word(ral_name); has_mem: tl_read_mem_err(ral_name); endcase  However, the first of these tasks (tl_write_csr_word_unaligned_addr) assumes that unmapped addresses exist as it constrains the target addresses to be outside any valid CSR addresses and memory address ranges. This results in runtime constraint errors when running the tl_error vseq on an IP where every single address in the RAL memory is mapped (such as SRAM memory RAL model):  Solver failed when solving following set of constraints bit31:0 csr_addr_masksram_ctrl_prim_reg_block  32h1fffc; bit31:0 loc_mem_ranges0.start_addr  32h0; bit31:0 loc_mem_ranges0.end_addr  32h1ffff; rand bit31:0 addr;  rand_mode  ON constraint WITH_CONSTRAINT  (from this) (constraint_mode  ON) (..srclowrisc_dv_cip_lib_0seq_libcip_base_vseq__tl_errors.svh:60)  (((addr  csr_addr_masksram_ctrl_prim_reg_block) inside loc_mem_ranges0.start_addr:loc_mem_ranges0.end_addr));   There is a pretty simple fix for this issue - make these three tasks dependent on has_unmapped_addr as follows: systemverilog randcase 1: tl_write_less_than_csr_width(ral_name); 1: tl_protocol_err(p_sequencer.tl_sequencer_hsral_name);  only run when unmapped addr exists has_unmapped_addr: tl_write_csr_word_unaligned_addr(ral_name); has_unmapped_addr: tl_access_unmapped_addr(ral_name);  only run this task when there is a mem has_mem: tl_write_mem_less_than_word(ral_name); has_mem: tl_read_mem_err(ral_name); endcase",
    "error_message": "systemverilog randcase 1: tl_write_csr_word_unaligned_addr(ral_name); 1: tl_write_less_than_csr_width(ral_name); 1: tl_protocol_err(p_sequencer.tl_sequencer_hsral_name);  only run when unmapped addr exists has_unmapped_addr: tl_access_unmapped_addr(ral_name);  only run this task when there is a mem has_mem: tl_write_mem_less_than_word(ral_name); has_mem: tl_read_mem_err(ral_name); endcase",
    "root_cause": "invalid constraint in testbench",
    "combined_text": "dvcommon tl_errors_vseq assumes that unmapped addresses exist systemverilog randcase 1: tl_write_csr_word_unaligned_addr(ral_name); 1: tl_write_less_than_csr_width(ral_name); 1: tl_protocol_err(p_sequencer.tl_sequencer_hsral_name);  only run when unmapped addr exists has_unmapped_addr: tl_access_unmapped_addr(ral_name);  only run this task when there is a mem has_mem: tl_write_mem_less_than_word(ral_name); has_mem: tl_read_mem_err(ral_name); endcase Current inside of cip_base_vseq__tl_errors.svh, we randomly create error cases using a randcase as shown below: systemverilog randcase 1: tl_write_csr_word_unaligned_addr(ral_name); 1: tl_write_less_than_csr_width(ral_name); 1: tl_protocol_err(p_sequencer.tl_sequencer_hsral_name);  only run when unmapped addr exists has_unmapped_addr: tl_access_unmapped_addr(ral_name);  only run this task when there is a mem has_mem: tl_write_mem_less_than_word(ral_name); has_mem: tl_read_mem_err(ral_name); endc",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "MEDIUM",
    "bug_type": "PROTOCOL",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/6594"
  },
  {
    "bug_id": "SYNTH-1305",
    "source": "synthetic",
    "title": "Hold violation in CDC crossing at pcie_controller",
    "description": "",
    "error_message": "Fatal: Metastability detected in clock domain crossing",
    "root_cause": "Missing synchronizer on signal sig_ack_5",
    "combined_text": "Hold violation in CDC crossing at pcie_controller Fatal: Metastability detected in clock domain crossing",
    "module": "pcie_controller",
    "test_name": "test_pcie_controller_timing",
    "severity": "HIGH",
    "bug_type": "TIMING",
    "failure_cycle": 7397,
    "original_url": ""
  },
  {
    "bug_id": "OpenTitan-7289",
    "source": "unknown",
    "title": "dvsim KeyError: SimCfg.SimCfg object at 0x7f16327f7700",
    "description": "When running in GUI mode with more than one test I get the following error. (It works fine without --gui):   utildvsimdvsim.py hwipotbndvuvmotbn_sim_cfg.hjson -i smoke --fixed-seed 1 --waves --gui INFO: dvsim proj_root: homephilippsrcopentitan INFO: SimCfg scratch_path: otbn homephilippsrcopentitanscratchotbn-lc-escalate-routingotbn-sim-vcs WARNING: SimCfg In GUI mode, only one test is allowed to run. Picking otbn:0.otbn_smoke.1  legend : Q: queued, D: dispatched, P: passed, F: failed, K: killed, T: total Traceback (most recent call last): File utildvsimdvsim.py, line 704, in module main() File utildvsimdvsim.py, line 685, in main results  cfg.deploy_objects() File homephilippsrcopentitanutildvsimFlowCfg.py, line 382, in deploy_objects return Scheduler(deploy, get_launcher_cls()).run() File homephilippsrcopentitanutildvsimScheduler.py, line 155, in run changed  self._poll(hms) or timer.check_time() File homephilippsrcopentitanutildvsimScheduler.py, line 392, in _poll self._enqueue_successors(item) File homephilippsrcopentitanutildvsimScheduler.py, line 238, in _enqueue_successors for next_item in self._get_successors(item): File homephilippsrcopentitanutildvsimScheduler.py, line 283, in _get_successors for next_item in self._scheduledtargetcfg: KeyError: SimCfg.SimCfg object at 0x7f16327f7700  sriyerg",
    "error_message": "KeyError: SimCfg.SimCfg object at 0x7f16327f7700",
    "root_cause": "",
    "combined_text": "dvsim KeyError: SimCfg.SimCfg object at 0x7f16327f7700 KeyError: SimCfg.SimCfg object at 0x7f16327f7700 When running in GUI mode with more than one test I get the following error. (It works fine without --gui):   utildvsimdvsim.py hwipotbndvuvmotbn_sim_cfg.hjson -i smoke --fixed-seed 1 --waves --gui INFO: dvsim proj_root: homephilippsrcopentitan INFO: SimCfg scratch_path: otbn homephilippsrcopentitanscratchotbn-lc-escalate-routingotbn-sim-vcs WARNING: SimCfg In GUI mode, only one test is allowed to run. Picking otbn:0.otbn_smoke.1  legend : Q: queued, D: dispatched, P: passed, F: failed, K: killed",
    "module": "dv",
    "test_name": "unknown",
    "severity": "MEDIUM",
    "bug_type": "TESTBENCH",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/7289"
  },
  {
    "bug_id": "SYNTH-2461",
    "source": "synthetic",
    "title": "State machine deadlock in memory_controller controller",
    "description": "",
    "error_message": "Timeout: FSM stuck in ACTIVE state",
    "root_cause": "Missing transition condition from ACTIVE",
    "combined_text": "State machine deadlock in memory_controller controller Timeout: FSM stuck in ACTIVE state",
    "module": "memory_controller",
    "test_name": "test_memory_controller_functional",
    "severity": "MEDIUM",
    "bug_type": "FUNCTIONAL",
    "failure_cycle": 77709,
    "original_url": ""
  },
  {
    "bug_id": "Chipyard-1934",
    "source": "unknown",
    "title": "Tutorial for sky130openroad vlsi fails due to unbounded memory usage",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash commit d0a9520  OS Setup Ex: Output of uname -a  lsb_release -a  printenv  conda list uname -a: Linux Beef 6.5.0-41-generic 4122.04.2-Ubuntu SMP PREEMPT_DYNAMIC Mon Jun 3 11:32:55 UTC 2 x86_64 GNULinux lsb_release -a: No LSB modules are available. Distributor ID: Ubuntu Description: Ubuntu 22.04.4 LTS Release: 22.04 Codename: jammy printenv: SHELLbinbash SESSION_MANAGERlocalBeef:tmp.ICE-unix1113,unixBeef:tmp.ICE-unix1113 QT_ACCESSIBILITY1 COLORTERMtruecolor XDG_CONFIG_DIRSetcxdgxdg-ubuntu:etcxdg SSH_AGENT_LAUNCHERgnome-keyring XDG_MENU_PREFIXgnome- GNOME_DESKTOP_SESSION_IDthis-is-deprecated CONDA_EXEhomemichaelminiconda3binconda _CE_M LANGUAGEen_CA:en JAVA_HOMEhomemichaelDocumentschipyard.conda-envlibjvm GNOME_SHELL_SESSION_MODEubuntu SSH_AUTH_SOCKrunuser1000keyringssh JAVA_LD_LIBRARY_PATHhomemichaelDocumentschipyard.conda-envlibjvmlibserver XMODIFIERSimibus DESKTOP_SESSIONubuntu XML_CATALOG_FILESfile:homemichaelDocumentschipyard.conda-envetcxmlcatalog file:etcxmlcatalog GTK_MODULESgail:atk-bridge DBUS_STARTER_BUS_TYPEsession PWDhomemichaelDocumentschipyardsimsverilator GSETTINGS_SCHEMA_DIRhomemichaelDocumentschipyard.conda-envshareglib-2.0schemas LOGNAMEmichael XDG_SESSION_DESKTOPubuntu XDG_SESSION_TYPEwayland CONDA_PREFIXhomemichaelDocumentschipyard.conda-env SYSTEMD_EXEC_PID1113 GSETTINGS_SCHEMA_DIR_CONDA_BACKUP XAUTHORITYrunuser1000.mutter-Xwaylandauth.JXUVQ2 HOMEhomemichael USERNAMEmichael IM_CONFIG_PHASE1 LANGen_CA.UTF-8 LS_COLORSrs0:di01;34:ln01;36:mh00:pi40;33:so01;35:do01;35:bd40;33;01:cd40;33;01:or40;31;01:mi00:su37;41:sg30;43:ca30;41:tw30;42:ow34;42:st37;44:ex01;32:.tar01;31:.tgz01;31:.arc01;31:.arj01;31:.taz01;31:.lha01;31:.lz401;31:.lzh01;31:.lzma01;31:.tlz01;31:.txz01;31:.tzo01;31:.t7z01;31:.zip01;31:.z01;31:.dz01;31:.gz01;31:.lrz01;31:.lz01;31:.lzo01;31:.xz01;31:.zst01;31:.tzst01;31:.bz201;31:.bz01;31:.tbz01;31:.tbz201;31:.tz01;31:.deb01;31:.rpm01;31:.jar01;31:.war01;31:.ear01;31:.sar01;31:.rar01;31:.alz01;31:.ace01;31:.zoo01;31:.cpio01;31:.7z01;31:.rz01;31:.cab01;31:.wim01;31:.swm01;31:.dwm01;31:.esd01;31:.jpg01;35:.jpeg01;35:.mjpg01;35:.mjpeg01;35:.gif01;35:.bmp01;35:.pbm01;35:.pgm01;35:.ppm01;35:.tga01;35:.xbm01;35:.xpm01;35:.tif01;35:.tiff01;35:.png01;35:.svg01;35:.svgz01;35:.mng01;35:.pcx01;35:.mov01;35:.mpg01;35:.mpeg01;35:.m2v01;35:.mkv01;35:.webm01;35:.webp01;35:.ogm01;35:.mp401;35:.m4v01;35:.mp4v01;35:.vob01;35:.qt01;35:.nuv01;35:.wmv01;35:.asf01;35:.rm01;35:.rmvb01;35:.flc01;35:.avi01;35:.fli01;35:.flv01;35:.gl01;35:.dl01;35:.xcf01;35:.xwd01;35:.yuv01;35:.cgm01;35:.emf01;35:.ogv01;35:.ogx01;35:.aac00;36:.au00;36:.flac00;36:.m4a00;36:.mid00;36:.midi00;36:.mka00;36:.mp300;36:.mpc00;36:.ogg00;36:.ra00;36:.wav00;36:.oga00;36:.opus00;36:.spx00;36:.xspf00;36: XDG_CURRENT_DESKTOPubuntu:GNOME VTE_VERSION6800 WAYLAND_DISPLAYwayland-0 CONDA_PROMPT_MODIFIER(homemichaelDocumentschipyard.conda-env) GNOME_TERMINAL_SCREENorggnomeTerminalscreendbecb6cf_c238_4a6a_848f_238fa92b613d GNOME_SETUP_DISPLAY:1 LESSCLOSEusrbinlesspipe s s XDG_SESSION_CLASSuser TERMxterm-256color _CE_CONDA LESSOPEN usrbinlesspipe s USERmichael GNOME_TERMINAL_SERVICE:1.242 CONDA_SHLVL2 DISPLAY:0 SHLVL1 QT_IM_MODULEibus DBUS_STARTER_ADDRESSunix:pathrunuser1000bus,guidc64acc69e33b06f8511883c866969cb0 CONDA_PYTHON_EXEhomemichaelminiconda3binpython LD_LIBRARY_PATHhomemichaelDocumentschipyard.conda-envriscv-toolslib:homemichaelDocumentsklayoutbin-release XDG_RUNTIME_DIRrunuser1000 CONDA_BACKUP_LD_LIBRARY_PATHhomemichaelDocumentsklayoutbin-release CONDA_DEFAULT_ENVhomemichaelDocumentschipyard.conda-env CONDA_BACKUP_PATHhomemichaelDocumentschipyard.conda-envbin:homemichaelminiconda3condabin:homemichael.localbin:usrlocalsbin:usrlocalbin:usrsbin:usrbin:sbin:bin:usrgames:usrlocalgames:snapbin:snapbin:homemichael.cachescalaclilocal-repobinscala-cli:homemichael.localsharecoursierbin:homemichaelDocumentsklayoutbin-release:homemichaelDocumentssv2vbin:optriscv32bin XDG_DATA_DIRSusrshareubuntu:usrlocalshare:usrshare:varlibsnapddesktop PATHhomemichaelDocumentschipyardsoftwarefiremarshal:homemichaelDocumentschipyard.conda-envriscv-toolsbin:homemichaelDocumentschipyard.conda-envbin:homemichaelminiconda3condabin:homemichael.localbin:usrlocalsbin:usrlocalbin:usrsbin:usrbin:sbin:bin:usrgames:usrlocalgames:snapbin:snapbin:homemichael.cachescalaclilocal-repobinscala-cli:homemichael.localsharecoursierbin:homemichaelDocumentsklayoutbin-release:homemichaelDocumentssv2vbin:optriscv32bin GDMSESSIONubuntu DBUS_SESSION_BUS_ADDRESSunix:pathrunuser1000bus,guidc64acc69e33b06f8511883c866969cb0 CONDA_PREFIX_1homemichaelminiconda3 RISCVhomemichaelDocumentschipyard.conda-envriscv-tools OLDPWDhomemichaelDocumentschipyardsims _homemichaelDocumentschipyard.conda-envbinprintenv conda list:  packages in environment at homemichaelDocumentschipyard.conda-env:   Name Version Build Channel _libgcc_mutex 0.1 conda_forge conda-forge _openmp_mutex 4.5 2_gnu conda-forge _sysroot_linux-64_curr_repodata_hack 3 h69a702a_14 conda-forge aiohttp 3.9.3 py310h2372a71_0 conda-forge aiosignal 1.3.1 pyhd8ed1ab_0 conda-forge alabaster 0.7.16 pyhd8ed1ab_0 conda-forge alsa-lib 1.2.11 hd590300_1 conda-forge annotated-types 0.6.0 pyhd8ed1ab_0 conda-forge appdirs 1.4.4 pyh9f0ad1d_0 conda-forge archspec 0.2.3 pyhd8ed1ab_0 conda-forge argcomplete 3.2.3 pyhd8ed1ab_0 conda-forge asttokens 2.4.1 pypi_0 pypi async-timeout 4.0.3 pyhd8ed1ab_0 conda-forge atk-1.0 2.38.0 hd4edc92_1 conda-forge attrs 23.2.0 pyh71513ae_0 conda-forge autoconf 2.71 pl5321h2b4cb7a_1 conda-forge aws-c-auth 0.7.8 h538f98c_2 conda-forge aws-c-cal 0.6.9 h5d48c4d_2 conda-forge aws-c-common 0.9.10 hd590300_0 conda-forge aws-c-compression 0.2.17 h7f92143_7 conda-forge aws-c-event-stream 0.3.2 h0bcb0bb_8 conda-forge aws-c-http 0.7.14 hd268abd_3 conda-forge aws-c-io 0.13.36 he0cd244_2 conda-forge aws-c-mqtt 0.9.10 h35285c7_2 conda-forge aws-c-s3 0.4.4 h0448019_0 conda-forge aws-c-sdkutils 0.1.13 h7f92143_0 conda-forge aws-checksums 0.1.17 h7f92143_6 conda-forge aws-sam-translator 1.86.0 pyhd8ed1ab_0 conda-forge aws-xray-sdk 2.13.0 pyhd8ed1ab_0 conda-forge awscli 2.15.28 py310hff52083_0 conda-forge awscrt 0.19.19 py310h43b4219_2 conda-forge azure-core 1.30.1 pyhd8ed1ab_0 conda-forge azure-identity 1.15.0 pyhd8ed1ab_0 conda-forge babel 2.14.0 pyhd8ed1ab_0 conda-forge bash 5.2.21 h7f99829_0 conda-forge bash-completion 2.11 ha770c72_1 conda-forge bc 1.07.1 h7f98852_0 conda-forge bcrypt 4.1.2 py310hcb5633a_0 conda-forge binutils 2.40 hdd6e379_0 conda-forge binutils_impl_linux-64 2.40 hf600244_0 conda-forge bison 3.8.2 h59595ed_0 conda-forge blinker 1.7.0 pyhd8ed1ab_0 conda-forge boltons 23.1.1 pyhd8ed1ab_0 conda-forge boto3 1.34.61 pyhd8ed1ab_1 conda-forge boto3-stubs 1.34.61 pyhd8ed1ab_0 conda-forge botocore 1.34.61 pyge310_1234567_0 conda-forge botocore-stubs 1.34.61 pyhd8ed1ab_0 conda-forge brotli 1.1.0 hd590300_1 conda-forge brotli-bin 1.1.0 hd590300_1 conda-forge brotli-python 1.1.0 py310hc6cd4ac_1 conda-forge bzip2 1.0.8 hd590300_5 conda-forge c-ares 1.27.0 hd590300_0 conda-forge ca-certificates 2024.2.2 hbcca054_0 conda-forge cachecontrol 0.14.0 pyhd8ed1ab_0 conda-forge cachecontrol-with-filecache 0.14.0 pyhd8ed1ab_0 conda-forge cachy 0.3.0 pyhd8ed1ab_1 conda-forge cairo 1.18.0 h3faef2a_0 conda-forge certifi 2024.2.2 pyhd8ed1ab_0 conda-forge cffi 1.16.0 py310h2fee648_0 conda-forge cfgv 3.3.1 pyhd8ed1ab_0 conda-forge cfn-lint 0.86.0 pyhd8ed1ab_0 conda-forge charset-normalizer 3.3.2 pyhd8ed1ab_0 conda-forge clang-format 17.0.6 default_hb11cfb5_3 conda-forge clang-format-17 17.0.6 default_hb11cfb5_3 conda-forge clang-tools 17.0.6 default_hb11cfb5_3 conda-forge click 8.1.7 unix_pyh707e725_0 conda-forge click-default-group 1.2.4 pyhd8ed1ab_0 conda-forge clikit 0.6.2 pyhd8ed1ab_2 conda-forge cloudpickle 3.0.0 pyhd8ed1ab_0 conda-forge cmake 3.26.3 h077f3f9_0 conda-forge colorama 0.4.6 pyhd8ed1ab_0 conda-forge conda 23.9.0 py310hff52083_2 conda-forge conda-gcc-specs 13.2.0 h6a59387_5 conda-forge conda-lock 1.4.0 pyhd8ed1ab_2 conda-forge conda-package-handling 2.2.0 pyh38be061_0 conda-forge conda-package-streaming 0.9.0 pyhd8ed1ab_0 conda-forge conda-standalone 24.1.2 ha770c72_0 conda-forge conda-tree 1.1.0 pyhd8ed1ab_2 conda-forge constructor 3.7.0 pyh55f8243_0 conda-forge contourpy 1.2.0 py310hd41b1e2_0 conda-forge coreutils 9.4 hd590300_0 conda-forge crashtest 0.4.1 pyhd8ed1ab_0 conda-forge cryptography 40.0.2 py310h34c0648_0 conda-forge ctags 5.8 h14c3975_1000 conda-forge curl 7.88.1 hdc1c0ab_1 conda-forge cycler 0.12.1 pyhd8ed1ab_0 conda-forge dbus 1.13.6 h5008d03_3 conda-forge diffutils 3.10 hf18258e_0 conda-forge distlib 0.3.8 pyhd8ed1ab_0 conda-forge distro 1.8.0 pyhd8ed1ab_0 conda-forge docker-py 7.0.0 pyhd8ed1ab_0 conda-forge docutils 0.19 py310hff52083_1 conda-forge doit 0.36.0 pyhd8ed1ab_0 conda-forge dtc 1.6.1 h166bdaf_2 conda-forge ecdsa 0.18.0 pyhd8ed1ab_1 conda-forge elfutils 0.187 h989201e_0 conda-forge ensureconda 1.4.4 pyhd8ed1ab_0 conda-forge exceptiongroup 1.2.0 pyhd8ed1ab_2 conda-forge expat 2.6.1 h59595ed_0 conda-forge expect 5.45.4 h555a92e_0 conda-forge fab-classic 1.19.2 pypi_0 pypi file 5.39 h753d276_1 conda-forge filelock 3.13.1 pyhd8ed1ab_0 conda-forge findutils 4.6.0 h166bdaf_1001 conda-forge flask 3.0.2 pyhd8ed1ab_0 conda-forge flask_cors 3.0.10 pyhd3deb0d_0 conda-forge flex 2.6.4 h58526e2_1004 conda-forge font-ttf-dejavu-sans-mono 2.37 hab24e00_0 conda-forge font-ttf-inconsolata 3.000 h77eed37_0 conda-forge font-ttf-source-code-pro 2.038 h77eed37_0 conda-forge font-ttf-ubuntu 0.83 h77eed37_1 conda-forge fontconfig 2.14.2 h14ed4e7_0 conda-forge fonts-conda-ecosystem 1 0 conda-forge fonts-conda-forge 1 0 conda-forge fonttools 4.49.0 py310h2372a71_0 conda-forge freetype 2.12.1 h267a509_2 conda-forge fribidi 1.0.10 h36c2ea0_0 conda-forge frozenlist 1.4.1 py310h2372a71_0 conda-forge fsspec 2024.2.0 pyhca7485f_0 conda-forge gcc 13.2.0 hd6cf55c_3 conda-forge gcc_impl_linux-64 13.2.0 h338b0a0_5 conda-forge gdk-pixbuf 2.42.10 h829c605_5 conda-forge gdspy 1.4 pypi_0 pypi gengetopt 2.23 h9c3ff4c_0 conda-forge gettext 0.21.1 h27087fc_0 conda-forge giflib 5.2.1 h0b41bf4_3 conda-forge git 2.44.0 pl5321h709897a_0 conda-forge gitdb 4.0.11 pyhd8ed1ab_0 conda-forge gitpython 3.1.42 pyhd8ed1ab_0 conda-forge gmp 6.3.0 h59595ed_1 conda-forge gmpy2 2.1.2 py310h3ec546c_1 conda-forge gnutls 3.7.9 hb077bed_0 conda-forge graphite2 1.3.13 h58526e2_1001 conda-forge graphql-core 3.2.3 pyhd8ed1ab_0 conda-forge graphviz 9.0.0 h78e8752_1 conda-forge gtk2 2.24.33 h280cfa0_4 conda-forge gts 0.7.6 h977cf35_4 conda-forge gxx 13.2.0 hd6cf55c_3 conda-forge gxx_impl_linux-64 13.2.0 h338b0a0_5 conda-forge gzip 1.13 hd590300_0 conda-forge hammer-vlsi 1.2.0 pypi_0 pypi harfbuzz 8.3.0 h3d44ed6_0 conda-forge html5lib 1.1 pyh9f0ad1d_0 conda-forge humanfriendly 10.0 pyhd8ed1ab_6 conda-forge icontract 2.6.6 pypi_0 pypi icu 73.2 h59595ed_0 conda-forge identify 2.5.35 pyhd8ed1ab_0 conda-forge idna 3.6 pyhd8ed1ab_0 conda-forge imagesize 1.4.1 pyhd8ed1ab_0 conda-forge importlib-metadata 7.0.2 pyha770c72_0 conda-forge importlib_metadata 7.0.2 hd8ed1ab_0 conda-forge importlib_resources 6.3.0 pyhd8ed1ab_0 conda-forge iniconfig 2.0.0 pyhd8ed1ab_0 conda-forge itsdangerous 2.1.2 pyhd8ed1ab_0 conda-forge jaraco.classes 3.3.1 pyhd8ed1ab_0 conda-forge jeepney 0.8.0 pyhd8ed1ab_0 conda-forge jinja2 3.1.3 pyhd8ed1ab_0 conda-forge jmespath 1.0.1 pyhd8ed1ab_0 conda-forge joserfc 0.9.0 pyhd8ed1ab_0 conda-forge jq 1.7.1 hd590300_0 conda-forge jschema-to-python 1.2.3 pyhd8ed1ab_0 conda-forge jsondiff 2.0.0 pyhd8ed1ab_0 conda-forge jsonpatch 1.33 pyhd8ed1ab_0 conda-forge jsonpickle 3.0.2 pyhd8ed1ab_1 conda-forge jsonpointer 2.4 py310hff52083_3 conda-forge jsonschema 4.21.1 pyhd8ed1ab_0 conda-forge jsonschema-path 0.3.2 pyhd8ed1ab_0 conda-forge jsonschema-specifications 2023.7.1 pyhd8ed1ab_0 conda-forge junit-xml 1.9 pyh9f0ad1d_0 conda-forge kernel-headers_linux-64 3.10.0 h4a8ded7_14 conda-forge keyring 24.3.1 py310hff52083_0 conda-forge keyutils 1.6.1 h166bdaf_0 conda-forge kiwisolver 1.4.5 py310hd41b1e2_1 conda-forge krb5 1.20.1 h81ceb04_0 conda-forge lazy-object-proxy 1.10.0 py310h2372a71_0 conda-forge lcms2 2.16 hb7c19ff_0 conda-forge ld_impl_linux-64 2.40 h41732ed_0 conda-forge lerc 4.0.0 h27087fc_0 conda-forge libabseil 20240116.1 cxx17_h59595ed_2 conda-forge libarchive 3.5.2 hada088e_3 conda-forge libblas 3.9.0 21_linux64_openblas conda-forge libbrotlicommon 1.1.0 hd590300_1 conda-forge libbrotlidec 1.1.0 hd590300_1 conda-forge libbrotlienc 1.1.0 hd590300_1 conda-forge libcblas 3.9.0 21_linux64_openblas conda-forge libclang-cpp17 17.0.6 default_hb11cfb5_3 conda-forge libclang13 17.0.6 default_ha2b6cf4_3 conda-forge libcups 2.3.3 h36d4200_3 conda-forge libcurl 7.88.1 hdc1c0ab_1 conda-forge libdeflate 1.19 hd590300_0 conda-forge libdwarf 0.0.0.20190110_28_ga81397fc4 h753d276_0 ucb-bar libdwarf-dev 0.0.0.20190110_28_ga81397fc4 h753d276_0 ucb-bar libedit 3.1.20191231 he28a2e2_2 conda-forge libev 4.33 hd590300_2 conda-forge libexpat 2.6.1 h59595ed_0 conda-forge libfdt 1.6.1 h166bdaf_2 conda-forge libffi 3.4.2 h7f98852_5 conda-forge libgcc-devel_linux-64 13.2.0 ha9c7c90_105 conda-forge libgcc-ng 13.2.0 h807b86a_5 conda-forge libgcrypt 1.10.3 hd590300_0 conda-forge libgd 2.3.3 h119a65a_9 conda-forge libgfortran-ng 13.2.0 h69a702a_5 conda-forge libgfortran5 13.2.0 ha4646dd_5 conda-forge libgirepository 1.78.1 h003a4f0_1 conda-forge libglib 2.80.0 hf2295e7_0 conda-forge libgomp 13.2.0 h807b86a_5 conda-forge libgpg-error 1.48 h71f35ed_0 conda-forge libiconv 1.17 hd590300_2 conda-forge libidn2 2.3.7 hd590300_0 conda-forge libjpeg-turbo 3.0.0 hd590300_1 conda-forge liblapack 3.9.0 21_linux64_openblas conda-forge libllvm17 17.0.6 hb3ce162_1 conda-forge libmagic 5.39 h753d276_1 conda-forge libmicrohttpd 0.9.77 h97afed2_0 conda-forge libnghttp2 1.58.0 h47da74e_1 conda-forge libnsl 2.0.1 hd590300_0 conda-forge libopenblas 0.3.26 pthreads_h413a1c8_0 conda-forge libpng 1.6.43 h2797004_0 conda-forge libprotobuf 4.25.3 h08a7969_0 conda-forge librsvg 2.56.3 he3f83f7_1 conda-forge libsanitizer 13.2.0 h7e041cc_5 conda-forge libsecret 0.18.8 h329b89f_2 conda-forge libsodium 1.0.18 h36c2ea0_1 conda-forge libsqlite 3.45.2 h2797004_0 conda-forge libssh2 1.11.0 h0841786_0 conda-forge libstdcxx-devel_linux-64 13.2.0 ha9c7c90_105 conda-forge libstdcxx-ng 13.2.0 h7e041cc_5 conda-forge libtasn1 4.19.0 h166bdaf_0 conda-forge libtiff 4.6.0 ha9c0a0a_2 conda-forge libunistring 0.9.10 h7f98852_0 conda-forge libusb1 2.0.1 pyhd8ed1ab_0 conda-forge libuuid 2.38.1 h0b41bf4_0 conda-forge libuv 1.48.0 hd590300_0 conda-forge libwebp 1.3.2 h658648e_1 conda-forge libwebp-base 1.3.2 hd590300_0 conda-forge libxcb 1.15 h0b41bf4_0 conda-forge libxcrypt 4.4.36 hd590300_1 conda-forge libxml2 2.12.5 h232c23b_0 conda-forge libzlib 1.2.13 hd590300_5 conda-forge livereload 2.6.3 pyh9f0ad1d_0 conda-forge lz4-c 1.9.4 hcb278e6_0 conda-forge lzo 2.10 h516909a_1000 conda-forge lzop 1.04 h3753786_2 conda-forge m4 1.4.18 h516909a_1001 conda-forge make 4.3 hd18ef5c_1 conda-forge markupsafe 2.1.5 py310h2372a71_0 conda-forge matplotlib-base 3.8.3 py310h62c0568_0 conda-forge mock 5.1.0 pypi_0 pypi more-itertools 10.2.0 pyhd8ed1ab_0 conda-forge mosh 1.4.0 pl5321h7cc048c_8 conda-forge moto 5.0.3 pyhd8ed1ab_0 conda-forge mpc 1.3.1 hfe3b2da_0 conda-forge mpfr 4.2.1 h9458935_0 conda-forge mpmath 1.3.0 pyhd8ed1ab_0 conda-forge msal 1.27.0 pyhd8ed1ab_0 conda-forge msal_extensions 1.1.0 py310hff52083_1 conda-forge msgpack-python 1.0.7 py310hd41b1e2_0 conda-forge multidict 6.0.5 py310h2372a71_0 conda-forge munkres 1.1.4 pyh9f0ad1d_0 conda-forge mypy 1.9.0 py310h2372a71_0 conda-forge mypy-boto3-s3 1.34.14 pyhd8ed1ab_0 conda-forge mypy_boto3_ec2 1.34.61 pyhd8ed1ab_0 conda-forge mypy_extensions 1.0.0 pyha770c72_0 conda-forge ncurses 6.4 h59595ed_2 conda-forge nettle 3.9.1 h7ab15ed_0 conda-forge networkx 3.2.1 pyhd8ed1ab_0 conda-forge nodeenv 1.8.0 pyhd8ed1ab_0 conda-forge numpy 1.26.4 py310hb13e2d6_0 conda-forge oniguruma 6.9.9 hd590300_0 conda-forge open_pdks.sky130a 1.0.471_0_g97d0844 20240223_100318 litex-hub openapi-schema-validator 0.6.2 pyhd8ed1ab_0 conda-forge openapi-spec-validator 0.7.1 pyhd8ed1ab_0 conda-forge openjdk 20.0.2 haa376d0_2 conda-forge openjpeg 2.5.2 h488ebb8_0 conda-forge openssl 3.2.1 hd590300_0 conda-forge p11-kit 0.24.1 hc5aa10d_0 conda-forge packaging 24.0 pyhd8ed1ab_0 conda-forge pandas 2.2.1 py310hcc13569_0 conda-forge pango 1.52.1 ha41ecd1_0 conda-forge paramiko 3.4.0 pyhd8ed1ab_0 conda-forge paramiko-ng 2.8.10 pypi_0 pypi pastel 0.2.1 pyhd8ed1ab_0 conda-forge patch 2.7.6 h7f98852_1002 conda-forge pathable 0.4.3 pyhd8ed1ab_0 conda-forge pbr 6.0.0 pyhd8ed1ab_0 conda-forge pcre2 10.43 hcad00b1_0 conda-forge perl 5.32.1 7_hd590300_perl5 conda-forge pillow 10.2.0 py310h01dd4db_0 conda-forge pip 24.0 pyhd8ed1ab_0 conda-forge pixman 0.43.2 h59595ed_0 conda-forge pkginfo 1.10.0 pyhd8ed1ab_0 conda-forge pkgutil-resolve-name 1.3.10 pyhd8ed1ab_1 conda-forge platformdirs 4.2.0 pyhd8ed1ab_0 conda-forge pluggy 1.4.0 pyhd8ed1ab_0 conda-forge popt 1.16 h0b475e3_2002 conda-forge portalocker 2.8.2 py310hff52083_1 conda-forge pre-commit 3.6.2 pyha770c72_0 conda-forge prompt-toolkit 3.0.38 pyha770c72_0 conda-forge prompt_toolkit 3.0.38 hd8ed1ab_0 conda-forge psutil 5.9.8 py310h2372a71_0 conda-forge pthread-stubs 0.4 h36c2ea0_1001 conda-forge pyasn1 0.5.1 pyhd8ed1ab_0 conda-forge pycairo 1.26.0 py310hda9f760_0 conda-forge pycosat 0.6.6 py310h2372a71_0 conda-forge pycparser 2.21 pyhd8ed1ab_0 conda-forge pydantic 1.10.14 pypi_0 pypi pydantic-core 2.16.3 py310hcb5633a_0 conda-forge pygments 2.17.2 pyhd8ed1ab_0 conda-forge pygobject 3.48.1 py310h30b043a_0 conda-forge pyjwt 2.8.0 pyhd8ed1ab_1 conda-forge pylddwrap 1.2.2 pypi_0 pypi pylev 1.4.0 pyhd8ed1ab_0 conda-forge pynacl 1.5.0 py310h2372a71_3 conda-forge pyopenssl 23.1.1 pyhd8ed1ab_0 conda-forge pyparsing 3.1.2 pyhd8ed1ab_0 conda-forge pysocks 1.7.1 pyha2e5f31_6 conda-forge pytest 8.1.1 pyhd8ed1ab_0 conda-forge pytest-dependency 0.5.1 pyh9f0ad1d_0 conda-forge pytest-mock 3.12.0 pyhd8ed1ab_0 conda-forge python 3.10.13 hd12c33a_1_cpython conda-forge python-dateutil 2.8.2 pyhd8ed1ab_0 conda-forge python-graphviz 0.20.1 pyh22cad53_0 conda-forge python-jose 3.3.0 pyh6c4a22f_1 conda-forge python-tzdata 2024.1 pyhd8ed1ab_0 conda-forge python_abi 3.10 4_cp310 conda-forge pytz 2024.1 pyhd8ed1ab_0 conda-forge pywin32-on-windows 0.1.0 pyh1179c8e_3 conda-forge pyyaml 6.0.1 py310h2372a71_1 conda-forge qemu 5.0.0 hb15d774_0 ucb-bar readline 8.2 h8228510_1 conda-forge referencing 0.30.2 pyhd8ed1ab_0 conda-forge regex 2023.12.25 py310h2372a71_0 conda-forge requests 2.31.0 pyhd8ed1ab_0 conda-forge responses 0.25.0 pyhd8ed1ab_0 conda-forge rfc3339-validator 0.1.4 pyhd8ed1ab_0 conda-forge rhash 1.4.3 hd590300_2 conda-forge riscv-tools 1.0.6 0_h1234567_g56c29e0 ucb-bar rpds-py 0.18.0 py310hcb5633a_0 conda-forge rsa 4.9 pyhd8ed1ab_0 conda-forge rsync 3.2.7 h70740c4_0 conda-forge ruamel-yaml 0.17.40 pypi_0 pypi ruamel.yaml.clib 0.2.7 py310h2372a71_2 conda-forge s2n 1.4.0 h06160fa_0 conda-forge s3fs 0.4.2 py_0 conda-forge s3transfer 0.10.0 pyhd8ed1ab_0 conda-forge sarif-om 1.0.4 pyhd8ed1ab_0 conda-forge sbt 1.9.7 hd8ed1ab_0 conda-forge screen 4.8.0 he28a2e2_0 conda-forge secretstorage 3.3.3 py310hff52083_2 conda-forge sed 4.8 he412f7d_0 conda-forge setuptools 69.2.0 pyhd8ed1ab_0 conda-forge six 1.16.0 pyh6c4a22f_0 conda-forge smmap 5.0.0 pyhd8ed1ab_0 conda-forge snowballstemmer 2.2.0 pyhd8ed1ab_0 conda-forge sphinx 7.2.6 pyhd8ed1ab_0 conda-forge sphinx-autobuild 2024.2.4 pyhd8ed1ab_0 conda-forge sphinx_rtd_theme 2.0.0 pyha770c72_0 conda-forge sphinxcontrib-applehelp 1.0.8 pyhd8ed1ab_0 conda-forge sphinxcontrib-devhelp 1.0.6 pyhd8ed1ab_0 conda-forge sphinxcontrib-htmlhelp 2.0.5 pyhd8ed1ab_0 conda-forge sphinxcontrib-jquery 4.1 pyhd8ed1ab_0 conda-forge sphinxcontrib-jsmath 1.0.1 pyhd8ed1ab_0 conda-forge sphinxcontrib-qthelp 1.0.7 pyhd8ed1ab_0 conda-forge sphinxcontrib-serializinghtml 1.1.10 pyhd8ed1ab_0 conda-forge sqlite 3.45.2 h2c6b66d_0 conda-forge sshpubkeys 3.3.1 pyhd8ed1ab_0 conda-forge sty 1.0.0 pyhd8ed1ab_0 conda-forge sure 2.0.1 pypi_0 pypi sympy 1.12 pypyh9d50eac_103 conda-forge sysroot_linux-64 2.17 h4a8ded7_14 conda-forge tar 1.34 hb2e2bae_1 conda-forge tk 8.6.13 noxft_h4845f30_101 conda-forge tomli 2.0.1 pyhd8ed1ab_0 conda-forge tomlkit 0.12.4 pyha770c72_0 conda-forge toolz 0.12.1 pyhd8ed1ab_0 conda-forge tornado 6.4 py310h2372a71_0 conda-forge tqdm 4.66.2 pyhd8ed1ab_0 conda-forge truststore 0.8.0 pyhd8ed1ab_0 conda-forge types-awscrt 0.20.5 pyhd8ed1ab_0 conda-forge types-pytz 2024.1.0.20240203 pyhd8ed1ab_0 conda-forge types-pyyaml 6.0.12.20240311 pyhd8ed1ab_0 conda-forge types-requests 2.31.0.6 pyhd8ed1ab_0 conda-forge types-s3transfer 0.10.0 pypi_0 pypi types-urllib3 1.26.25.14 pyhd8ed1ab_0 conda-forge typing-extensions 4.10.0 hd8ed1ab_0 conda-forge typing_extensions 4.10.0 pyha770c72_0 conda-forge tzdata 2024a h0c530f3_0 conda-forge ukkonen 1.0.1 py310hd41b1e2_4 conda-forge unicodedata2 15.1.0 py310h2372a71_0 conda-forge unzip 6.0 h7f98852_3 conda-forge urllib3 1.26.18 pyhd8ed1ab_0 conda-forge verilator 5.022 h7cd9344_0 conda-forge vim 9.1.0041 py310pl5321he660f0e_0 conda-forge virtualenv 20.25.1 pyhd8ed1ab_0 conda-forge wcwidth 0.2.13 pyhd8ed1ab_0 conda-forge webencodings 0.5.1 pyhd8ed1ab_2 conda-forge websocket-client 1.7.0 pyhd8ed1ab_0 conda-forge werkzeug 3.0.1 pyhd8ed1ab_0 conda-forge wget 1.20.3 ha35d2d1_1 conda-forge wheel 0.42.0 pyhd8ed1ab_0 conda-forge which 2.21 h0b41bf4_1 conda-forge wrapt 1.16.0 py310h2372a71_0 conda-forge xmltodict 0.13.0 pyhd8ed1ab_0 conda-forge xorg-fixesproto 5.0 h7f98852_1002 conda-forge xorg-inputproto 2.3.2 h7f98852_1002 conda-forge xorg-kbproto 1.0.7 h7f98852_1002 conda-forge xorg-libice 1.1.1 hd590300_0 conda-forge xorg-libsm 1.2.4 h7391055_0 conda-forge xorg-libx11 1.8.7 h8ee46fc_0 conda-forge xorg-libxau 1.0.11 hd590300_0 conda-forge xorg-libxdmcp 1.1.3 h7f98852_0 conda-forge xorg-libxext 1.3.4 h0b41bf4_2 conda-forge xorg-libxfixes 5.0.3 h7f98852_1004 conda-forge xorg-libxi 1.7.10 h7f98852_0 conda-forge xorg-libxrender 0.9.11 hd590300_0 conda-forge xorg-libxt 1.3.0 hd590300_1 conda-forge xorg-libxtst 1.2.3 h7f98852_1002 conda-forge xorg-recordproto 1.14.2 h7f98852_1002 conda-forge xorg-renderproto 0.11.1 h7f98852_1002 conda-forge xorg-xextproto 7.3.0 h0b41bf4_1003 conda-forge xorg-xproto 7.0.31 h7f98852_1007 conda-forge xxhash 0.8.0 h7f98852_3 conda-forge xz 5.2.6 h166bdaf_0 conda-forge yaml 0.2.5 h7f98852_2 conda-forge yarl 1.9.4 py310h2372a71_0 conda-forge zipp 3.17.0 pyhd8ed1ab_0 conda-forge zlib 1.2.13 hd590300_5 conda-forge zstandard 0.22.0 py310h1275a96_0 conda-forge zstd 1.5.5 hfc55251_0 conda-forge  Other Setup Ex: Prior steps taken  Documentation Followed  etc... After a fresh setup with that commit, follow https:chipyard.readthedocs.ioenlatestChipyard-BasicsInitial-Repo-Setup.html Then https:chipyard.readthedocs.ioenlatestVLSISky130-OpenROAD-Tutorial.html  Current Behavior When pulling a fresh repo, doing the setup, then following the steps in this tutorial https:chipyard.readthedocs.ioenlatestVLSISky130-OpenROAD-Tutorial.html, I am getting an issue where during the placement stage, the amount of memory that is used increases without bound. All 200 GB of swap memory in my Ubuntu setup gets consumed, then ubuntu kills openroad.  Expected Behavior Memory will stay within a reasonable range during the place stage.  Other Information _No response_",
    "error_message": "exceptiongroup 1.2.0 pyhd8ed1ab_2 conda-forge",
    "root_cause": "",
    "combined_text": "Tutorial for sky130openroad vlsi fails due to unbounded memory usage exceptiongroup 1.2.0 pyhd8ed1ab_2 conda-forge Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash commit d0a9520  OS Setup Ex: Output of uname -a  lsb_release -a  printenv  conda list uname -a: Linux Beef 6.5.0-41-generic 4122.04.2-Ubuntu SMP PREEMPT_DYNAMIC Mon Jun 3 11:32:55 UTC 2 x86_64 GNULinux lsb_release -a: No LSB modules are",
    "module": "mem",
    "test_name": "unknown",
    "severity": "CRITICAL",
    "bug_type": "MEMORY",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1934"
  },
  {
    "bug_id": "OT-15469",
    "source": "opentitan",
    "title": "edn EDN doesnt support backpressure from CSRNG on RESGEN commands",
    "description": "Factored out from 15402. While working on 14240 it has been noticed that EDN currently doesnt support backpressure from CSRNG when transmitting contents of the command FIFOs. As a result, whenever a RESGEN command contains more than 1 word of additional data, word 2 and 3 are dropped by CSRNG which then keeps waiting for the last two words forever. Similarly, EDN keeps waiting for the final ACK of CSRNG. Both IPs lock up. The waveform below shows this. csrng_req_ready goes low at the curser but EDN keeps updating the request bus csrng_req_bus. Words 1 and 2 of the seed (0x21CA8E3F and 0x5BA3DBA1) are not being picked up by CSRNG - they are missing in the rdata_o sequence at the bottom. cmd_len_q stays at 2 and CSRNG remains in the SendMOP state forever. Screenshot from 2022-10-11 17-35-52(https:user-images.githubusercontent.com20307557195591306-e9b063f5-bc3d-43a1-9f7e-b17f8ee5ed24.png) Ive worked out a first hot fix here 15402 but something more robust is needed. In addition also verification is needed for this feature.",
    "error_message": "",
    "root_cause": "fifo pointer or full condition bug",
    "combined_text": "edn EDN doesnt support backpressure from CSRNG on RESGEN commands Factored out from 15402. While working on 14240 it has been noticed that EDN currently doesnt support backpressure from CSRNG when transmitting contents of the command FIFOs. As a result, whenever a RESGEN command contains more than 1 word of additional data, word 2 and 3 are dropped by CSRNG which then keeps waiting for the last two words forever. Similarly, EDN keeps waiting for the final ACK of CSRNG. Both IPs lock up. The waveform below shows this. csrng_req_ready goes low at the curser but ",
    "module": "edn",
    "test_name": "unknown",
    "severity": "HIGH",
    "bug_type": "MEMORY",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/15469"
  },
  {
    "bug_id": "SYNTH-9910",
    "source": "synthetic",
    "title": "PCIe TLP credit exhaustion in axi_crossbar",
    "description": "",
    "error_message": "Credit counter underflow detected",
    "root_cause": "Missing bounds check on credit decrement",
    "combined_text": "PCIe TLP credit exhaustion in axi_crossbar Credit counter underflow detected",
    "module": "axi_crossbar",
    "test_name": "test_axi_crossbar_protocol",
    "severity": "HIGH",
    "bug_type": "PROTOCOL",
    "failure_cycle": 37597,
    "original_url": ""
  },
  {
    "bug_id": "Chipyard-2002",
    "source": "unknown",
    "title": "build-setup.sh (which conda) returns function",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.12.2 Hash: dccedae00f4dd626425f8f89c93f55ee11e4193e  OS Setup lsb_release -a LSB Version: :core-4.1-amd64:core-4.1-noarch:cxx-4.1-amd64:cxx-4.1-noarch:desktop-4.1-amd64:desktop-4.1-noarch:languages-4.1-amd64:languages-4.1-noarch:printing-4.1-amd64:printing-4.1-noarch Distributor ID: Rocky Description: Rocky Linux release 8.8 (Green Obsidian) Release: 8.8 Codename: GreenObsidian  Other Setup Ex: Prior steps taken  Documentation Followed  etc...  Current Behavior which conda(https:github.comucb-barchipyardblob0e57ad5a0526b6885d9f42ff32658f42f1cad1f1scriptsbuild-setup.shL190) outputs the function instead of executable path because function names take precedence.   which conda conda ()  local cmd1-__missing__; case cmd in activate  deactivate) __conda_activate  ;; install  update  upgrade  remove  uninstall) __conda_exe   return; __conda_reactivate ;; ) __conda_exe  ;; esac    Expected Behavior This may be specific to my OS environment, but would suggest a more compatible way to get the executable path, like type -P conda.  Other Information _No response_",
    "error_message": "",
    "root_cause": "",
    "combined_text": "build-setup.sh (which conda) returns function Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.12.2 Hash: dccedae00f4dd626425f8f89c93f55ee11e4193e  OS Setup lsb_release -a LSB Version: :core-4.1-amd64:core-4.1-noarch:cxx-4.1-amd64:cxx-4.1-noarch:desktop-4.1-amd64:desktop-4.1-noarch:languages-4.1-amd64:languages-4.1-noa",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "LOW",
    "bug_type": "TIMING",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/2002"
  },
  {
    "bug_id": "Chipyard-1275",
    "source": "unknown",
    "title": "Error in .build-setup.sh riscv-tools process",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.8.1 stable  OS Setup Ex: Output of uname -a  lsb_release -a  printenv  conda list Linux 5.15.0-53-generic Ubuntu 2022 x86_64 x86_64 x86_64 GNULinux Ubuntu 22.04.1 LTS conda list:  _libgcc_mutex 0.1 conda_forge conda-forge _openmp_mutex 4.5 2_gnu conda-forge appdirs 1.4.4 pyh9f0ad1d_0 conda-forge brotlipy 0.7.0 py39hb9d737c_1005 conda-forge bzip2 1.0.8 h7f98852_4 conda-forge c-ares 1.18.1 h7f98852_0 conda-forge ca-certificates 2022.9.24 ha878542_0 conda-forge cachecontrol 0.12.12 pyhd8ed1ab_1 conda-forge cachy 0.3.0 pyhd8ed1ab_1 conda-forge certifi 2022.9.24 pyhd8ed1ab_0 conda-forge cffi 1.15.1 py39he91dace_2 conda-forge charset-normalizer 2.1.1 pyhd8ed1ab_0 conda-forge click 8.1.3 unix_pyhd8ed1ab_2 conda-forge click-default-group 1.2.2 pyhd8ed1ab_1 conda-forge clikit 0.6.2 pyh9f0ad1d_0 conda-forge colorama 0.4.6 pyhd8ed1ab_0 conda-forge conda 22.9.0 py39hf3d152e_2 conda-forge conda-content-trust 0.1.3 pyhd8ed1ab_0 conda-forge conda-lock 1.2.1 pyhd8ed1ab_1 conda-forge conda-package-handling 1.9.0 py39hb9d737c_1 conda-forge crashtest 0.3.1 pyhd8ed1ab_0 conda-forge cryptography 38.0.4 py39h3ccb8fc_0 conda-forge curl 7.86.0 h2283fc2_1 conda-forge dbus 1.13.6 h5008d03_3 conda-forge distlib 0.3.6 pyhd8ed1ab_0 conda-forge ensureconda 1.4.3 pyhd8ed1ab_0 conda-forge expat 2.5.0 h27087fc_0 conda-forge filelock 3.8.0 pyhd8ed1ab_0 conda-forge gettext 0.21.1 h27087fc_0 conda-forge git 2.38.1 pl5321h8df7355_1 conda-forge html5lib 1.1 pyh9f0ad1d_0 conda-forge idna 3.4 pyhd8ed1ab_0 conda-forge importlib-metadata 5.1.0 pyha770c72_0 conda-forge importlib_metadata 5.1.0 hd8ed1ab_0 conda-forge jaraco.classes 3.2.3 pyhd8ed1ab_0 conda-forge jeepney 0.8.0 pyhd8ed1ab_0 conda-forge jinja2 3.1.2 pyhd8ed1ab_1 conda-forge keyring 23.11.0 py39hf3d152e_0 conda-forge keyutils 1.6.1 h166bdaf_0 conda-forge krb5 1.19.3 h08a2579_0 conda-forge ld_impl_linux-64 2.39 hcc3a1bd_1 conda-forge libcurl 7.86.0 h2283fc2_1 conda-forge libedit 3.1.20191231 he28a2e2_2 conda-forge libev 4.33 h516909a_1 conda-forge libffi 3.4.2 h7f98852_5 conda-forge libgcc-ng 12.2.0 h65d4601_19 conda-forge libglib 2.74.1 h606061b_1 conda-forge libgomp 12.2.0 h65d4601_19 conda-forge libiconv 1.17 h166bdaf_0 conda-forge libnghttp2 1.47.0 hff17c54_1 conda-forge libnsl 2.0.0 h7f98852_0 conda-forge libsqlite 3.40.0 h753d276_0 conda-forge libssh2 1.10.0 hf14f497_3 conda-forge libstdcxx-ng 12.2.0 h46fd767_19 conda-forge libuuid 2.32.1 h7f98852_1000 conda-forge libzlib 1.2.13 h166bdaf_4 conda-forge markupsafe 2.1.1 py39hb9d737c_2 conda-forge more-itertools 9.0.0 pyhd8ed1ab_0 conda-forge msgpack-python 1.0.4 py39hf939315_1 conda-forge ncurses 6.3 h27087fc_1 conda-forge openssl 3.0.7 h166bdaf_0 conda-forge packaging 21.3 pyhd8ed1ab_0 conda-forge pastel 0.2.1 pyhd8ed1ab_0 conda-forge pcre2 10.40 hc3806b6_0 conda-forge perl 5.32.1 2_h7f98852_perl5 conda-forge pip 22.3.1 pyhd8ed1ab_0 conda-forge pkginfo 1.8.3 pyhd8ed1ab_0 conda-forge platformdirs 2.5.2 pyhd8ed1ab_1 conda-forge pycosat 0.6.4 py39hb9d737c_1 conda-forge pycparser 2.21 pyhd8ed1ab_0 conda-forge pydantic 1.10.2 py39hb9d737c_1 conda-forge pylev 1.4.0 pyhd8ed1ab_0 conda-forge pyopenssl 22.1.0 pyhd8ed1ab_0 conda-forge pyparsing 3.0.9 pyhd8ed1ab_0 conda-forge pysocks 1.7.1 pyha2e5f31_6 conda-forge python 3.9.15 hba424b6_0_cpython conda-forge python_abi 3.9 3_cp39 conda-forge pyyaml 6.0 py39hb9d737c_5 conda-forge readline 8.1.2 h0f457ee_0 conda-forge requests 2.28.1 pyhd8ed1ab_1 conda-forge ruamel.yaml 0.17.21 py39hb9d737c_2 conda-forge ruamel.yaml.clib 0.2.7 py39hb9d737c_0 conda-forge ruamel_yaml 0.15.80 py39hb9d737c_1008 conda-forge secretstorage 3.3.3 py39hf3d152e_1 conda-forge setuptools 65.5.1 pyhd8ed1ab_0 conda-forge six 1.16.0 pyh6c4a22f_0 conda-forge sqlite 3.40.0 h4ff8645_0 conda-forge tk 8.6.12 h27826a3_0 conda-forge tomli 2.0.1 pyhd8ed1ab_0 conda-forge tomlkit 0.11.6 pyha770c72_0 conda-forge toolz 0.12.0 pyhd8ed1ab_0 conda-forge tqdm 4.64.1 pyhd8ed1ab_0 conda-forge typing 3.10.0.0 pyhd8ed1ab_0 conda-forge typing-extensions 4.4.0 hd8ed1ab_0 conda-forge typing_extensions 4.4.0 pyha770c72_0 conda-forge tzdata 2022f h191b570_0 conda-forge urllib3 1.26.13 pyhd8ed1ab_0 conda-forge virtualenv 20.16.7 py39hf3d152e_0 conda-forge webencodings 0.5.1 py_1 conda-forge wheel 0.38.4 pyhd8ed1ab_0 conda-forge xz 5.2.6 h166bdaf_0 conda-forge yaml 0.2.5 h7f98852_2 conda-forge zipp 3.11.0 pyhd8ed1ab_0 conda-forge zlib 1.2.13 h166bdaf_4 conda-forge   Other Setup Ex: Prior steps taken  Documentation Followed  etc...  Current Behavior in chipyard project Repository set up , i met an error in the process of .build-setup.sh riscv-tools these are the error message:  ... gmake: Leaving directory homeyjfminiconda3chipyardtoolchainsriscv-toolsriscv-isa-simbuild  Installing Proxy Kernel  Starting riscv-pk build  Initializing riscv-pk submodule  git submodule update --init --recursive homeyjfminiconda3chipyardtoolchainsriscv-toolsriscv-pk error: Server does not allow request for unadvertised object e8e6b3aaee44d43b48164fbd377864c3a682dbd3 fatal: Fetched in submodule path toolchainsriscv-toolsriscv-pk, but it did not contain e8e6b3aaee44d43b48164fbd377864c3a682dbd3. Direct fetching of that commit failed.  i cant find any solutions for this problem by search engine. How can i solve this problem THANKS for suggestions :)  Expected Behavior Build chipyard successfully with no error  Other Information _No response_",
    "error_message": "error: Server does not allow request for unadvertised object e8e6b3aaee44d43b48164fbd377864c3a682dbd3 fatal: Fetched in submodule path toolchainsriscv-toolsriscv-pk, but it did not contain e8e6b3aaee44d43b48164fbd377864c3a682dbd3. Direct fetching of that commit failed.",
    "root_cause": "",
    "combined_text": "Error in .build-setup.sh riscv-tools process error: Server does not allow request for unadvertised object e8e6b3aaee44d43b48164fbd377864c3a682dbd3 fatal: Fetched in submodule path toolchainsriscv-toolsriscv-pk, but it did not contain e8e6b3aaee44d43b48164fbd377864c3a682dbd3. Direct fetching of that commit failed. Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.8.1 stable  OS Setup Ex: Output of uname -a  lsb_release -a  printenv  conda list Linux 5.15.0-53-generic Ubuntu 2022 x86_64 x86_64 x86_64 GNULinux Ubuntu 22.04.1 LTS conda list:  _libgcc_mutex 0.1 conda_forge conda-forge _op",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "CRITICAL",
    "bug_type": "MEMORY",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1275"
  },
  {
    "bug_id": "SYNTH-4315",
    "source": "synthetic",
    "title": "Race condition in interrupt_controller arbiter",
    "description": "",
    "error_message": "Multiple grants asserted simultaneously",
    "root_cause": "Non-atomic grant logic",
    "combined_text": "Race condition in interrupt_controller arbiter Multiple grants asserted simultaneously",
    "module": "interrupt_controller",
    "test_name": "test_interrupt_controller_functional",
    "severity": "HIGH",
    "bug_type": "FUNCTIONAL",
    "failure_cycle": 22050,
    "original_url": ""
  },
  {
    "bug_id": "OpenTitan-12364",
    "source": "unknown",
    "title": "dvflash_ctrl Foundry CI failure",
    "description": "Weicai and I have been debugging the following failure in foundry:  Failure Buckets  UVM_FATAL (dv_utils_pkg.sv:147) csr_utils::mem_wr Timeout waiting to csr_wr flash_ctrl_core_reg_block.prog_fifo (addr) has 1 failures:  Test flash_ctrl_smoke has 1 failures.  0.flash_ctrl_smoke.1 Line 87, in log workspacemntopentitan_privatescratchmasterflash_ctrl_wrapper-sim-vcs0.flash_ctrl_smokeoutrun.log UVM_FATAL  2018518563 ps: (dv_utils_pkg.sv:147) csr_utils::mem_wr Timeout waiting to csr_wr flash_ctrl_core_reg_block.prog_fifo (addr0x0) UVM_INFO  2018518563 ps: (uvm_report_catcher.svh:705) UVMREPORTCATCHER --- UVM Report catcher Summary --- Documenting the debug progress here: It turns out somehow when programming the prog_fifo from core_tl_i, only the write pointer moves forward, but read pointer does not move and stays at 0. This causes the timeout when we continuously write 4 items to the write fifo. Weicai also found that the last commit that can pass is: 681caf26b503eb15b5e445aca27016a87b567df4byTimothy Chenat Apr 22 2022, 09:57 AM flash_ctrl Update the shadow alert assignment",
    "error_message": "",
    "root_cause": "",
    "combined_text": "dvflash_ctrl Foundry CI failure Weicai and I have been debugging the following failure in foundry:  Failure Buckets  UVM_FATAL (dv_utils_pkg.sv:147) csr_utils::mem_wr Timeout waiting to csr_wr flash_ctrl_core_reg_block.prog_fifo (addr) has 1 failures:  Test flash_ctrl_smoke has 1 failures.  0.flash_ctrl_smoke.1 Line 87, in log workspacemntopentitan_privatescratchmasterflash_ctrl_wrapper-sim-vcs0.flash_ctrl_smokeoutrun.log UVM_FATAL  2018518563 ps: (dv_utils_pkg.sv:147) csr_utils::mem_wr Timeout waiting to csr_wr flash_ctrl_cor",
    "module": "dv",
    "test_name": "unknown",
    "severity": "CRITICAL",
    "bug_type": "MEMORY",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/12364"
  },
  {
    "bug_id": "RocketChip-145",
    "source": "unknown",
    "title": "Compilation fails with Chisel2",
    "description": "I just tried this from a clean repo. Building the default config with CHISEL_VERSION2 yields the following error in during uncore compilation:  error scratchbkellertestrocket-chipuncoresrcmainscaladma.scala:372: inferred type arguments Chisel.UInt,uncore.Acquire do not conform to method applys type parameter bounds S : Chisel.UInt,T : Chisel.Bits error io.mem.acquire.bits : MuxLookup( error  error scratchbkellertestrocket-chipuncoresrcmainscaladma.scala:373: type mismatch; error found : Chisel.UInt error required: S error state, prefetch_acquire, Seq( error  error scratchbkellertestrocket-chipuncoresrcmainscaladma.scala:373: type mismatch; error found : uncore.Acquire error required: T error state, prefetch_acquire, Seq( error  error scratchbkellertestrocket-chipuncoresrcmainscaladma.scala:373: type mismatch; error found : Seq(Chisel.UInt, uncore.Acquire) error required: Seq(S, T) error state, prefetch_acquire, Seq( error  error four errors found error (uncorecompile:compileIncremental) Compilation failed error Total time: 20 s, completed Jun 23, 2016 10:25:46 AM  I understand that Chisel2 builds are no longer checked by Travis, but if theyre not working and not going to work then we should probably remove the option from the make infrastructure.",
    "error_message": "",
    "root_cause": "",
    "combined_text": "Compilation fails with Chisel2 I just tried this from a clean repo. Building the default config with CHISEL_VERSION2 yields the following error in during uncore compilation:  error scratchbkellertestrocket-chipuncoresrcmainscaladma.scala:372: inferred type arguments Chisel.UInt,uncore.Acquire do not conform to method applys type parameter bounds S : Chisel.UInt,T : Chisel.Bits error io.mem.acquire.bits : MuxLookup( error  error scratchbkellertestrocket-chipuncoresrcmainscaladma.scala:373: type mismatch; error found : Chisel.U",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "HIGH",
    "bug_type": "MEMORY",
    "failure_cycle": 0,
    "original_url": "https://github.com/chipsalliance/rocket-chip/issues/145"
  },
  {
    "bug_id": "SYNTH-2976",
    "source": "synthetic",
    "title": "FIFO overflow in axi_crossbar buffer",
    "description": "",
    "error_message": "Fatal: Write to full FIFO",
    "root_cause": "Full signal not checked before write",
    "combined_text": "FIFO overflow in axi_crossbar buffer Fatal: Write to full FIFO",
    "module": "axi_crossbar",
    "test_name": "test_axi_crossbar_memory",
    "severity": "MEDIUM",
    "bug_type": "MEMORY",
    "failure_cycle": 36249,
    "original_url": ""
  },
  {
    "bug_id": "Chipyard-1740",
    "source": "unknown",
    "title": "Error while running Torture test",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.10.0  OS Setup I was trying to run this command in chipyardsimsverilator path with environment sourced: make CONFIGSmallBoomConfig torture  Current Behavior I get this following error Unrecognized VM option MaxPermSize128M Error: Could not create the Java Virtual Machine. Error: A fatal exception has occurred. Program will exit. make1:  Makefile:23: gen Error 1 make1: Leaving directory homesaimanishchipyard_2toolstorture make:  homesaimanishchipyard_2toolstorture.mk:12(http:torture.mk:12): torture Error 2  Expected Behavior The RISC-V torture utility generates random RISC-V assembly streams, compiles them, runs them on both the Spike functional model and the SW simulator, and verifies identical program behavior.  Other Information _No response_",
    "error_message": "Unrecognized VM option MaxPermSize128M Error: Could not create the Java Virtual Machine. Error: A fatal exception has occurred. Program will exit. make1:  Makefile:23: gen Error 1 make1: Leaving directory homesaimanishchipyard_2toolstorture make:  homesaimanishchipyard_2toolstorture.mk:12(http:torture.mk:12): torture Error 2",
    "root_cause": "",
    "combined_text": "Error while running Torture test Unrecognized VM option MaxPermSize128M Error: Could not create the Java Virtual Machine. Error: A fatal exception has occurred. Program will exit. make1:  Makefile:23: gen Error 1 make1: Leaving directory homesaimanishchipyard_2toolstorture make:  homesaimanishchipyard_2toolstorture.mk:12(http:torture.mk:12): torture Error 2 Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.10.0  OS Setup I was trying to run this command in chipyardsimsverilator path with environment sourced: make CONFIGSmallBoomConfig torture  Current Behavior I get this following error Unrecognized VM option MaxPermSize128M Er",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "CRITICAL",
    "bug_type": "TESTBENCH",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1740"
  },
  {
    "bug_id": "OpenTitan-18905",
    "source": "unknown",
    "title": "chip_test Tests use unclaibrated clock to access otp",
    "description": "Description Following tests using uncalibrated clock to write otp chip_sw_lc_ctrl_volatile_raw_unlock(https:cs.opensource.googleopentitanopentitanmaster:hwtop_earlgreydvchip_sim_cfg.hjson;drc09b5d3521ea81900413c03ec2601acfc8d3eda85;l862) rom_volatile_raw_unlock(https:cs.opensource.googleopentitanopentitanmaster:hwtop_earlgreydvchip_rom_tests.hjson;drc18c3a74f991290e007728266677896b2c0f10ee0;l870) Need to update sv sequence(https:cs.opensource.googleopentitanopentitanmaster:hwtop_earlgreydvenvseq_libchip_sw_lc_volatile_raw_unlock_vseq.sv;drc322190e3ab1c311f0b8af7cce437d8fef8636b6d;l5) to have external clock before test does otp_program(https:cs.opensource.googleopentitanopentitanmaster:hwtop_earlgreydvenvseq_libchip_sw_lc_volatile_raw_unlock_vseq.sv;drc322190e3ab1c311f0b8af7cce437d8fef8636b6d;l63)",
    "error_message": "",
    "root_cause": "",
    "combined_text": "chip_test Tests use unclaibrated clock to access otp Description Following tests using uncalibrated clock to write otp chip_sw_lc_ctrl_volatile_raw_unlock(https:cs.opensource.googleopentitanopentitanmaster:hwtop_earlgreydvchip_sim_cfg.hjson;drc09b5d3521ea81900413c03ec2601acfc8d3eda85;l862) rom_volatile_raw_unlock(https:cs.opensource.googleopentitanopentitanmaster:hwtop_earlgreydvchip_rom_tests.hjson;drc18c3a74f991290e007728266677896b2c0f10ee0;l870) Need to update sv sequence(https:cs.opensource.googleopentitanopentitanmaster:hwtop_earlgreydvenvseq",
    "module": "dv",
    "test_name": "unknown",
    "severity": "MEDIUM",
    "bug_type": "TIMING",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/18905"
  },
  {
    "bug_id": "Chipyard-1363",
    "source": "unknown",
    "title": "Problems with the vlsi-flow of sky130-Tutorial",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.8.1  OS Setup CentOS Linux release 7.9.2009 conda 22.11.1  Other Setup Set up the prerequisites described in the document  Current Behavior I run make buildfile tutorialsky130-commercial and then make sim-rtl tutorialsky130-commercial BINARYRISCVriscv64-unknown-elfshareriscv-testsisarv64ui-p-simple, but the simulation couldnt finish. It seems that there has been some people who occurred this (https:github.comucb-barchipyardissues1211issue-1349624534) and there has been some improvement. But I still occur this problem, I was wondering if I could do something to correct this.  Expected Behavior The simulation could finish.  Other Information _No response_",
    "error_message": "",
    "root_cause": "",
    "combined_text": "Problems with the vlsi-flow of sky130-Tutorial Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.8.1  OS Setup CentOS Linux release 7.9.2009 conda 22.11.1  Other Setup Set up the prerequisites described in the document  Current Behavior I run make buildfile tutorialsky130-commercial and then make sim-rtl tutorialsky130-c",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "LOW",
    "bug_type": "TESTBENCH",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1363"
  },
  {
    "bug_id": "OpenTitan-9932",
    "source": "unknown",
    "title": "run_seq_with_rand_reset_vseq Generate unaligned register write",
    "description": "when running the spi_host_csr_mem_rw_with_rand_reset the sequence generate a write request to a register which is in fact a FIFO. the address is unaligned so the TLUL adapter flags an error in the response. as can be seen in the wave below the TL UL address 1:0 is 2b11 which triggers the unaling error check in the reg adapter. is this expected behavior for this test it looks like the register should behave as any other register. image(https:user-images.githubusercontent.com53917183148555171-ff4aeca0-2510-4ef8-b854-884e65026ac9.png) recreate sha b5eefa44470c62121d4556b349ef2709b7e69bce utildvsimdvsim.py hwipspi_hostdvspi_host_sim_cfg.hjson -i spi_host_csr_mem_rw_with_rand_reset -r 1 -t xcelium -wshm s2930650901",
    "error_message": "",
    "root_cause": "",
    "combined_text": "run_seq_with_rand_reset_vseq Generate unaligned register write when running the spi_host_csr_mem_rw_with_rand_reset the sequence generate a write request to a register which is in fact a FIFO. the address is unaligned so the TLUL adapter flags an error in the response. as can be seen in the wave below the TL UL address 1:0 is 2b11 which triggers the unaling error check in the reg adapter. is this expected behavior for this test it looks like the register should behave as any other register. image(https:user-images.githubusercontent.com53917183148555171-ff4a",
    "module": "dv",
    "test_name": "unknown",
    "severity": "MEDIUM",
    "bug_type": "PROTOCOL",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/9932"
  },
  {
    "bug_id": "Chipyard-2300",
    "source": "unknown",
    "title": "Building riscv-pk fails to get environment",
    "description": "Background Work - x Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - x Yes, I searched prior issues(https:github.comucb-barchipyardissues) - x Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.13.0 Hash: 69eba86  OS Setup building from source fails in step 3 so .build-setup.sh riscv-tools  Other Setup Ex: Prior steps taken  Documentation Followed  etc...  Current Behavior the build fails at this line in toolchainsriscv-toolsriscv-pkbblbbl.mk.in bash if (READELF) -h  2 devnull  devnull; then (OBJCOPY) -O binary --set-section-flags .bssalloc,load,contents  ; else cp  ; fi   Expected Behavior It builds  Other Information The build fails because configure doesnt use the correct version of OBJCOPY, but uses the glbally available one, which in my case wasnt riscv64-unknown-elf-objcopy. As a simple fix i just updated the makefile by prepending this bash CC  (RISCV)binriscv64-unknown-elf-gcc OBJCOPY  (RISCV)binriscv64-unknown-elf-objcopy  And the build succeded. Im not sure if this is an issue with how chipyard builds riscv-pk or the package itself. By reading riscv-pk issues it seems that it does read the PATH variables correctly, but on my system something doesnt want to work i guess.",
    "error_message": "",
    "root_cause": "",
    "combined_text": "Building riscv-pk fails to get environment Background Work - x Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - x Yes, I searched prior issues(https:github.comucb-barchipyardissues) - x Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.13.0 Hash: 69eba86  OS Setup building from source fails in step 3 so .build-setup.sh riscv-tools  Other Setup Ex: Prior steps taken  Documentation Followed  etc...  Current Behavior the build fails at this line in toolchainsr",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "HIGH",
    "bug_type": "TIMING",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/2300"
  },
  {
    "bug_id": "SYNTH-6454",
    "source": "synthetic",
    "title": "Cache coherence violation in memory_controller",
    "description": "",
    "error_message": "Stale data read from cache line",
    "root_cause": "Snoop response not updating cache state",
    "combined_text": "Cache coherence violation in memory_controller Stale data read from cache line",
    "module": "memory_controller",
    "test_name": "test_memory_controller_memory",
    "severity": "MEDIUM",
    "bug_type": "MEMORY",
    "failure_cycle": 1200,
    "original_url": ""
  },
  {
    "bug_id": "Chipyard-1579",
    "source": "unknown",
    "title": "Error facing while compiling the Tiny Rocket Core",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Current Behavior I am trying to run the Tiny Rocket Core in Xilinx zcu102 FPGA. I tried with Default Rocket Core and it is working fine. Is this Tiny Core required additional changes in the Scala Files.  Expected Behavior I am using this configuration for Tiny Rocket Core. image(https:github.comucb-barchipyardassets1283556431b301c56-b124-4656-95e6-89731c9867de) Error I am getting  zcu102.ZCU102FPGATestHarness.RISCVTinyZCU102Config --name chipyard.fpga.zcu102.ZCU102FPGATestHarness.RISCVTinyZCU102Config --top-module chipyard.fpga.zcu102.ZCU102FPGATestHarness --legacy-configs chipyard.fpga.zcu102:RISCVTinyZCU102Config make1: Entering directory homessddls1ashutoshashufpgafpgasrcmainresourceszcu102sdboot make1: Nothing to be done for bin. make1: Leaving directory homessddls1ashutoshashufpgafpgasrcmainresourceszcu102sdboot ZCU102 FPGA Base Clock Freq: 100.0 MHz error (run-main-0) java.lang.reflect.InvocationTargetException error java.lang.reflect.InvocationTargetException error at ... () error at freechips.rocketchip.stage.phases.PreElaboration.anonfuntransform1(PreElaboration.scala:36 error at ... () error at ... (Stack trace trimmed to user code only. Rerun with --full-stacktrace to see the full stack trace) error Caused by: java.util.NoSuchElementException: None.get error at scala.None.get(Option.scala:529) error at scala.None.get(Option.scala:527) error at chipyard.fpga.zcu102.ZCU102FPGATestHarness.init(TestHarness.scala:84) error at java.basejdk.internal.reflect.NativeConstructorAccessorImpl.newInstance0(Native Method) error at java.basejdk.internal.reflect.NativeConstructorAccessorImpl.newInstance(NativeConstructorAccessorImpl.java:77) error at java.basejdk.internal.reflect.DelegatingConstructorAccessorImpl.newInstance(DelegatingConstructorAccessorImpl.java:45) error at java.basejava.lang.reflect.Constructor.newInstanceWithCaller(Constructor.java:499) error at java.basejava.lang.reflect.Constructor.newInstance(Constructor.java:480) error at freechips.rocketchip.stage.phases.PreElaboration.anonfuntransform1(PreElaboration.scala:36 error at chisel3.Module.do_apply(Module.scala:53) error at chisel3.stage.phases.Elaborate.anonfuntransform2(Elaborate.scala:33) error at chisel3.internal.Builder.anonfunbuild1(Builder.scala:720) error at scala.util.DynamicVariable.withValue(DynamicVariable.scala:62) error at chisel3.internal.Builder.build(Builder.scala:715) error at chisel3.stage.phases.Elaborate.anonfuntransform1(Elaborate.scala:33) error at scala.collection.TraversableLike.anonfunflatMap1(TraversableLike.scala:245) error at scala.collection.mutable.ResizableArray.foreach(ResizableArray.scala:62) error at scala.collection.mutable.ResizableArray.foreach(ResizableArray.scala:55) error at scala.collection.mutable.ArrayBuffer.foreach(ArrayBuffer.scala:49) error at scala.collection.TraversableLike.flatMap(TraversableLike.scala:245) error at scala.collection.TraversableLike.flatMap(TraversableLike.scala:242) error at scala.collection.AbstractTraversable.flatMap(Traversable.scala:108) error at chisel3.stage.phases.Elaborate.transform(Elaborate.scala:28) error at chisel3.stage.phases.Elaborate.transform(Elaborate.scala:21) error at firrtl.options.phases.DeletedWrapper.internalTransform(DeletedWrapper.scala:38) error at firrtl.options.phases.DeletedWrapper.internalTransform(DeletedWrapper.scala:15) error at firrtl.options.Translator.transform(Phase.scala:248) error at firrtl.options.Translator.transform(Phase.scala:248) error at firrtl.options.phases.DeletedWrapper.transform(DeletedWrapper.scala:15) error at firrtl.options.DependencyManager.anonfuntransform5(DependencyManager.scala:280) error at firrtl.Utils.time(Utils.scala:181) error at firrtl.options.DependencyManager.anonfuntransform3(DependencyManager.scala:280) error at scala.collection.LinearSeqOptimized.foldLeft(LinearSeqOptimized.scala:126) error at scala.collection.LinearSeqOptimized.foldLeft(LinearSeqOptimized.scala:122) error at scala.collection.immutable.List.foldLeft(List.scala:89) error at firrtl.options.DependencyManager.transform(DependencyManager.scala:269) error at firrtl.options.DependencyManager.transform(DependencyManager.scala:255) error at firrtl.options.PhaseManager.transform(DependencyManager.scala:443) error at chisel3.stage.ChiselStage.run(ChiselStage.scala:45) error at firrtl.options.Stageanon1.transform(Stage.scala:43) error at firrtl.options.Stageanon1.transform(Stage.scala:43) error at firrtl.options.phases.DeletedWrapper.internalTransform(DeletedWrapper.scala:38) error at firrtl.options.phases.DeletedWrapper.internalTransform(DeletedWrapper.scala:15) error at firrtl.options.Translator.transform(Phase.scala:248) error at firrtl.options.Translator.transform(Phase.scala:248) error at firrtl.options.phases.DeletedWrapper.transform(DeletedWrapper.scala:15) error at firrtl.options.Stage.anonfuntransform5(Stage.scala:47) error at scala.collection.LinearSeqOptimized.foldLeft(LinearSeqOptimized.scala:126) error at scala.collection.LinearSeqOptimized.foldLeft(LinearSeqOptimized.scala:122) error at scala.collection.immutable.List.foldLeft(List.scala:89) error at firrtl.options.Stage.anonfuntransform3(Stage.scala:47) error at logger.Logger.anonfunmakeScope2(Logger.scala:137) error at scala.util.DynamicVariable.withValue(DynamicVariable.scala:62) error at logger.Logger.makeScope(Logger.scala:135) error at firrtl.options.Stage.transform(Stage.scala:47) error at firrtl.options.Stage.transform(Stage.scala:17) error at firrtl.options.phases.DeletedWrapper.internalTransform(DeletedWrapper.scala:38) error at firrtl.options.phases.DeletedWrapper.internalTransform(DeletedWrapper.scala:15) error at firrtl.options.Translator.transform(Phase.scala:248) error at firrtl.options.Translator.transform(Phase.scala:248) error at firrtl.options.phases.DeletedWrapper.transform(DeletedWrapper.scala:15) error at firrtl.options.DependencyManager.anonfuntransform5(DependencyManager.scala:280) error at firrtl.Utils.time(Utils.scala:181) error at firrtl.options.DependencyManager.anonfuntransform3(DependencyManager.scala:280) error at scala.collection.LinearSeqOptimized.foldLeft(LinearSeqOptimized.scala:126) error at scala.collection.LinearSeqOptimized.foldLeft(LinearSeqOptimized.scala:122) error at scala.collection.immutable.List.foldLeft(List.scala:89) error at firrtl.options.DependencyManager.transform(DependencyManager.scala:269) error at firrtl.options.DependencyManager.transform(DependencyManager.scala:255) error at firrtl.options.PhaseManager.transform(DependencyManager.scala:443) error at chisel3.stage.ChiselStage.run(ChiselStage.scala:45) error at firrtl.options.Stageanon1.transform(Stage.scala:43) error at firrtl.options.Stageanon1.transform(Stage.scala:43) error at firrtl.options.phases.DeletedWrapper.internalTransform(DeletedWrapper.scala:38) error at firrtl.options.phases.DeletedWrapper.internalTransform(DeletedWrapper.scala:15) error at firrtl.options.Translator.transform(Phase.scala:248) error at firrtl.options.Translator.transform(Phase.scala:248) error at firrtl.options.phases.DeletedWrapper.transform(DeletedWrapper.scala:15) error at firrtl.options.Stage.anonfuntransform5(Stage.scala:47) error at scala.collection.LinearSeqOptimized.foldLeft(LinearSeqOptimized.scala:126) error at scala.collection.LinearSeqOptimized.foldLeft(LinearSeqOptimized.scala:122) error at scala.collection.immutable.List.foldLeft(List.scala:89) error at firrtl.options.Stage.anonfuntransform3(Stage.scala:47) error at logger.Logger.anonfunmakeScope2(Logger.scala:137) error at scala.util.DynamicVariable.withValue(DynamicVariable.scala:62) error at logger.Logger.makeScope(Logger.scala:135) error at firrtl.options.Stage.transform(Stage.scala:47) error at firrtl.options.Stage.execute(Stage.scala:58) error at firrtl.options.StageMain.main(Stage.scala:71) error at chipyard.Generator.main(Generator.scala) error at java.basejdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method) error at java.basejdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77) error at java.basejdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43) error at java.basejava.lang.reflect.Method.invoke(Method.java:568) error stack trace is suppressed; run last Compile  bgRunMain for the full output error Nonzero exit code: 1 error (Compile  runMain) Nonzero exit code: 1 error Total time: 7 s, completed 17-Aug-2023, 1:54:27 pm make:  homessddls1ashutoshashufpgacommon.mk:107: homessddls1ashutoshashufpgafpgagenerated-srcchipyard.fpga.zcu102.ZCU102FPGATestHarness.RISCVTinyZCU102Configchipyard.fpga.zcu102.ZCU102FPGATestHarness.RISCVTinyZCU102Config.fir Error 1   Other Information _No response_",
    "error_message": "error (run-main-0) java.lang.reflect.InvocationTargetException error java.lang.reflect.InvocationTargetException error Caused by: java.util.NoSuchElementException: None.get",
    "root_cause": "",
    "combined_text": "Error facing while compiling the Tiny Rocket Core error (run-main-0) java.lang.reflect.InvocationTargetException error java.lang.reflect.InvocationTargetException error Caused by: java.util.NoSuchElementException: None.get Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Current Behavior I am trying to run the Tiny Rocket Core in Xilinx zcu102 FPGA. I tried with Default Rocket Core and it is working fine. Is this Tiny Core required additional changes in the Scala Files.  Expected Behavior I am using this configuration for Tiny R",
    "module": "core",
    "test_name": "unknown",
    "severity": "LOW",
    "bug_type": "TIMING",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1579"
  },
  {
    "bug_id": "SYNTH-8484",
    "source": "synthetic",
    "title": "Cache coherence violation in uart_rx",
    "description": "",
    "error_message": "Stale data read from cache line",
    "root_cause": "Snoop response not updating cache state",
    "combined_text": "Cache coherence violation in uart_rx Stale data read from cache line",
    "module": "uart_rx",
    "test_name": "test_uart_rx_memory",
    "severity": "MEDIUM",
    "bug_type": "MEMORY",
    "failure_cycle": 64323,
    "original_url": ""
  },
  {
    "bug_id": "OT-19263",
    "source": "opentitan",
    "title": "tlul sequence item constraints miss to create proper transactions.",
    "description": "Description I encountered this issue while debugging one block level tl_errors test. From section 4.6 of the tile link spec 1.7.1 (current design supports), The mask is also used for messages without a data payload. When the operation size is smaller than the data bus, the mask should be generated identically to an operation which does carry a data payload. For the Get transaction with size 1, it should have a contiguous 2bits mask based on address1:0. Transactions that do not adhere to this rule should be marked as errors. Example of the Transaction: - command ; Get - address1:0 : 2b1 - size : 1 - mask: 4b0010 The transaction mentioned above should be marked as an error due to illegal size of mask. RTL behaves accordingly but the Testbench (TB) fails to detect the error. The problem in the TB comes from this constraint(https:cs.opensource.googleopentitanopentitanmaster:hwdvsvtl_agenttl_seq_item.sv;drc820380a20267272e9b8b5e2fc2d041a8a32b7b74;l16) Desired constraint should be a_opcode  PutPartialData  countones(a_mask)  (1  a_size) However, implementing this desired constraint triggers other dependencies of the constraint, leading to broader failure in the Testbench. As a result, addressing this constraint issue is currently put on hold until we can find a suitable solution that does not cause broader failures in the Testbench",
    "error_message": "errors test. From section 4.6 of the tile link spec 1.7.1 (current design supports), The mask is also used for messages without a data payload. When the operation size is smaller",
    "root_cause": "invalid constraint in testbench",
    "combined_text": "tlul sequence item constraints miss to create proper transactions. errors test. From section 4.6 of the tile link spec 1.7.1 (current design supports), The mask is also used for messages without a data payload. When the operation size is smaller Description I encountered this issue while debugging one block level tl_errors test. From section 4.6 of the tile link spec 1.7.1 (current design supports), The mask is also used for messages without a data payload. When the operation size is smaller than the data bus, the mask should be generated identically to an operation which does carry a data payload. For the Get transaction with size 1, it should have a contiguous 2bits mask based on address1:0. Transactions that do not adhere to this rul",
    "module": "tlul",
    "test_name": "unknown",
    "severity": "MEDIUM",
    "bug_type": "TIMING",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/19263"
  },
  {
    "bug_id": "OpenTitan-19568",
    "source": "unknown",
    "title": "csrng SW instance instantiate command hangs after entropy complex initialization",
    "description": "Description In https:github.comlowRISCopentitanpull19548 we observed a hang when trying to run the csrng instantiate command right after initializing the entropy complex in continuous mode. The current workaround is to check for the MAIN_SM_STATE register to report MainSmIdle state before issuing any commands to the csrng interface. Checking the SW_CMD_STS(https:opentitan.orgbookhwipcsrngdocregisters.htmlsw_cmd_sts) CMD_RDY flag does not seem to help. During debugging we noticed that the main FSM gets stuck in MainSmParseCmd when the instantiate command is sent before the FSM is in MainSmIdle state. Well have to reproduce the test in simulation to be able to debug further.",
    "error_message": "",
    "root_cause": "",
    "combined_text": "csrng SW instance instantiate command hangs after entropy complex initialization Description In https:github.comlowRISCopentitanpull19548 we observed a hang when trying to run the csrng instantiate command right after initializing the entropy complex in continuous mode. The current workaround is to check for the MAIN_SM_STATE register to report MainSmIdle state before issuing any commands to the csrng interface. Checking the SW_CMD_STS(https:opentitan.orgbookhwipcsrngdocregisters.htmlsw_cmd_sts) CMD_RDY flag does not seem to help. During debugging we noticed that the main FS",
    "module": "dv",
    "test_name": "unknown",
    "severity": "MEDIUM",
    "bug_type": "TESTBENCH",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/19568"
  },
  {
    "bug_id": "Chipyard-1265",
    "source": "unknown",
    "title": "FSDB error",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.8.1 Hash: 004297b  OS Setup Result of uname -a Linux edabox 4.18.0-372.9.1.el8.x86_64 1 SMP Fri Apr 15 22:12:19 EDT 2022 x86_64 x86_64 x86_64 GNULinux  Result of lsb_release -a  LSB Version: :core-4.1-amd64:core-4.1-noarch:cxx-4.1-amd64:cxx-4.1-noarch:desktop-4.1-amd64:desktop-4.1-noarch:languages-4.1-amd64:languages-4.1-noarch:printing-4.1-amd64:printing-4.1-noarch Distributor ID: RedHatEnterprise Description: Red Hat Enterprise Linux release 8.6 (Ootpa) Release: 8.6 Codename: Ootpa   Other Setup Ex: Prior steps taken  Documentation Followed  etc...  Current Behavior When running make redo-sim-par-debug CONFIGSmallBoomConfig BINARYRISCVriscv64-unknown-elfshareriscv-testsisarv32ui-p-simple using the now default FSDB option I get the following error  global Simulation tool vcs failed Please check its output. global Nothing set for the paths to output waveforms yet global Sim tool did not succeed  Which can be traced back to  sim Exec ...020.12binvcs -full64 -lca -d... Level.DEBUG: Error-VERDI_VCS_MM Possible VERDI_HOME and VCS_HOME mismatch sim Exec ...020.12binvcs -full64 -lca -d... Level.DEBUG: The Verdi tab and pli.a cannot be added to the vcs compile command because sim Exec ...020.12binvcs -full64 -lca -d... Level.DEBUG: the file pli.a could not be found. sim Exec ...020.12binvcs -full64 -lca -d... Level.DEBUG: Please check to make sure VERDI_HOME and VCS_HOME point to installations sim Exec ...020.12binvcs -full64 -lca -d... Level.DEBUG: that are either both 32-bits or both 64-bits.  and  sim Exec ...020.12binvcs -full64 -lca -d... Level.DEBUG: Error-UST Undefined System Task Call sim Exec ...020.12binvcs -full64 -lca -d... Level.DEBUG: homeodxa20chipyardvlsigenerated-srcchipyard.TestHarness.SmallBoomConfigTestDriver.v, 65 sim Exec ...020.12binvcs -full64 -lca -d... Level.DEBUG: Undefined System Task call to fsdbDumpfile.  I have tested both VCS 2020 and 2019. It seems that the pli.a cannot be found. I have setup both VCS_HOME and VERDI_HOME to point to the correct directories. Do you have any idea on what the issue could be   Expected Behavior Should work and produce an fsdb file  Other Information _No response_",
    "error_message": "",
    "root_cause": "",
    "combined_text": "FSDB error Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.8.1 Hash: 004297b  OS Setup Result of uname -a Linux edabox 4.18.0-372.9.1.el8.x86_64 1 SMP Fri Apr 15 22:12:19 EDT 2022 x86_64 x86_64 x86_64 GNULinux  Result of lsb_release -a  LSB Version: :core-4.1-amd64:core-4.1-noarch:cx",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "LOW",
    "bug_type": "TIMING",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1265"
  },
  {
    "bug_id": "OpenTitan-3299",
    "source": "unknown",
    "title": "AES DPI - VCS fixes",
    "description": "OS: CentOS 7 Tool: VCS AES - latest code uses DPI and I had to add the following to VCS compile to get it running: -CFLAGS -stdc99 -I......model -Iusrincludeopenssl11 -lssl -lcrypto  -LDFLAGS -lssl -lcrypto   I guess LDFLAGS is enough for -lssl -lcrypto (and not CFLAGS, though didnt try) Is this known issue Thanks Srini",
    "error_message": "",
    "root_cause": "",
    "combined_text": "AES DPI - VCS fixes OS: CentOS 7 Tool: VCS AES - latest code uses DPI and I had to add the following to VCS compile to get it running: -CFLAGS -stdc99 -I......model -Iusrincludeopenssl11 -lssl -lcrypto  -LDFLAGS -lssl -lcrypto   I guess LDFLAGS is enough for -lssl -lcrypto (and not CFLAGS, though didnt try) Is this known issue Thanks Srini",
    "module": "dv",
    "test_name": "unknown",
    "severity": "MEDIUM",
    "bug_type": "TESTBENCH",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/3299"
  },
  {
    "bug_id": "OT-10257",
    "source": "opentitan",
    "title": "dvcip Fix and document mubi randomization",
    "description": "The weights of true, false, and others should treat others as a group and be uniform. The current scheme is flawed since it under-samples true and false.",
    "error_message": "",
    "root_cause": "dv environment or config mismatch",
    "combined_text": "dvcip Fix and document mubi randomization The weights of true, false, and others should treat others as a group and be uniform. The current scheme is flawed since it under-samples true and false.",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "HIGH",
    "bug_type": "OTHER",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/10257"
  },
  {
    "bug_id": "Chipyard-1280",
    "source": "unknown",
    "title": "GDB in toolchain is broken",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.5.0 Hash: a6a6a6  OS Setup Ex: Output of uname -a  lsb_release -a  printenv  conda list Linux a5 4.15.0-171-generic 180-Ubuntu SMP Wed Mar 2 17:25:05 UTC 2022 x86_64 GNULinux LSB Version: core-9.20170808ubuntu1-noarch:security-9.20170808ubuntu1-noarch Distributor ID: Ubuntu Description: Ubuntu 18.04.6 LTS Release: 18.04 Codename: bionic CONDA_SHLVL1 LD_LIBRARY_PATHscratchkevinandreposchipyard.conda-envriscv-toolslib LS_COLORS:di00;34:ex00;42:ex00;32:di00;34:ex00;32:di00;34:ex00;32:ln4;94;100 CONDA_EXEhomeeecskevinandminiforge3binconda CONDA_BACKUP_PATHscratchkevinandreposchipyard.conda-envriscv-toolsbin:scratchkevinandreposchipyard.conda-envbin:homeeecskevinandminiforge3condabin:usrlocalsbin:usrlocalbin:usrsbin:usrbin:sbin:bin:usrgames:usrlocalgames:snapbin:usrlocalbin:usrlocalbin SSH_CONNECTION128.32.35.96 61412 169.229.49.45 22 LANGen_US.UTF-8 JAVA_LD_LIBRARY_PATHscratchkevinandreposchipyard.conda-envlibjvmlibserver IGNOREEOF2 OLDPWDscratchkevinandreposchipyard.conda-envbin GSETTINGS_SCHEMA_DIR_CONDA_BACKUP CONDA_PREFIXscratchkevinandreposchipyard.conda-env JAVA_HOMEscratchkevinandreposchipyard.conda-envlibjvm RISCVscratchkevinandreposchipyard.conda-envriscv-tools S_COLORSauto _CE_M XDG_SESSION_ID356628 USERkevinand PWDscratchkevinandreposchipyard.conda-env HOMEhomeeecskevinand CONDA_PYTHON_EXEhomeeecskevinandminiforge3binpython CHIPY_ENVscratchkevinandreposchipyard.conda-env SSH_CLIENT67.170.238.236 50629 22 TMUXtmptmux-19913default,124959,2 XDG_DATA_DIRSusrlocalshare:usrshare:varlibsnapddesktop _CE_CONDA GSETTINGS_SCHEMA_DIRscratchkevinandreposchipyard.conda-envshareglib-2.0schemas CONDA_PROMPT_MODIFIER(scratchkevinandreposchipyard.conda-env) SSH_TTYdevpts44 MAILvarmailkevinand TERMscreen SHELLbinbash TMUX_PANE14 SHLVL2 SHOMEscratchkevinand LOGNAMEkevinand DBUS_SESSION_BUS_ADDRESSunix:pathrunuser19913bus JAVA_HOME_CONDA_BACKUP XDG_RUNTIME_DIRrunuser19913 PATHscratchkevinandreposchipyard.conda-envriscv-toolsbin:scratchkevinandreposchipyard.conda-envriscv-toolsbin:scratchkevinandreposchipyard.conda-envbin:homeeecskevinandminiforge3condabin:usrlocalsbin:usrlocalbin:usrsbin:usrbin:sbin:bin:usrgames:usrlocalgames:snapbin:usrlocalbin:usrlocalbin CONDA_DEFAULT_ENVscratchkevinandreposchipyard.conda-env MARSHAL_BOARD_DIRscratchkevinandreposFireMarshalboardschipyard JAVA_LD_LIBRARY_PATH_BACKUP _scratchkevinandreposchipyard.conda-envbinprintenv  packages in environment at scratchkevinandreposchipyard.conda-env:   Name Version Build Channel _libgcc_mutex 0.1 conda_forge conda-forge _openmp_mutex 4.5 2_gnu conda-forge _sysroot_linux-64_curr_repodata_hack 3 h5bd9786_13 conda-forge alabaster 0.7.12 py_0 conda-forge alsa-lib 1.2.7.2 h166bdaf_0 conda-forge appdirs 1.4.4 pyh9f0ad1d_0 conda-forge argcomplete 1.12.3 pyhd8ed1ab_2 conda-forge asn1crypto 1.5.1 pyhd8ed1ab_0 conda-forge asttokens 2.0.8 pypi_0 pypi atk-1.0 2.36.0 h3371d22_4 conda-forge attrs 22.1.0 pyh71513ae_1 conda-forge autoconf 2.69 pl5321hd708f79_11 conda-forge aws-sam-translator 1.52.0 pyhd8ed1ab_0 conda-forge aws-xray-sdk 2.10.0 pyhd8ed1ab_0 conda-forge awscli 1.22.21 py39hf3d152e_0 conda-forge babel 2.10.3 pyhd8ed1ab_0 conda-forge bash 5.1.16 hd863ed2_0 conda-forge bash-completion 2.11 0 conda-forge bc 1.07.1 h7f98852_0 conda-forge bcrypt 4.0.0 pypi_0 pypi binutils 2.36.1 hdd6e379_2 conda-forge binutils_impl_linux-64 2.36.1 h193b22a_2 conda-forge bison 3.8 h9c3ff4c_0 conda-forge boto3 1.20.21 pyhd8ed1ab_0 conda-forge boto3-stubs 1.21.6 pyhd8ed1ab_0 conda-forge botocore 1.23.21 pyhd8ed1ab_0 conda-forge botocore-stubs 1.24.6 pypi_0 pypi brotlipy 0.7.0 py39hb9d737c_1004 conda-forge bzip2 1.0.8 h7f98852_4 conda-forge c-ares 1.18.1 h7f98852_0 conda-forge ca-certificates 2022.9.24 ha878542_0 conda-forge cachecontrol 0.12.11 pyhd8ed1ab_0 conda-forge cachy 0.3.0 pyhd8ed1ab_1 conda-forge cairo 1.16.0 ha61ee94_1014 conda-forge certifi 2022.9.24 pyhd8ed1ab_0 conda-forge cffi 1.15.1 py39he91dace_0 conda-forge cfn-lint 0.66.1 pyhd8ed1ab_0 conda-forge charset-normalizer 2.1.1 pyhd8ed1ab_0 conda-forge clang-format 15.0.1 default_h2e3cab8_0 conda-forge clang-format-14 14.0.6 default_h2e3cab8_0 conda-forge clang-format-15 15.0.1 default_h2e3cab8_0 conda-forge clang-tools 15.0.1 default_h2e3cab8_0 conda-forge cleo 0.8.1 pyhd8ed1ab_2 conda-forge click 8.1.3 py39hf3d152e_0 conda-forge click-default-group 1.2.2 pyhd8ed1ab_1 conda-forge clikit 0.6.2 pyh9f0ad1d_0 conda-forge cloudpickle 2.2.0 pyhd8ed1ab_0 conda-forge cmake 3.24.2 h5432695_0 conda-forge colorama 0.4.3 py_0 conda-forge conda 22.9.0 py39hf3d152e_1 conda-forge conda-gcc-specs 12.1.0 h559a835_16 conda-forge conda-lock 1.1.1 pyhd8ed1ab_0 conda-forge conda-package-handling 1.9.0 py39hb9d737c_0 conda-forge conda-standalone 4.12.0 ha770c72_0 conda-forge conda-tree 1.0.5 pyhd8ed1ab_0 conda-forge constructor 3.3.1 py39hf3d152e_0 conda-forge coreutils 9.1 h166bdaf_0 conda-forge crashtest 0.3.1 pyhd8ed1ab_0 conda-forge cryptography 38.0.1 py39hd97740a_0 conda-forge ctags 5.8 h14c3975_1000 conda-forge curl 7.85.0 h7bff187_0 conda-forge cycler 0.11.0 pyhd8ed1ab_0 conda-forge dbus 1.13.6 h5008d03_3 conda-forge diffutils 3.8 h1869db9_1 conda-forge distlib 0.3.5 pyhd8ed1ab_0 conda-forge docker-py 5.0.3 py39hf3d152e_2 conda-forge docker-pycreds 0.4.0 py_0 conda-forge docutils 0.15.2 py39hf3d152e_5 conda-forge doit 0.35.0 py39hf3d152e_0 conda-forge dromajo 1.0.0 0_h1234567_g6a6e34e ucb-bar dtc 1.6.1 h166bdaf_1 conda-forge e2fsprogs 1.46.2 h166bdaf_0 conda-forge e2fsprogs-libs 1.46.2 h166bdaf_0 conda-forge ecdsa 0.18.0 pyhd8ed1ab_1 conda-forge elfutils 0.187 h989201e_0 conda-forge ensureconda 1.4.3 pyhd8ed1ab_0 conda-forge expat 2.4.9 h27087fc_0 conda-forge expect 5.45.4 h555a92e_0 conda-forge fab-classic 1.19.1 pypi_0 pypi file 5.39 h753d276_1 conda-forge filelock 3.8.0 pyhd8ed1ab_0 conda-forge findutils 4.6.0 h7f98852_1001 conda-forge flask 2.2.2 pyhd8ed1ab_0 conda-forge flask_cors 3.0.10 pyhd3deb0d_0 conda-forge flex 2.6.4 h58526e2_1004 conda-forge font-ttf-dejavu-sans-mono 2.37 hab24e00_0 conda-forge font-ttf-inconsolata 3.000 h77eed37_0 conda-forge font-ttf-source-code-pro 2.038 h77eed37_0 conda-forge font-ttf-ubuntu 0.83 hab24e00_0 conda-forge fontconfig 2.14.0 hc2a2eb6_1 conda-forge fonts-conda-ecosystem 1 0 conda-forge fonts-conda-forge 1 0 conda-forge freetype 2.12.1 hca18f0e_0 conda-forge fribidi 1.0.10 h36c2ea0_0 conda-forge fzf 0.35.1 ha8f183a_0 conda-forge gcc 12.1.0 h9ea6d83_10 conda-forge gcc_impl_linux-64 12.1.0 hea43390_16 conda-forge gdk-pixbuf 2.42.8 hff1cb4f_1 conda-forge gengetopt 2.23 h9c3ff4c_0 conda-forge gettext 0.19.8.1 h27087fc_1009 conda-forge giflib 5.2.1 h36c2ea0_2 conda-forge git 2.38.0 pl5321h5fbbf19_0 conda-forge gitdb 4.0.9 pyhd8ed1ab_0 conda-forge gitpython 3.1.28 pyhd8ed1ab_0 conda-forge gmp 6.2.1 h58526e2_0 conda-forge gmpy2 2.1.2 py39h78fa15d_0 conda-forge gnutls 3.7.8 hf3e180e_0 conda-forge graphite2 1.3.13 h58526e2_1001 conda-forge graphql-core 3.2.3 pyhd8ed1ab_0 conda-forge graphviz 6.0.1 h5abf519_0 conda-forge gtk2 2.24.33 h90689f9_2 conda-forge gts 0.7.6 h64030ff_2 conda-forge gxx 12.1.0 h9ea6d83_10 conda-forge gxx_impl_linux-64 12.1.0 hea43390_16 conda-forge gzip 1.12 h166bdaf_0 conda-forge harfbuzz 5.2.0 hf9f4e7c_0 conda-forge html5lib 1.1 pyh9f0ad1d_0 conda-forge humanfriendly 10.0 py39hf3d152e_2 conda-forge icontract 2.6.2 pypi_0 pypi icu 70.1 h27087fc_0 conda-forge idna 3.4 pyhd8ed1ab_0 conda-forge imagesize 1.4.1 pyhd8ed1ab_0 conda-forge importlib-metadata 4.11.4 py39hf3d152e_0 conda-forge importlib_metadata 4.11.4 hd8ed1ab_0 conda-forge importlib_resources 3.3.1 pyhd8ed1ab_1 conda-forge iniconfig 1.1.1 pyh9f0ad1d_0 conda-forge itsdangerous 2.1.2 pyhd8ed1ab_0 conda-forge jaraco.classes 3.2.2 pyhd8ed1ab_0 conda-forge jeepney 0.8.0 pyhd8ed1ab_0 conda-forge jinja2 3.1.2 pyhd8ed1ab_1 conda-forge jmespath 0.10.0 pyh9f0ad1d_0 conda-forge jpeg 9e h166bdaf_2 conda-forge jschema-to-python 1.2.3 pyhd8ed1ab_0 conda-forge jsondiff 2.0.0 pyhd8ed1ab_0 conda-forge jsonpatch 1.32 pyhd8ed1ab_0 conda-forge jsonpickle 2.2.0 pyhd8ed1ab_0 conda-forge jsonpointer 2.0 py_0 conda-forge jsonschema 3.2.0 pyhd8ed1ab_3 conda-forge junit-xml 1.9 pyh9f0ad1d_0 conda-forge kernel-headers_linux-64 3.10.0 h4a8ded7_13 conda-forge keyring 23.9.3 py39hf3d152e_0 conda-forge keyutils 1.6.1 h166bdaf_0 conda-forge kiwisolver 1.3.1 py39h1a9c180_1 conda-forge krb5 1.19.3 h3790be6_0 conda-forge lcms2 2.12 hddcbb42_0 conda-forge ld_impl_linux-64 2.36.1 hea4e1c9_2 conda-forge lerc 4.0.0 h27087fc_0 conda-forge libarchive 3.5.2 hb890918_3 conda-forge libblas 3.9.0 16_linux64_openblas conda-forge libcblas 3.9.0 16_linux64_openblas conda-forge libclang 15.0.1 default_h2e3cab8_0 conda-forge libclang-cpp14 14.0.6 default_h2e3cab8_0 conda-forge libclang-cpp15 15.0.1 default_h2e3cab8_0 conda-forge libclang13 15.0.1 default_h3a83d3e_0 conda-forge libcups 2.3.3 h3e49a29_2 conda-forge libcurl 7.85.0 h7bff187_0 conda-forge libdeflate 1.14 h166bdaf_0 conda-forge libdwarf 0.0.0.20190110_28_ga81397fc4 h753d276_0 ucb-bar libdwarf-dev 0.0.0.20190110_28_ga81397fc4 h753d276_0 ucb-bar libedit 3.1.20191231 he28a2e2_2 conda-forge libev 4.33 h516909a_1 conda-forge libfdt 1.6.1 h166bdaf_1 conda-forge libffi 3.4.2 h7f98852_5 conda-forge libgcc-devel_linux-64 12.1.0 h1ec3361_16 conda-forge libgcc-ng 12.1.0 h8d9b700_16 conda-forge libgd 2.3.3 h18fbbfe_3 conda-forge libgfortran-ng 12.1.0 h69a702a_16 conda-forge libgfortran5 12.1.0 hdcd56e2_16 conda-forge libglib 2.74.0 h7a41b64_0 conda-forge libgomp 12.1.0 h8d9b700_16 conda-forge libiconv 1.17 h166bdaf_0 conda-forge libidn2 2.3.3 h166bdaf_0 conda-forge liblapack 3.9.0 16_linux64_openblas conda-forge libllvm14 14.0.6 he0ac6c6_0 conda-forge libllvm15 15.0.2 h503ea73_0 conda-forge libmagic 5.39 h753d276_1 conda-forge libmicrohttpd 0.9.75 h2603550_1 conda-forge libnghttp2 1.47.0 hdcd2b5c_1 conda-forge libnsl 2.0.0 h7f98852_0 conda-forge libopenblas 0.3.21 pthreads_h78a6416_3 conda-forge libpng 1.6.38 h753d276_0 conda-forge libprotobuf 3.21.7 h6239696_0 conda-forge librsvg 2.54.4 h7abd40a_0 conda-forge libsanitizer 12.1.0 ha89aaad_16 conda-forge libsqlite 3.39.4 h753d276_0 conda-forge libssh2 1.10.0 haa6b8db_3 conda-forge libstdcxx-devel_linux-64 12.1.0 h1ec3361_16 conda-forge libstdcxx-ng 12.1.0 ha89aaad_16 conda-forge libtasn1 4.19.0 h166bdaf_0 conda-forge libtiff 4.4.0 h55922b4_4 conda-forge libtool 2.4.6 h9c3ff4c_1008 conda-forge libunistring 0.9.10 h7f98852_0 conda-forge libusb1 2.0.1 pyhd8ed1ab_0 conda-forge libuuid 2.32.1 h7f98852_1000 conda-forge libuv 1.44.2 h166bdaf_0 conda-forge libwebp 1.2.4 h522a892_0 conda-forge libwebp-base 1.2.4 h166bdaf_0 conda-forge libxcb 1.13 h7f98852_1004 conda-forge libxml2 2.9.14 h22db469_4 conda-forge libzlib 1.2.12 h166bdaf_4 conda-forge livereload 2.6.3 pyh9f0ad1d_0 conda-forge lockfile 0.12.2 py_1 conda-forge lz4-c 1.9.3 h9c3ff4c_1 conda-forge lzo 2.10 h516909a_1000 conda-forge lzop 1.04 h3753786_2 conda-forge m4 1.4.18 h516909a_1001 conda-forge make 4.3 hd18ef5c_1 conda-forge markupsafe 2.1.1 py39hb9d737c_1 conda-forge matplotlib-base 3.3.4 py39h2fa2bec_0 conda-forge mock 4.0.3 pypi_0 pypi more-itertools 8.14.0 pyhd8ed1ab_0 conda-forge mosh 1.3.2 pl5321h4981305_1013 conda-forge moto 3.1.0 pyhd8ed1ab_0 conda-forge mpc 1.2.1 h9f54685_0 conda-forge mpfr 4.1.0 h9202a9a_1 conda-forge msgpack-python 1.0.4 py39hf939315_0 conda-forge mypy 0.931 py39h3811e60_2 conda-forge mypy-boto3-ec2 1.21.9 pypi_0 pypi mypy-boto3-s3 1.21.0 pyhd8ed1ab_0 conda-forge mypy_extensions 0.4.3 py39hf3d152e_5 conda-forge ncurses 6.3 h27087fc_1 conda-forge nettle 3.8.1 hc379101_1 conda-forge networkx 2.8.7 pyhd8ed1ab_0 conda-forge numpy 1.19.5 py39hd249d9e_3 conda-forge openjdk 17.0.3 h85293d2_2 conda-forge openjpeg 2.5.0 h7d73246_1 conda-forge openssl 1.1.1s h166bdaf_0 conda-forge p11-kit 0.24.1 hc5aa10d_0 conda-forge packaging 20.9 pyh44b312d_0 conda-forge pandas 1.1.5 py39hde0f152_0 conda-forge pango 1.50.11 h382ae3d_0 conda-forge paramiko-ng 2.8.10 pypi_0 pypi pastel 0.2.1 pyhd8ed1ab_0 conda-forge patch 2.7.6 h7f98852_1002 conda-forge pbr 5.10.0 pyhd8ed1ab_0 conda-forge pcre 8.45 h9c3ff4c_0 conda-forge pcre2 10.37 hc3806b6_1 conda-forge perl 5.32.1 2_h7f98852_perl5 conda-forge pexpect 4.8.0 pyh9f0ad1d_2 conda-forge pillow 9.2.0 py39hd5dbb17_2 conda-forge pip 22.2.2 pyhd8ed1ab_0 conda-forge pixman 0.40.0 h36c2ea0_0 conda-forge pkginfo 1.8.3 pyhd8ed1ab_0 conda-forge platformdirs 2.5.2 pyhd8ed1ab_1 conda-forge pluggy 1.0.0 py39hf3d152e_3 conda-forge poetry 1.1.15 py39hf3d152e_0 conda-forge poetry-core 1.0.8 py39hf3d152e_1 conda-forge popt 1.16 h0b475e3_2002 conda-forge psutil 5.9.2 py39hb9d737c_0 conda-forge pthread-stubs 0.4 h36c2ea0_1001 conda-forge ptyprocess 0.7.0 pyhd3deb0d_0 conda-forge py 1.11.0 pyh6c4a22f_0 conda-forge pyasn1 0.4.8 py_0 conda-forge pycosat 0.6.3 py39hb9d737c_1010 conda-forge pycparser 2.21 pyhd8ed1ab_0 conda-forge pydantic 1.10.2 py39hb9d737c_0 conda-forge pygments 2.13.0 pyhd8ed1ab_0 conda-forge pyinotify 0.9.6 py39hf3d152e_1005 conda-forge pylddwrap 1.2.1 pypi_0 pypi pylev 1.4.0 pyhd8ed1ab_0 conda-forge pyopenssl 22.0.0 pyhd8ed1ab_1 conda-forge pyparsing 3.0.6 pyhd8ed1ab_0 conda-forge pyrsistent 0.18.1 py39hb9d737c_1 conda-forge pysocks 1.7.1 pyha2e5f31_6 conda-forge pytest 6.2.5 py39hf3d152e_3 conda-forge pytest-dependency 0.5.1 pyh9f0ad1d_0 conda-forge pytest-mock 3.7.0 pyhd8ed1ab_1 conda-forge python 3.9.13 h9a8a25e_0_cpython conda-forge python-dateutil 2.8.2 pyhd8ed1ab_0 conda-forge python-graphviz 0.19 pyhaef67bd_0 conda-forge python-jose 3.3.0 pyh6c4a22f_1 conda-forge python_abi 3.9 2_cp39 conda-forge pytz 2022.4 pyhd8ed1ab_0 conda-forge pyyaml 5.4.1 py39hb9d737c_3 conda-forge qemu 5.0.0 hb15d774_0 ucb-bar readline 8.1.2 h0f457ee_0 conda-forge requests 2.28.1 pyhd8ed1ab_1 conda-forge requests-toolbelt 0.9.1 py_0 conda-forge responses 0.21.0 pyhd8ed1ab_0 conda-forge rhash 1.4.3 h166bdaf_0 conda-forge riscv-tools 1.0.1 0_h1234567_gdcdbcaf ucb-bar rsa 4.7.2 pyh44b312d_0 conda-forge rsync 3.2.6 h220164a_0 conda-forge ruamel.yaml 0.17.21 py39hb9d737c_1 conda-forge ruamel.yaml.clib 0.2.6 py39hb9d737c_1 conda-forge ruamel_yaml 0.15.80 py39hb9d737c_1007 conda-forge s3transfer 0.5.2 pyhd8ed1ab_0 conda-forge sarif-om 1.0.4 pyhd8ed1ab_0 conda-forge sbt 1.7.2 hd8ed1ab_0 conda-forge screen 4.8.0 he28a2e2_0 conda-forge secretstorage 3.3.3 py39hf3d152e_0 conda-forge sed 4.8 he412f7d_0 conda-forge setuptools 59.8.0 py39hf3d152e_1 conda-forge shellingham 1.5.0 pyhd8ed1ab_0 conda-forge six 1.16.0 pyh6c4a22f_0 conda-forge smmap 3.0.5 pyh44b312d_0 conda-forge snowballstemmer 2.2.0 pyhd8ed1ab_0 conda-forge sphinx 5.1.1 pyhd8ed1ab_1 conda-forge sphinx-autobuild 2021.3.14 pyhd8ed1ab_0 conda-forge sphinx_rtd_theme 1.0.0 pyhd8ed1ab_0 conda-forge sphinxcontrib-applehelp 1.0.2 py_0 conda-forge sphinxcontrib-devhelp 1.0.2 py_0 conda-forge sphinxcontrib-htmlhelp 2.0.0 pyhd8ed1ab_0 conda-forge sphinxcontrib-jsmath 1.0.1 py_0 conda-forge sphinxcontrib-qthelp 1.0.3 py_0 conda-forge sphinxcontrib-serializinghtml 1.1.5 pyhd8ed1ab_2 conda-forge sqlite 3.39.4 h4ff8645_0 conda-forge sshpubkeys 3.3.1 pyhd8ed1ab_0 conda-forge sure 2.0.0 pypi_0 pypi sysroot_linux-64 2.17 h4a8ded7_13 conda-forge tar 1.34 ha1f6473_0 conda-forge tk 8.6.12 h27826a3_0 conda-forge toml 0.10.2 pyhd8ed1ab_0 conda-forge tomli 2.0.1 pyhd8ed1ab_0 conda-forge tomlkit 0.11.5 pyha770c72_0 conda-forge toolz 0.12.0 pyhd8ed1ab_0 conda-forge tornado 6.2 py39hb9d737c_0 conda-forge tqdm 4.64.1 pyhd8ed1ab_0 conda-forge types-pyyaml 6.0.4 pyhd8ed1ab_0 conda-forge typing 3.10.0.0 pyhd8ed1ab_0 conda-forge typing-extensions 4.4.0 hd8ed1ab_0 conda-forge typing_extensions 4.4.0 pyha770c72_0 conda-forge tzdata 2022d h191b570_0 conda-forge unzip 6.0 h7f98852_3 conda-forge urllib3 1.26.11 pyhd8ed1ab_0 conda-forge util-linux 2.36 py39h28948ff_1 conda-forge verilator 4.226 he0ac6c6_1 conda-forge vim 9.0.0335 py39pl5321h20e6244_0 conda-forge virtualenv 20.16.5 py39hf3d152e_0 conda-forge webencodings 0.5.1 py_1 conda-forge websocket-client 1.4.1 pyhd8ed1ab_0 conda-forge werkzeug 2.2.2 pyhd8ed1ab_0 conda-forge wget 1.20.3 ha56f1ee_1 conda-forge wheel 0.37.1 pyhd8ed1ab_0 conda-forge which 2.21 h516909a_0 conda-forge wrapt 1.14.1 py39hb9d737c_0 conda-forge xmltodict 0.13.0 pyhd8ed1ab_0 conda-forge xorg-fixesproto 5.0 h7f98852_1002 conda-forge xorg-inputproto 2.3.2 h7f98852_1002 conda-forge xorg-kbproto 1.0.7 h7f98852_1002 conda-forge xorg-libice 1.0.10 h7f98852_0 conda-forge xorg-libsm 1.2.3 hd9c2040_1000 conda-forge xorg-libx11 1.7.2 h7f98852_0 conda-forge xorg-libxau 1.0.9 h7f98852_0 conda-forge xorg-libxdmcp 1.1.3 h7f98852_0 conda-forge xorg-libxext 1.3.4 h7f98852_1 conda-forge xorg-libxfixes 5.0.3 h7f98852_1004 conda-forge xorg-libxi 1.7.10 h7f98852_0 conda-forge xorg-libxrender 0.9.10 h7f98852_1003 conda-forge xorg-libxtst 1.2.3 h7f98852_1002 conda-forge xorg-recordproto 1.14.2 h7f98852_1002 conda-forge xorg-renderproto 0.11.1 h7f98852_1002 conda-forge xorg-xextproto 7.3.0 h7f98852_1002 conda-forge xorg-xproto 7.0.31 h7f98852_1007 conda-forge xxhash 0.8.0 h7f98852_3 conda-forge xz 5.2.6 h166bdaf_0 conda-forge yaml 0.2.5 h7f98852_2 conda-forge zipp 3.8.1 pyhd8ed1ab_0 conda-forge zlib 1.2.12 h166bdaf_4 conda-forge zstd 1.5.2 h6239696_4 conda-forge  Other Setup Ex: Prior steps taken  Documentation Followed  etc...  Current Behavior Both riscv64-unknown-linux-gnu-gdb and riscv64-unknown-elf-gdb seg fault (early enough to not print out help). Attempted to run riscv64-unknown-linux-gnu-gdb in host gdb (image attached). Uploading Screen Shot 2022-12-01 at 5.01.10 PM.png()  Expected Behavior Either gdb should run  Other Information _No response_",
    "error_message": "",
    "root_cause": "",
    "combined_text": "GDB in toolchain is broken Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.5.0 Hash: a6a6a6  OS Setup Ex: Output of uname -a  lsb_release -a  printenv  conda list Linux a5 4.15.0-171-generic 180-Ubuntu SMP Wed Mar 2 17:25:05 UTC 2022 x86_64 GNULinux LSB Version: core-9.20170808ubuntu1-noarch:securit",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "CRITICAL",
    "bug_type": "MEMORY",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1280"
  },
  {
    "bug_id": "Chipyard-1626",
    "source": "unknown",
    "title": "SKY130 1rw SRAM cache does not support corner: tt_025C_1v80",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.5.0 Hash: a6a6a6  OS Setup This is impacting your GitHub Actions, so it should be reproducible there.  Other Setup Ex: Prior steps taken  Documentation Followed  etc...  Current Behavior When running the VLSI flow with Sky130OpenRoad with the make buildfile command, it outputs this message: SKY130 1rw SRAM cache does not support corner: tt_025C_1v80 which prevents synthesis from running afterward.  Expected Behavior It should finish running synthesis  Other Information The issue is likely that the SRAM22 macros were updated last week, so the GitHub Action (and documentation for that flow) should checkout 54f4895e312993a03a8e98ed620be02ddcc8c4c6 from sram22_sky130_macros. That is https:github.comucb-barchipyardblobmain.githubworkflowschipyard-full-flow.ymlL128 should also do a git checkout 54f4895e312993a03a8e98ed620be02ddcc8c4c6 Longer term, it may be better for rahulk to tag v1 there so it can be checked out without the commit hash. Thanks",
    "error_message": "",
    "root_cause": "",
    "combined_text": "SKY130 1rw SRAM cache does not support corner: tt_025C_1v80 Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.5.0 Hash: a6a6a6  OS Setup This is impacting your GitHub Actions, so it should be reproducible there.  Other Setup Ex: Prior steps taken  Documentation Followed  etc...  Current Behavior When running the VLSI flow with Sky130",
    "module": "cache",
    "test_name": "unknown",
    "severity": "LOW",
    "bug_type": "MEMORY",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1626"
  },
  {
    "bug_id": "SYNTH-9773",
    "source": "synthetic",
    "title": "PCIe TLP credit exhaustion in pcie_controller",
    "description": "",
    "error_message": "Credit counter underflow detected",
    "root_cause": "Missing bounds check on credit decrement",
    "combined_text": "PCIe TLP credit exhaustion in pcie_controller Credit counter underflow detected",
    "module": "pcie_controller",
    "test_name": "test_pcie_controller_protocol",
    "severity": "MEDIUM",
    "bug_type": "PROTOCOL",
    "failure_cycle": 66249,
    "original_url": ""
  },
  {
    "bug_id": "OpenTitan-6060",
    "source": "unknown",
    "title": "dvsim Dubious csr_rw test dispatch for chip-level testing",
    "description": "If you run  utildvsimdvsim.py hwtop_earlgreydvtop_earlgrey_sim_cfgs.hjson --select-cfgs chip -i chip_csr_rw --reseed 20  with commit 1def47b then youll run 20 tests (good). But they get reported like this:   Milestone  Name  Tests  Passing  Total  Pass Rate  :-----------::-----------------------::------------:---------::-------::-----------:  V2  tl_d_outstanding_access  chip_csr_rw  12  20  60.00    V2  tl_d_partial_access  chip_csr_rw  12  20  60.00    V2   TOTAL  24  40  60.00      TOTAL  24  40  60.00    Should this command have actually run 40 tests (where two different named tests each use the same sequence) Or is there something wrong with how were reporting things sriyerg: You can probably understand this the quickest: I suspect somethings come a bit unstuck in dvsim.",
    "error_message": "",
    "root_cause": "",
    "combined_text": "dvsim Dubious csr_rw test dispatch for chip-level testing If you run  utildvsimdvsim.py hwtop_earlgreydvtop_earlgrey_sim_cfgs.hjson --select-cfgs chip -i chip_csr_rw --reseed 20  with commit 1def47b then youll run 20 tests (good). But they get reported like this:   Milestone  Name  Tests  Passing  Total  Pass Rate  :-----------::-----------------------::------------:---------::-------::-----------:  V2  tl_d_outstanding_access  chip_csr_rw  12  20  60.00    V2  tl_d_partial_access  chip_csr_rw  12  20  60.00    V2   TOTAL  24  40  60.00      TOTAL  24 ",
    "module": "dv",
    "test_name": "unknown",
    "severity": "MEDIUM",
    "bug_type": "TESTBENCH",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/6060"
  },
  {
    "bug_id": "OT-14918",
    "source": "opentitan",
    "title": "chip dv Do not use cfg.clk_rst_vif.wait_clks() to wait for clock cycles",
    "description": "We need to replace the cfg.clk_rst_if.wait_clks() invocations in our test sequences with the appropriate clk  rst monitor in chip_if  for example, cfg.chip_vif.sys_clk_rst_if.wait_clks(). The reason for this is explained in this commit: https:github.comlowRISCopentitanpull14917commitsbb2bb8abf3cefcb5bb0b25680b6c74051809e5cb Previously, the wait_clks on this would wait on the external clock source, which was unsed in most tests, so it was incorrect all along. As of the commit above, the clock port of this interface is unconnected. The clock remains active to prevent breakages.",
    "error_message": "",
    "root_cause": "scoreboard or monitor mismatch",
    "combined_text": "chip dv Do not use cfg.clk_rst_vif.wait_clks() to wait for clock cycles We need to replace the cfg.clk_rst_if.wait_clks() invocations in our test sequences with the appropriate clk  rst monitor in chip_if  for example, cfg.chip_vif.sys_clk_rst_if.wait_clks(). The reason for this is explained in this commit: https:github.comlowRISCopentitanpull14917commitsbb2bb8abf3cefcb5bb0b25680b6c74051809e5cb Previously, the wait_clks on this would wait on the external clock source, which was unsed in most tests, so it was incorrect all along. As of the commit above, the clock por",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "MEDIUM",
    "bug_type": "TIMING",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/14918"
  },
  {
    "bug_id": "Chipyard-2243",
    "source": "unknown",
    "title": "Mismatch in CoSpike co-simulation about WLRL CSR registers",
    "description": "Background Work - x Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - x Yes, I searched prior issues(https:github.comucb-barchipyardissues) - x Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash 1.13.0-47-gdd2ce08f  OS Setup Everything ok following instructions. Linux 4c69a5ab553b 4.15.0-163-generic 171-Ubuntu SMP Fri Nov 5 11:55:11 UTC 2021 x86_64 GNULinux Distributor ID: Ubuntu Description: Ubuntu 22.04.3 LTS Release: 22.04 Codename: jammy  Other Setup 1. build cosim with make verilator TARGET_CONFIGFireSimLargeBoomCospikeConfig 2. run VFireSim with the same args as in make run-verilator  Current Behavior When running cosim, many false positive mismatches deteced around mcausemtval... CSRs.  Expected Behavior The false positive mismatches may be avoided by syncing the behaviors of BOOM to spike  Other Information A minimal PoC testcase: asm csrwi mcause,0 li t0,0xfffffffffffffff6 csrw mcause,t0 csrr t6,mcause  and the cospike yields:  Cosim: 346 commit: 80000000 core 0: 3 0x0000000080000000 (0x34205073) c834_mcause 0x0000000000000000 Cosim: 358 commit: 80000004 core 0: 3 0x0000000080000004 (0x52d9) x5 0xfffffffffffffff6 Cosim: 364 commit: 80000006 core 0: 3 0x0000000080000006 (0x34229073) c834_mcause 0xfffffffffffffff6 Cosim: 376 commit: 8000000a core 0: 3 0x000000008000000a (0x34202ff3) x31 0xfffffffffffffff6 Cosim: CSR read 342 Cosim: 178 wdata mismatch reg 31 fffffffffffffff6  8000000000000006 Simulation complete.  FAILED  (code  1) after 3458 cycles  Look further into the mismatch, its because CSRs like xcausextval... are WLRL in RISC-V spec. As hardware, BOOM only implements lower and higher bits of them, leaving middle bits hard-zero. So when written 0xfffffff6, its only guaranteed to hold supported exception codes i.e. holds 0x1 for interrupt bit, 00..0, 0x6 for cause code.",
    "error_message": "Look further into the mismatch, its because CSRs like xcausextval... are WLRL in RISC-V spec. As hardware, BOOM only implements lower and higher bits of them, leaving middle bits hard-zero. So when written 0xfffffff6, its only guaranteed to hold supported exception codes i.e. holds 0x1 for interrupt bit, 00..0, 0x6 for cause code.",
    "root_cause": "",
    "combined_text": "Mismatch in CoSpike co-simulation about WLRL CSR registers Look further into the mismatch, its because CSRs like xcausextval... are WLRL in RISC-V spec. As hardware, BOOM only implements lower and higher bits of them, leaving middle bits hard-zero. So when written 0xfffffff6, its only guaranteed to hold supported exception codes i.e. holds 0x1 for interrupt bit, 00..0, 0x6 for cause code. Background Work - x Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - x Yes, I searched prior issues(https:github.comucb-barchipyardissues) - x Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash 1.13.0-47-gdd2ce08f  OS Setup Everything ok following instructions. Linux 4c69a5ab553b 4.15.0-163-generic 171-Ubuntu SMP Fri Nov 5 11:55:11 UTC 2021 x86_64 GNULinux Distributor ID: Ubuntu Description: Ubuntu 22.04.3 LTS Release: 22.04 C",
    "module": "spi",
    "test_name": "unknown",
    "severity": "LOW",
    "bug_type": "TIMING",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/2243"
  },
  {
    "bug_id": "RocketChip-505",
    "source": "unknown",
    "title": "Reporting A channel re-used a source ID while running bbl during simulation",
    "description": "I have added the UART scala code from the sifive repo to rocketchip. But the simulation triggers an assertion fail about re-using source ID. Here is the simulation output (I have commented out the scala code printing rocket execution logs) :  using random seed 1484156486 line 137: hartid  0 vvAssertion failed: A channel re-used a source ID (connected at Tile.scala:57:13) at Monitor.scala:418 assert(inflight(bundle.a.bits.source), A channel re-used a source ID  extra)  The line 137: hartid  0 is a debugging message I insert in the bbl. It is output by UART char by char(https:github.comsifivesifive-blocksblobmastersrcmainscaladevicesuartUART.scalaL79). The two letters v before the assertion message are parts of the RISCV logo. For reference, codes around line 57 in my Tile.scala are  55 val cachedOut  TLOutputNode() 56 val uncachedOut  TLOutputNode() 57 cachedOut : dcache.node 58 uncachedOut : tileXbar.node 59 val masterNodes  List(cachedOut, uncachedOut)  But after I try to disable the TLmonitor with  new WithoutTLMonitors in srcmainscalarocketchipConfigs.scala, simulation can print the full logo without crashing, even boot linux and print Hello world over linux I also run these binaries (bbl and linux) on an FPGA. They work well. As a result, will it be possible that the assertions in TLmonitor are a little bit of over-strict",
    "error_message": "I have added the UART scala code from the sifive repo to rocketchip. But the simulation triggers an assertion fail about re-using source ID. Here is the simulation output (I have commented out the scala code printing rocket execution logs) : vvAssertion failed: A channel re-used a source ID (connected at Tile.scala:57:13) The line 137: hartid  0 is a debugging message I insert in the bbl. It is output by UART char by char(https:github.comsifivesifive-blocksblobmastersrcmainscaladevicesuartUART.scalaL79). The two letters v before the assertion message are parts of the RISCV logo. For reference, codes around line 57 in my Tile.scala are",
    "root_cause": "",
    "combined_text": "Reporting A channel re-used a source ID while running bbl during simulation I have added the UART scala code from the sifive repo to rocketchip. But the simulation triggers an assertion fail about re-using source ID. Here is the simulation output (I have commented out the scala code printing rocket execution logs) : vvAssertion failed: A channel re-used a source ID (connected at Tile.scala:57:13) The line 137: hartid  0 is a debugging message I insert in the bbl. It is output by UART char by char(https:github.comsifivesifive-blocksblobmastersrcmainscaladevicesuartUART.scalaL79). The two letters v before the assertion message are parts of the RISCV logo. For reference, codes around line 57 in my Tile.scala are I have added the UART scala code from the sifive repo to rocketchip. But the simulation triggers an assertion fail about re-using source ID. Here is the simulation output (I have commented out the scala code printing rocket execution logs) :  using random seed 1484156486 line 137: hartid  0 vvAssertion failed: A channel re-used a source ID (connected at Tile.scala:57:13) at Monitor.scala:418 assert(inflight(bundle.a.bits.source), A channel re-used a source ID  extra)  The line 137: hartid  0 is ",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "CRITICAL",
    "bug_type": "MEMORY",
    "failure_cycle": 0,
    "original_url": "https://github.com/chipsalliance/rocket-chip/issues/505"
  },
  {
    "bug_id": "Chipyard-2059",
    "source": "unknown",
    "title": "Sky130  openroad documentation doesnt work",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Tag: 1.12.3 Hash: 6f0c448ec2e529faf507352a2427a3527e1ca186  OS Setup (homeroboticsworkchipyard.conda-env) roboticstmsbuild014:workchipyard uname -a Linux tmsbuild014 5.15.0-69-generic 76-Ubuntu SMP Fri Mar 17 17:19:29 UTC 2023 x86_64 GNULinux (homeroboticsworkchipyard.conda-env) roboticstmsbuild014:workchipyard conda list  packages in environment at homeroboticsworkchipyard.conda-env:   Name Version Build Channel _libgcc_mutex 0.1 conda_forge conda-forge _openmp_mutex 4.5 2_gnu conda-forge _sysroot_linux-64_curr_repodata_hack 3 h69a702a_16 conda-forge aiohappyeyeballs 2.3.4 pyhd8ed1ab_0 conda-forge aiohttp 3.10.1 py310h5b4e0ec_0 conda-forge aiosignal 1.3.1 pyhd8ed1ab_0 conda-forge alabaster 0.7.16 pyhd8ed1ab_0 conda-forge alsa-lib 1.2.12 h4ab18f5_0 conda-forge annotated-types 0.7.0 pyhd8ed1ab_0 conda-forge anyio 4.4.0 pyhd8ed1ab_0 conda-forge appdirs 1.4.4 pyh9f0ad1d_0 conda-forge archspec 0.2.3 pyhd8ed1ab_0 conda-forge argcomplete 3.5.0 pyhd8ed1ab_0 conda-forge asttokens 2.4.1 pypi_0 pypi async-timeout 4.0.3 pyhd8ed1ab_0 conda-forge atk-1.0 2.38.0 h04ea711_2 conda-forge attrs 24.2.0 pyh71513ae_0 conda-forge autoconf 2.71 pl5321h2b4cb7a_1 conda-forge aws-c-auth 0.7.22 h9137712_5 conda-forge aws-c-cal 0.6.15 h88a6e22_0 conda-forge aws-c-common 0.9.19 h4ab18f5_0 conda-forge aws-c-compression 0.2.18 h83b837d_6 conda-forge aws-c-event-stream 0.4.2 h0cbf018_13 conda-forge aws-c-http 0.8.2 h360477d_2 conda-forge aws-c-io 0.14.9 h2d549f9_2 conda-forge aws-c-mqtt 0.10.4 hf85b563_6 conda-forge aws-c-s3 0.5.10 h679ed35_3 conda-forge aws-c-sdkutils 0.1.16 h83b837d_2 conda-forge aws-checksums 0.1.18 h83b837d_6 conda-forge aws-xray-sdk 2.14.0 pyhd8ed1ab_0 conda-forge awscli 2.17.23 py310hff52083_0 conda-forge awscrt 0.20.10 py310hd11f4a6_6 conda-forge azure-core 1.30.2 pyhd8ed1ab_0 conda-forge azure-identity 1.17.1 pyhd8ed1ab_0 conda-forge babel 2.14.0 pyhd8ed1ab_0 conda-forge backports 1.0 pyhd8ed1ab_4 conda-forge backports.tarfile 1.0.0 pyhd8ed1ab_1 conda-forge bash 5.2.21 h7f99829_0 conda-forge bash-completion 2.11 ha770c72_1 conda-forge bc 1.07.1 h7f98852_0 conda-forge bcrypt 4.2.0 pypi_0 pypi binutils 2.40 h4852527_7 conda-forge binutils_impl_linux-64 2.40 ha1999f0_7 conda-forge bison 3.8.2 h59595ed_0 conda-forge blinker 1.8.2 pyhd8ed1ab_0 conda-forge boltons 24.0.0 pyhd8ed1ab_0 conda-forge boto3 1.34.154 pyhd8ed1ab_0 conda-forge boto3-stubs 1.34.155 pyhd8ed1ab_0 conda-forge botocore 1.34.154 pyge38_1234567_0 conda-forge botocore-stubs 1.34.155 pyhd8ed1ab_0 conda-forge brotli 1.1.0 hd590300_1 conda-forge brotli-bin 1.1.0 hd590300_1 conda-forge brotli-python 1.1.0 py310hc6cd4ac_1 conda-forge bzip2 1.0.8 h4bc722e_7 conda-forge c-ares 1.32.3 h4bc722e_0 conda-forge ca-certificates 2024.7.4 hbcca054_0 conda-forge cachecontrol 0.14.0 pyhd8ed1ab_1 conda-forge cachecontrol-with-filecache 0.14.0 pyhd8ed1ab_1 conda-forge cachy 0.3.0 pyhd8ed1ab_1 conda-forge cairo 1.18.0 h3faef2a_0 conda-forge certifi 2024.7.4 pyhd8ed1ab_0 conda-forge cffi 1.16.0 py310h2fee648_0 conda-forge charset-normalizer 3.3.2 pyhd8ed1ab_0 conda-forge clang-format 18.1.7 default_h9bb3924_0 conda-forge clang-format-18 18.1.7 default_h9bb3924_0 conda-forge clang-tools 18.1.7 default_h9bb3924_0 conda-forge click 8.1.7 unix_pyh707e725_0 conda-forge click-default-group 1.2.4 pyhd8ed1ab_0 conda-forge clikit 0.6.2 pyhd8ed1ab_2 conda-forge cloudpickle 3.0.0 pyhd8ed1ab_0 conda-forge cmake 3.26.3 h077f3f9_0 conda-forge colorama 0.4.6 pyhd8ed1ab_0 conda-forge conda 23.9.0 py310hff52083_2 conda-forge conda-gcc-specs 13.2.0 h6dde443_13 conda-forge conda-lock 2.5.7 pyhd8ed1ab_0 conda-forge conda-package-handling 2.3.0 pyh7900ff3_0 conda-forge conda-package-streaming 0.10.0 pyhd8ed1ab_0 conda-forge conda-standalone 24.5.0 ha770c72_1 conda-forge conda-tree 1.1.0 pyhd8ed1ab_2 conda-forge constructor 3.8.1 pyh55f8243_0 conda-forge contourpy 1.2.1 py310hd41b1e2_0 conda-forge coreutils 9.5 hd590300_0 conda-forge crashtest 0.4.1 pyhd8ed1ab_0 conda-forge cryptography 40.0.2 py310h34c0648_0 conda-forge ctags 5.8 h14c3975_1000 conda-forge curl 7.88.1 hdc1c0ab_1 conda-forge cycler 0.12.1 pyhd8ed1ab_0 conda-forge dbus 1.13.6 h5008d03_3 conda-forge diffutils 3.10 h02a54e1_1 conda-forge distlib 0.3.8 pyhd8ed1ab_0 conda-forge distro 1.8.0 pyhd8ed1ab_0 conda-forge docutils 0.19 py310hff52083_1 conda-forge doit 0.36.0 pyhd8ed1ab_0 conda-forge dtc 1.6.1 h166bdaf_2 conda-forge elfutils 0.187 h989201e_0 conda-forge ensureconda 1.4.4 pyhd8ed1ab_0 conda-forge exceptiongroup 1.2.2 pyhd8ed1ab_0 conda-forge expat 2.6.2 h59595ed_0 conda-forge expect 5.45.4 h555a92e_0 conda-forge fab-classic 1.19.2 pypi_0 pypi file 5.39 h753d276_1 conda-forge filelock 3.15.4 pyhd8ed1ab_0 conda-forge findutils 4.6.0 h166bdaf_1001 conda-forge flask 3.0.3 pyhd8ed1ab_0 conda-forge flask-cors 4.0.1 pyhd8ed1ab_0 conda-forge flex 2.6.4 h58526e2_1004 conda-forge font-ttf-dejavu-sans-mono 2.37 hab24e00_0 conda-forge font-ttf-inconsolata 3.000 h77eed37_0 conda-forge font-ttf-source-code-pro 2.038 h77eed37_0 conda-forge font-ttf-ubuntu 0.83 h77eed37_2 conda-forge fontconfig 2.14.2 h14ed4e7_0 conda-forge fonts-conda-ecosystem 1 0 conda-forge fonts-conda-forge 1 0 conda-forge fonttools 4.53.1 py310h5b4e0ec_0 conda-forge freetype 2.12.1 h267a509_2 conda-forge fribidi 1.0.10 h36c2ea0_0 conda-forge frozenlist 1.4.1 py310h2372a71_0 conda-forge fsspec 2024.6.1 pyhff2d567_0 conda-forge gcc 13.2.0 hc7bed06_13 conda-forge gcc_impl_linux-64 13.2.0 h9eb54c0_13 conda-forge gdk-pixbuf 2.42.12 hb9ae30d_0 conda-forge gdspy 1.4 pypi_0 pypi gengetopt 2.23 h9c3ff4c_0 conda-forge gettext 0.22.5 h59595ed_2 conda-forge gettext-tools 0.22.5 h59595ed_2 conda-forge giflib 5.2.2 hd590300_0 conda-forge git 2.45.0 pl5321hd39f443_0 conda-forge gitdb 4.0.11 pyhd8ed1ab_0 conda-forge gitpython 3.1.43 pyhd8ed1ab_0 conda-forge gmp 6.3.0 hac33072_2 conda-forge gnutls 3.7.9 hb077bed_0 conda-forge graphite2 1.3.13 h59595ed_1003 conda-forge graphviz 11.0.0 hc68bbd7_0 conda-forge gtk2 2.24.33 h280cfa0_4 conda-forge gts 0.7.6 h977cf35_4 conda-forge gxx 13.2.0 hc7bed06_13 conda-forge gxx_impl_linux-64 13.2.0 h2a599c4_13 conda-forge gzip 1.13 hd590300_0 conda-forge h11 0.14.0 pyhd8ed1ab_0 conda-forge hammer-vlsi 1.2.0 pypi_0 pypi harfbuzz 8.5.0 hfac3d4d_0 conda-forge html5lib 1.1 pyh9f0ad1d_0 conda-forge humanfriendly 10.0 pyhd8ed1ab_6 conda-forge icontract 2.6.6 pypi_0 pypi icu 73.2 h59595ed_0 conda-forge idna 3.7 pyhd8ed1ab_0 conda-forge imagesize 1.4.1 pyhd8ed1ab_0 conda-forge importlib-metadata 8.2.0 pyha770c72_0 conda-forge importlib_metadata 8.2.0 hd8ed1ab_0 conda-forge importlib_resources 6.4.0 pyhd8ed1ab_0 conda-forge iniconfig 2.0.0 pyhd8ed1ab_0 conda-forge itsdangerous 2.2.0 pyhd8ed1ab_0 conda-forge jaraco.classes 3.4.0 pyhd8ed1ab_1 conda-forge jaraco.context 5.3.0 pyhd8ed1ab_1 conda-forge jaraco.functools 4.0.0 pyhd8ed1ab_0 conda-forge jeepney 0.8.0 pyhd8ed1ab_0 conda-forge jinja2 3.1.4 pyhd8ed1ab_0 conda-forge jmespath 1.0.1 pyhd8ed1ab_0 conda-forge joserfc 1.0.0 pyhd8ed1ab_0 conda-forge jq 1.7.1 hd590300_0 conda-forge jsondiff 2.0.0 pyhd8ed1ab_0 conda-forge jsonpatch 1.33 pyhd8ed1ab_0 conda-forge jsonpointer 3.0.0 py310hff52083_0 conda-forge jsonschema 4.23.0 pyhd8ed1ab_0 conda-forge jsonschema-path 0.3.3 pyhd8ed1ab_0 conda-forge jsonschema-specifications 2023.12.1 pyhd8ed1ab_0 conda-forge kernel-headers_linux-64 3.10.0 h4a8ded7_16 conda-forge keyring 25.3.0 pyha804496_0 conda-forge keyutils 1.6.1 h166bdaf_0 conda-forge kiwisolver 1.4.5 py310hd41b1e2_1 conda-forge krb5 1.20.1 h81ceb04_0 conda-forge lazy-object-proxy 1.10.0 py310h2372a71_0 conda-forge lcms2 2.16 hb7c19ff_0 conda-forge ld_impl_linux-64 2.40 hf3520f5_7 conda-forge lerc 4.0.0 h27087fc_0 conda-forge libabseil 20240116.2 cxx17_he02047a_1 conda-forge libarchive 3.5.2 hada088e_3 conda-forge libasprintf 0.22.5 h661eb56_2 conda-forge libasprintf-devel 0.22.5 h661eb56_2 conda-forge libblas 3.9.0 23_linux64_openblas conda-forge libbrotlicommon 1.1.0 hd590300_1 conda-forge libbrotlidec 1.1.0 hd590300_1 conda-forge libbrotlienc 1.1.0 hd590300_1 conda-forge libcblas 3.9.0 23_linux64_openblas conda-forge libclang-cpp18.1 18.1.7 default_h9bb3924_0 conda-forge libclang13 18.1.7 default_h087397f_0 conda-forge libcups 2.3.3 h36d4200_3 conda-forge libcurl 7.88.1 hdc1c0ab_1 conda-forge libdeflate 1.20 hd590300_0 conda-forge libdwarf 0.0.0.20190110_28_ga81397fc4 h753d276_0 ucb-bar libdwarf-dev 0.0.0.20190110_28_ga81397fc4 h753d276_0 ucb-bar libedit 3.1.20191231 he28a2e2_2 conda-forge libev 4.33 hd590300_2 conda-forge libexpat 2.6.2 h59595ed_0 conda-forge libfdt 1.6.1 h166bdaf_2 conda-forge libffi 3.4.2 h7f98852_5 conda-forge libgcc-devel_linux-64 13.2.0 hdb50d1a_113 conda-forge libgcc-ng 14.1.0 h77fa898_0 conda-forge libgcrypt 1.11.0 h4ab18f5_1 conda-forge libgd 2.3.3 h119a65a_9 conda-forge libgettextpo 0.22.5 h59595ed_2 conda-forge libgettextpo-devel 0.22.5 h59595ed_2 conda-forge libgfortran-ng 14.1.0 h69a702a_0 conda-forge libgfortran5 14.1.0 hc5f4f2c_0 conda-forge libgirepository 1.80.1 h003a4f0_0 conda-forge libglib 2.80.2 hf974151_0 conda-forge libgomp 14.1.0 h77fa898_0 conda-forge libgpg-error 1.50 h4f305b6_0 conda-forge libiconv 1.17 hd590300_2 conda-forge libidn2 2.3.7 hd590300_0 conda-forge libjpeg-turbo 3.0.0 hd590300_1 conda-forge liblapack 3.9.0 23_linux64_openblas conda-forge libllvm18 18.1.7 hb77312f_0 conda-forge libmagic 5.39 h753d276_1 conda-forge libmicrohttpd 0.9.77 h97afed2_0 conda-forge libnghttp2 1.58.0 h47da74e_1 conda-forge libnsl 2.0.1 hd590300_0 conda-forge libopenblas 0.3.27 pthreads_hac2b453_1 conda-forge libpng 1.6.43 h2797004_0 conda-forge libprotobuf 4.25.3 h08a7969_0 conda-forge librsvg 2.58.1 hadf69e7_0 conda-forge libsanitizer 13.2.0 h6ddb7a1_13 conda-forge libsecret 0.18.8 h329b89f_2 conda-forge libsqlite 3.46.0 hde9e2c9_0 conda-forge libssh2 1.11.0 h0841786_0 conda-forge libstdcxx-devel_linux-64 13.2.0 hdb50d1a_113 conda-forge libstdcxx-ng 14.1.0 hc0a3c3a_0 conda-forge libtasn1 4.19.0 h166bdaf_0 conda-forge libtiff 4.6.0 h1dd3fc0_3 conda-forge libunistring 0.9.10 h7f98852_0 conda-forge libusb1 2.0.1 pyhd8ed1ab_0 conda-forge libuuid 2.38.1 h0b41bf4_0 conda-forge libuv 1.48.0 hd590300_0 conda-forge libwebp 1.4.0 h2c329e2_0 conda-forge libwebp-base 1.4.0 hd590300_0 conda-forge libxcb 1.15 h0b41bf4_0 conda-forge libxcrypt 4.4.36 hd590300_1 conda-forge libxml2 2.12.7 hc051c1a_1 conda-forge libzlib 1.2.13 h4ab18f5_6 conda-forge livereload 2.7.0 pyhd8ed1ab_0 conda-forge lz4-c 1.9.4 hcb278e6_0 conda-forge lzo 2.10 hd590300_1001 conda-forge lzop 1.04 h3753786_2 conda-forge m4 1.4.18 h516909a_1001 conda-forge make 4.3 hd18ef5c_1 conda-forge markupsafe 2.1.5 py310h2372a71_0 conda-forge matplotlib-base 3.9.1 py310hf02ac8c_2 conda-forge mock 5.1.0 pypi_0 pypi more-itertools 10.3.0 pyhd8ed1ab_0 conda-forge mosh 1.4.0 pl5321h7cc048c_8 conda-forge moto 5.0.12 pyhd8ed1ab_0 conda-forge mpc 1.3.1 hfe3b2da_0 conda-forge mpfr 4.2.1 h38ae2d0_2 conda-forge msal 1.30.0 pyhd8ed1ab_0 conda-forge msal_extensions 1.1.0 py310hff52083_1 conda-forge msgpack-python 1.0.8 py310h25c7140_0 conda-forge multidict 6.0.5 py310h2372a71_0 conda-forge munkres 1.1.4 pyh9f0ad1d_0 conda-forge mypy 1.11.1 py310h5b4e0ec_0 conda-forge mypy-boto3-s3 1.34.138 pyhd8ed1ab_0 conda-forge mypy_boto3_ec2 1.34.149 pyhd8ed1ab_0 conda-forge mypy_extensions 1.0.0 pyha770c72_0 conda-forge ncurses 6.5 h59595ed_0 conda-forge nettle 3.9.1 h7ab15ed_0 conda-forge networkx 3.3 pyhd8ed1ab_1 conda-forge numpy 2.0.1 py310hf9f9071_0 conda-forge oniguruma 6.9.9 hd590300_0 conda-forge open_pdks.sky130a 1.0.471_0_g97d0844 20240223_100318 litex-hub openapi-schema-validator 0.6.2 pyhd8ed1ab_0 conda-forge openapi-spec-validator 0.7.1 pyhd8ed1ab_0 conda-forge openjdk 20.0.2 haa376d0_2 conda-forge openjpeg 2.5.2 h488ebb8_0 conda-forge openssl 3.3.1 h4bc722e_2 conda-forge p11-kit 0.24.1 hc5aa10d_0 conda-forge packaging 24.1 pyhd8ed1ab_0 conda-forge pandas 2.2.2 py310hf9f9076_1 conda-forge pango 1.54.0 h84a9a3c_0 conda-forge paramiko-ng 2.8.10 pypi_0 pypi pastel 0.2.1 pyhd8ed1ab_0 conda-forge patch 2.7.6 h7f98852_1002 conda-forge pathable 0.4.3 pyhd8ed1ab_0 conda-forge pcre2 10.43 hcad00b1_0 conda-forge perl 5.32.1 7_hd590300_perl5 conda-forge pillow 10.3.0 py310hf73ecf8_0 conda-forge pip 24.2 pyhd8ed1ab_0 conda-forge pixman 0.43.2 h59595ed_0 conda-forge pkginfo 1.11.1 pyhd8ed1ab_0 conda-forge pkgutil-resolve-name 1.3.10 pyhd8ed1ab_1 conda-forge platformdirs 4.2.2 pyhd8ed1ab_0 conda-forge pluggy 1.5.0 pyhd8ed1ab_0 conda-forge popt 1.16 h0b475e3_2002 conda-forge portalocker 2.10.1 py310hff52083_0 conda-forge prompt-toolkit 3.0.38 pyha770c72_0 conda-forge prompt_toolkit 3.0.38 hd8ed1ab_0 conda-forge psutil 6.0.0 py310hc51659f_0 conda-forge pthread-stubs 0.4 h36c2ea0_1001 conda-forge pycairo 1.26.1 py310he029307_0 conda-forge pycosat 0.6.6 py310h2372a71_0 conda-forge pycparser 2.22 pyhd8ed1ab_0 conda-forge pydantic 1.10.17 pypi_0 pypi pydantic-core 2.20.1 py310h42e942d_0 conda-forge pygments 2.18.0 pyhd8ed1ab_0 conda-forge pygobject 3.48.2 py310h30b043a_0 conda-forge pyjwt 2.9.0 pyhd8ed1ab_1 conda-forge pylddwrap 1.2.2 pypi_0 pypi pylev 1.4.0 pyhd8ed1ab_0 conda-forge pyopenssl 23.1.1 pyhd8ed1ab_0 conda-forge pyparsing 3.1.2 pyhd8ed1ab_0 conda-forge pysocks 1.7.1 pyha2e5f31_6 conda-forge pytest 8.3.2 pyhd8ed1ab_0 conda-forge pytest-dependency 0.5.1 pyh9f0ad1d_0 conda-forge pytest-mock 3.14.0 pyhd8ed1ab_0 conda-forge python 3.10.14 hd12c33a_0_cpython conda-forge python-dateutil 2.8.2 pyhd8ed1ab_0 conda-forge python-graphviz 0.20.3 pyh717bed2_0 conda-forge python-tzdata 2024.1 pyhd8ed1ab_0 conda-forge python_abi 3.10 4_cp310 conda-forge pytz 2024.1 pyhd8ed1ab_0 conda-forge pyyaml 6.0.1 py310h2372a71_1 conda-forge qemu 5.0.0 hb15d774_0 ucb-bar qhull 2020.2 h434a139_5 conda-forge readline 8.2 h8228510_1 conda-forge referencing 0.35.1 pyhd8ed1ab_0 conda-forge requests 2.32.3 pyhd8ed1ab_0 conda-forge responses 0.25.3 pyhd8ed1ab_0 conda-forge rfc3339-validator 0.1.4 pyhd8ed1ab_0 conda-forge rhash 1.4.3 hd590300_2 conda-forge riscv-tools 1.0.6 0_h1234567_g56c29e0 ucb-bar rpds-py 0.19.1 py310h42e942d_0 conda-forge rsync 3.3.0 he6cb5fe_0 conda-forge ruamel-yaml 0.17.40 pypi_0 pypi ruamel-yaml-clib 0.2.8 pypi_0 pypi s2n 1.4.16 he19d79f_0 conda-forge s3fs 0.4.2 py_0 conda-forge s3transfer 0.10.2 pyhd8ed1ab_0 conda-forge sbt 1.10.1 h707e725_0 conda-forge screen 4.8.0 he28a2e2_0 conda-forge secretstorage 3.3.3 py310hff52083_2 conda-forge sed 4.8 he412f7d_0 conda-forge setuptools 72.1.0 pyhd8ed1ab_0 conda-forge six 1.16.0 pyh6c4a22f_0 conda-forge smmap 5.0.0 pyhd8ed1ab_0 conda-forge sniffio 1.3.1 pyhd8ed1ab_0 conda-forge snowballstemmer 2.2.0 pyhd8ed1ab_0 conda-forge sphinx 7.3.7 pyhd8ed1ab_0 conda-forge sphinx-autobuild 2024.4.16 pyhd8ed1ab_0 conda-forge sphinx_rtd_theme 2.0.0 pyha770c72_0 conda-forge sphinxcontrib-applehelp 2.0.0 pyhd8ed1ab_0 conda-forge sphinxcontrib-devhelp 2.0.0 pyhd8ed1ab_0 conda-forge sphinxcontrib-htmlhelp 2.1.0 pyhd8ed1ab_0 conda-forge sphinxcontrib-jquery 4.1 pyhd8ed1ab_0 conda-forge sphinxcontrib-jsmath 1.0.1 pyhd8ed1ab_0 conda-forge sphinxcontrib-qthelp 2.0.0 pyhd8ed1ab_0 conda-forge sphinxcontrib-serializinghtml 1.1.10 pyhd8ed1ab_0 conda-forge sqlite 3.46.0 h6d4b2fc_0 conda-forge starlette 0.38.2 pyhd8ed1ab_0 conda-forge sty 1.0.0 pyhd8ed1ab_0 conda-forge sure 2.0.1 pypi_0 pypi sysroot_linux-64 2.17 h4a8ded7_16 conda-forge tar 1.34 hb2e2bae_1 conda-forge tk 8.6.13 noxft_h4845f30_101 conda-forge tomli 2.0.1 pyhd8ed1ab_0 conda-forge tomlkit 0.13.0 pyha770c72_0 conda-forge toolz 0.12.1 pyhd8ed1ab_0 conda-forge tornado 6.4.1 py310hc51659f_0 conda-forge tqdm 4.66.5 pyhd8ed1ab_0 conda-forge truststore 0.8.0 pyhd8ed1ab_0 conda-forge types-awscrt 0.21.2 pyhd8ed1ab_0 conda-forge types-pytz 2024.1.0.20240417 pyhd8ed1ab_0 conda-forge types-pyyaml 6.0.12.20240724 pyhd8ed1ab_0 conda-forge types-requests 2.31.0.6 pyhd8ed1ab_0 conda-forge types-s3transfer 0.6.0.post4 pyhd8ed1ab_0 conda-forge types-urllib3 1.26.25.14 pyhd8ed1ab_0 conda-forge typing-extensions 4.12.2 hd8ed1ab_0 conda-forge typing_extensions 4.12.2 pyha770c72_0 conda-forge tzdata 2024a h0c530f3_0 conda-forge unicodedata2 15.1.0 py310h2372a71_0 conda-forge unzip 6.0 h7f98852_3 conda-forge urllib3 1.26.19 pyhd8ed1ab_0 conda-forge uvicorn 0.30.4 py310hff52083_0 conda-forge verilator 5.022 h7cd9344_1 conda-forge vim 9.1.0611 py310pl5321h2658333_0 conda-forge virtualenv 20.26.3 pyhd8ed1ab_0 conda-forge watchfiles 0.22.0 py310he421c4c_0 conda-forge wcwidth 0.2.13 pyhd8ed1ab_0 conda-forge webencodings 0.5.1 pyhd8ed1ab_2 conda-forge websockets 12.0 py310h2372a71_0 conda-forge werkzeug 3.0.3 pyhd8ed1ab_0 conda-forge wget 1.21.4 hda4d442_0 conda-forge wheel 0.44.0 pyhd8ed1ab_0 conda-forge which 2.21 h0b41bf4_1 conda-forge wrapt 1.16.0 py310h2372a71_0 conda-forge xmltodict 0.13.0 pyhd8ed1ab_0 conda-forge xorg-fixesproto 5.0 h7f98852_1002 conda-forge xorg-inputproto 2.3.2 h7f98852_1002 conda-forge xorg-kbproto 1.0.7 h7f98852_1002 conda-forge xorg-libice 1.1.1 hd590300_0 conda-forge xorg-libsm 1.2.4 h7391055_0 conda-forge xorg-libx11 1.8.9 h8ee46fc_0 conda-forge xorg-libxau 1.0.11 hd590300_0 conda-forge xorg-libxdmcp 1.1.3 h7f98852_0 conda-forge xorg-libxext 1.3.4 h0b41bf4_2 conda-forge xorg-libxfixes 5.0.3 h7f98852_1004 conda-forge xorg-libxi 1.7.10 h4bc722e_1 conda-forge xorg-libxrender 0.9.11 hd590300_0 conda-forge xorg-libxt 1.3.0 hd590300_1 conda-forge xorg-libxtst 1.2.5 h4bc722e_0 conda-forge xorg-recordproto 1.14.2 h7f98852_1002 conda-forge xorg-renderproto 0.11.1 h7f98852_1002 conda-forge xorg-xextproto 7.3.0 h0b41bf4_1003 conda-forge xorg-xproto 7.0.31 h7f98852_1007 conda-forge xxhash 0.8.2 hd590300_0 conda-forge xz 5.2.6 h166bdaf_0 conda-forge yaml 0.2.5 h7f98852_2 conda-forge yarl 1.9.4 py310h2372a71_0 conda-forge zipp 3.19.2 pyhd8ed1ab_0 conda-forge zlib 1.2.13 h4ab18f5_6 conda-forge zstandard 0.23.0 py310h64cae3c_0 conda-forge zstd 1.5.6 ha6fb4c9_0 conda-forge (homeroboticsworkchipyard.conda-env) roboticstmsbuild014:workchipyard lsb_release -a No LSB modules are available. Distributor ID: Ubuntu Description: Ubuntu 22.04.2 LTS Release: 22.04 Codename: jammy (homeroboticsworkchipyard.conda-env) roboticstmsbuild014:workchipyard  Other Setup Following the documentation in https:chipyard.readthedocs.ioenstableVLSISky130-OpenROAD-Tutorial.html  Current Behavior (homeroboticsworkchipyard.conda-env) roboticstmsbuild014:workchipyard conda create -c litex-hub --prefix .conda-openroad openroad2.0_7070_g0264023b6 Channels: - litex-hub - conda-forge Platform: linux-64 Collecting package metadata (repodata.json): done Solving environment: failed LibMambaUnsatisfiableError: Encountered problems while solving: - nothing provides _openmp_mutex 5.1 needed by openroad-2.0_7070_g0264023b6-20230225_164303 Could not solve for environment specs The following package could not be installed  openroad 2.0_7070_g0264023b6 is not installable because it requires  _openmp_mutex 5.1 , which does not exist (perhaps a missing channel). (homeroboticsworkchipyard.conda-env) roboticstmsbuild014:workchipyard  Expected Behavior Able to run through the documentation  Other Information https:groups.google.comgchipyardcbH4Nx6cY9Sw Has the issue discussed briefly, but there is no resolution.",
    "error_message": "exceptiongroup 1.2.2 pyhd8ed1ab_0 conda-forge LibMambaUnsatisfiableError: Encountered problems while solving:",
    "root_cause": "",
    "combined_text": "Sky130  openroad documentation doesnt work exceptiongroup 1.2.2 pyhd8ed1ab_0 conda-forge LibMambaUnsatisfiableError: Encountered problems while solving: Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Tag: 1.12.3 Hash: 6f0c448ec2e529faf507352a2427a3527e1ca186  OS Setup (homeroboticsworkchipyard.conda-env) roboticstmsbuild014:workchipyard uname -a Linux tmsbuild014 5.15.0-69-generic 76-Ubuntu SMP Fri Mar 17 17:19:29 UTC 2023 x86_64 GN",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "CRITICAL",
    "bug_type": "PROTOCOL",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/2059"
  },
  {
    "bug_id": "OT-4427",
    "source": "opentitan",
    "title": "Sim: tlul_assert: SVA errors - QSTA UART Smoke test",
    "description": "UART Smoke test on Questa now throws UVM_ERROR from SVA. I will debug later, any hints on where to start (from Designprotocol perspective, toolSVA I can manage). Any remote chances of the (by now) infamous ADDR_WIDTH causing this Thanks Srini log  UVM_INFO  185530 ps: (..srclowrisc_dv_tl_agent_0tl_host_driver.sv:123) uvm_test_top.env.m_tl_agent.driver uvm_test_top.env.m_tl_agent.driver Req sent: a_addr  0xe53e8b4c a_data  0x2af30087 a_mask  0xf a_size  0x2 a_param  0x0 a_source  0xe9 a_opcode  PutFullData d_data  0xa5f48578 d_size  0x1 d_param  0x0 d_source  0xf6 d_opcode  AccessAckData d_error  0 d_user  100010110011111 d_sink  1 req_abort_after_a_valid_len  0 rsp_abort_after_d_valid_len  0 req_completed  1 rsp_completed  0  UVM_INFO  185530 ps: (..srclowrisc_dv_tl_agent_0tl_monitor.sv:89) uvm_test_top.env.m_tl_agent.monitor tl_logging a_chan : a_addr  0xe53e8b4c a_data  0x2af30087 a_mask  0xf a_size  0x2 a_param  0x0 a_source  0xe9 a_opcode  PutFullData d_data  0x0 d_size  0x0 d_param  0x0 d_source  0x0 d_opcode  AccessAck d_error  0 d_user  0 d_sink  0 req_abort_after_a_valid_len  0 rsp_abort_after_d_valid_len  0 req_completed  0 rsp_completed  0  UVM_ERROR  185530 ps: (..srclowrisc_tlul_common_0.1rtltlul_assert.sv:281) ASSERT FAILED dReadyKnown_A  UVM_ERROR  195530 ps: (..srclowrisc_tlul_common_0.1rtltlul_assert.sv:281) ASSERT FAILED dReadyKnown_A  UVM_ERROR  205530 ps: (..srclowrisc_tlul_common_0.1rtltlul_assert.sv:281) ASSERT FAILED dReadyKnown_A  UVM_ERROR  215530 ps: (..srclowrisc_tlul_common_0.1rtltlul_assert.sv:281) ASSERT FAILED dReadyKnown_A  UVM_ERROR  220530 ps: (..srclowrisc_tlul_common_0.1rtltlul_assert.sv:238) ASSERT FAILED pendingReqPerSrc_M  UVM_INFO  225530 ps: (..srclowrisc_dv_tl_agent_0tl_host_driver.sv:194) uvm_test_top.env.m_tl_agent.driver uvm_test_top.env.m_tl_agent.driver Got response a_addr  0xe53e8b4c a_data  0x2af30087 a_mask  0xf a_size  0x2 a_param  0x0 a_source  0xe9 a_opcode  PutFullData d_data  0x0 d_size  0x2 d_param  0x0 d_source  0xe9 d_opcode  AccessAck d_error  0 d_user  0 d_sink  0 req_abort_after_a_valid_len  0 rsp_abort_after_d_valid_len  0 req_completed  1 rsp_completed  0 , pending req:0",
    "error_message": "log  UVM_INFO  185530 ps: (..srclowrisc_dv_tl_agent_0tl_host_driver.sv:123) uvm_test_top.env.m_tl_agent.driver uvm_test_top.env.m_tl_agent.driver Req sent: a_addr  0xe53e8b4c a_data  0x2af30087 a_mask  0xf a_size  0x2 a_param  0x0 a_source  0xe9 a_opcode  PutFullData d_data  0xa5f48578 d_size  0x1 d_param  0x0 d_source  0xf6 d_opcode  AccessAckData d_error  0 d_user  100010110011111 d_sink  1 req_abort_after_a_valid_len  0 rsp_abort_after_d_valid_len  0 req_completed  1 rsp_completed  0  UVM_INFO  185530 ps: (..srclowrisc_dv_tl_agent_0tl_monitor.sv:89) uvm_test_top.env.m_tl_agent.monitor tl_logging a_chan : a_addr  0xe53e8b4c a_data  0x2af30087 a_mask  0xf a_size  0x2 a_param  0x0 a_source  0xe9 a_opcode  PutFullData d_data  0x0 d_size  0x0 d_param  0x0 d_source  0x0 d_opcode  AccessAck d_error  0 d_user  0 d_sink  0 req_abort_after_a_valid_len  0 rsp_abort_after_d_valid_len  0 req_completed  0 rsp_completed  0  UVM_ERROR  185530 ps: (..srclowrisc_tlul_common_0.1rtltlul_assert.sv:281) ASSERT FAILED dReadyKnown_A  UVM_ERROR  195530 ps: (..srclowrisc_tlul_common_0.1rtltlul_assert.sv:281) ASSERT FAILED dReadyKnown_A  UVM_ERROR  205530 ps: (..srclowrisc_tlul_common_0.1rtltlul_assert.sv:281) ASSERT FAILED dReadyKnown_A  UVM_ERROR  215530 ps: (..srclowrisc_tlul_common_0.1rtltlul_assert.sv:281) ASSERT FAILED dReadyKnown_A  UVM_ERROR  220530 ps: (..srclowrisc_tlul_common_0.1rtltlul_assert.sv:238) ASSERT FAILED pendingReqPerSrc_M  UVM_INFO  225530 ps: (..srclowrisc_dv_tl_agent_0tl_host_driver.sv:194) uvm_test_top.env.m_tl_agent.driver uvm_test_top.env.m_tl_agent.driver Got response a_addr  0xe53e8b4c a_data  0x2af30087 a_mask  0xf a_size  0x2 a_param  0x0 a_source  0xe9 a_opcode  PutFullData d_data  0x0 d_size  0x2 d_param  0x0 d_source  0xe9 d_opcode  AccessAck d_error  0 d_user  0 d_sink  0 req_abort_after_a_valid_len  0 rsp_abort_after_d_valid_len  0 req_completed  1 rsp_completed  0 , pending req:0",
    "root_cause": "scoreboard or monitor mismatch",
    "combined_text": "Sim: tlul_assert: SVA errors - QSTA UART Smoke test log  UVM_INFO  185530 ps: (..srclowrisc_dv_tl_agent_0tl_host_driver.sv:123) uvm_test_top.env.m_tl_agent.driver uvm_test_top.env.m_tl_agent.driver Req sent: a_addr  0xe53e8b4c a_data  0x2af30087 a_mask  0xf a_size  0x2 a_param  0x0 a_source  0xe9 a_opcode  PutFullData d_data  0xa5f48578 d_size  0x1 d_param  0x0 d_source  0xf6 d_opcode  AccessAckData d_error  0 d_user  100010110011111 d_sink  1 req_abort_after_a_valid_len  0 rsp_abort_after_d_valid_len  0 req_completed  1 rsp_completed  0  UVM_INFO  185530 ps: (..srclowrisc_dv_tl_agent_0tl_monitor.sv:89) uvm_test_top.env.m_tl_agent.monitor tl_logging a_chan : a_addr  0xe53e8b4c a_data  0x2af30087 a_mask  0xf a_size  0x2 a_param  0x0 a_source  0xe9 a_opcode  PutFullData d_data  0x0 d_size  0x0 d_param  0x0 d_source  0x0 d_opcode  AccessAck d_error  0 d_user  0 d_sink  0 req_abort_after_a_valid_len  0 rsp_abort_after_d_valid_len  0 req_completed  0 rsp_completed  0  UVM_ERROR  185530 ps: (..srclowrisc_tlul_common_0.1rtltlul_assert.sv:281) ASSERT FAILED dReadyKnown_A  UVM_ERROR  195530 ps: (..srclowrisc_tlul_common_0.1rtltlul_assert.sv:281) ASSERT FAILED dReadyKnown_A  UVM_ERROR  205530 ps: (..srclowrisc_tlul_common_0.1rtltlul_assert.sv:281) ASSERT FAILED dReadyKnown_A  UVM_ERROR  215530 ps: (..srclowrisc_tlul_common_0.1rtltlul_assert.sv:281) ASSERT FAILED dReadyKnown_A  UVM_ERROR  220530 ps: (..srclowrisc_tlul_common_0.1rtltlul_assert.sv:238) ASSERT FAILED pendingReqPerSrc_M  UVM_INFO  225530 ps: (..srclowrisc_dv_tl_agent_0tl_host_driver.sv:194) uvm_test_top.env.m_tl_agent.driver uvm_test_top.env.m_tl_agent.driver Got response a_addr  0xe53e8b4c a_data  0x2af30087 a_mask  0xf a_size  0x2 a_param  0x0 a_source  0xe9 a_opcode  PutFullData d_data  0x0 d_size  0x2 d_param  0x0 d_source  0xe9 d_opcode  AccessAck d_error  0 d_user  0 d_sink  0 req_abort_after_a_valid_len  0 rsp_abort_after_d_valid_len  0 req_completed  1 rsp_completed  0 , pending req:0 UART Smoke test on Questa now throws UVM_ERROR from SVA. I will debug later, any hints on where to start (from Designprotocol perspective, toolSVA I can manage). Any remote chances of the (by now) infamous ADDR_WIDTH causing this Thanks Srini log  UVM_INFO  185530 ps: (..srclowrisc_dv_tl_agent_0tl_host_driver.sv:123) uvm_test_top.env.m_tl_agent.driver uvm_test_top.env.m_tl_agent.driver Req sent: a_addr  0xe53e8b4c a_data  0x2af30087 a_mask  0xf a_size  0x2 a_param  0x0 a_source  0xe9 a_opcode  P",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "LOW",
    "bug_type": "PROTOCOL",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/4427"
  },
  {
    "bug_id": "SYNTH-6358",
    "source": "synthetic",
    "title": "Cache coherence violation in crypto_engine",
    "description": "",
    "error_message": "Stale data read from cache line",
    "root_cause": "Snoop response not updating cache state",
    "combined_text": "Cache coherence violation in crypto_engine Stale data read from cache line",
    "module": "crypto_engine",
    "test_name": "test_crypto_engine_memory",
    "severity": "CRITICAL",
    "bug_type": "MEMORY",
    "failure_cycle": 46882,
    "original_url": ""
  },
  {
    "bug_id": "SYNTH-5220",
    "source": "synthetic",
    "title": "Setup violation in uart_rx register file",
    "description": "",
    "error_message": "Error: Setup time violation at cycle 49747",
    "root_cause": "Combinational path too long between sig_ready_3 and sig_valid_0",
    "combined_text": "Setup violation in uart_rx register file Error: Setup time violation at cycle 49747",
    "module": "uart_rx",
    "test_name": "test_uart_rx_timing",
    "severity": "MEDIUM",
    "bug_type": "TIMING",
    "failure_cycle": 25829,
    "original_url": ""
  },
  {
    "bug_id": "Chipyard-1875",
    "source": "unknown",
    "title": "SD Card interfaces times-out on the VCU118 (3 April 2024 commit)",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash 3 April 2024 Commit Hash: 766ea73  OS Setup  Linux xUbuntu-2004-br24169 5.15.0-101-generic 111-Ubuntu SMP Tue Mar 5 20:16:58 UTC 2024 x86_64 GNULinux Distributor ID: Ubuntu Description: Ubuntu 22.04.4 LTS Release: 22.04 Codename: jammy   Other Setup Ex: Prior steps taken  Documentation Followed  etc...  Current Behavior When building the default vcu118 image, the SD interface times out in the bootrom. It was observed working with Chipyard 1.8.1. It does work as expected on the VC707 and Arty100T when built with the SD interface enabled.  Expected Behavior It is expected that the bootrom goes through a series of cmds and copies the executable from the SD card to main memory. Example:  INIT CMD0 CMD8 ACMD41 CMD58 CMD16 CMD18 LOADING 128kB PAYLOAD .... BOOT   Other Information _No response_",
    "error_message": "",
    "root_cause": "",
    "combined_text": "SD Card interfaces times-out on the VCU118 (3 April 2024 commit) Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash 3 April 2024 Commit Hash: 766ea73  OS Setup  Linux xUbuntu-2004-br24169 5.15.0-101-generic 111-Ubuntu SMP Tue Mar 5 20:16:58 UTC 2024 x86_64 GNULinux Distributor ID: Ubuntu Description: Ubuntu 22.04.4 LTS Release: 22.04 Codename: jammy ",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "LOW",
    "bug_type": "TIMING",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1875"
  },
  {
    "bug_id": "OpenTitan-11607",
    "source": "unknown",
    "title": "Tooling Some FSM states are not categorized as FSM coverage",
    "description": "We found some FSM states are not categorized as FSM coverage after doing some casting. For example: In OTP_CTRL there is a reg state_q under LCI module: https:github.comlowRISCopentitanblobmasterhwipotp_ctrlrtlotp_ctrl_lci.svL138 But in coverage report: https:reports.opentitan.orghwipotp_ctrldvlatestcov_reportmod98.htmlinst_tag_833 We did not see any FSM coverage. I think it might related to how we cast it the state_q: https:github.comlowRISCopentitanblobmasterhwipotp_ctrlrtlotp_ctrl_lci.svL276 We would like to see if you have seen this before and know if there are any solutions to let the tool recognize it as a FSM coverage. To run it with coverage: you can use .utildvsimdvsim.py hwipotp_ctrldvotp_ctrl_sim_cfg.hjson -i otp_ctrl_smoke --reseed 1 -c Thanks cindychip for summarizing the issue above. msfschaffner also found that simulators seem to have problems inferring FSMs if the state register is not coded in a behavioral always_ff block in the same hierarchy. This is a potential workaround 11580",
    "error_message": "",
    "root_cause": "",
    "combined_text": "Tooling Some FSM states are not categorized as FSM coverage We found some FSM states are not categorized as FSM coverage after doing some casting. For example: In OTP_CTRL there is a reg state_q under LCI module: https:github.comlowRISCopentitanblobmasterhwipotp_ctrlrtlotp_ctrl_lci.svL138 But in coverage report: https:reports.opentitan.orghwipotp_ctrldvlatestcov_reportmod98.htmlinst_tag_833 We did not see any FSM coverage. I think it might related to how we cast it the state_q: https:github.comlowRISCopentitanblobmasterhwipotp_ctrlrtlotp_ctrl_lci.svL276 ",
    "module": "dv",
    "test_name": "unknown",
    "severity": "MEDIUM",
    "bug_type": "TESTBENCH",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/11607"
  },
  {
    "bug_id": "Chipyard-2126",
    "source": "unknown",
    "title": "Scala SBT Version Binary Compatibility Error",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.11.0 Hash: ac58f38d77c99e9d1cafa64dfd6d4b00bdcd43e1  OS Setup Default Amazon F1 instance settings running on centos  Other Setup NA  Current Behavior when running firesim buildbitstream, it runs into a version conflict error regarding sbt scala version compatibility.  Expected Behavior launch build farm to return agfi to be added to the hwdb.yaml  Other Information 2024-11-16--02-17-39-buildbitstream-FWW710LQH4JX5TOS.log(https:github.comuser-attachmentsfiles177832442024-11-16--02-17-39-buildbitstream-FWW710LQH4JX5TOS.log)",
    "error_message": "",
    "root_cause": "",
    "combined_text": "Scala SBT Version Binary Compatibility Error Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.11.0 Hash: ac58f38d77c99e9d1cafa64dfd6d4b00bdcd43e1  OS Setup Default Amazon F1 instance settings running on centos  Other Setup NA  Current Behavior when running firesim buildbitstream, it runs into a version conflict error ",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "LOW",
    "bug_type": "TIMING",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/2126"
  },
  {
    "bug_id": "SYNTH-9812",
    "source": "synthetic",
    "title": "Race condition in axi_crossbar arbiter",
    "description": "",
    "error_message": "Multiple grants asserted simultaneously",
    "root_cause": "Non-atomic grant logic",
    "combined_text": "Race condition in axi_crossbar arbiter Multiple grants asserted simultaneously",
    "module": "axi_crossbar",
    "test_name": "test_axi_crossbar_functional",
    "severity": "MEDIUM",
    "bug_type": "FUNCTIONAL",
    "failure_cycle": 60359,
    "original_url": ""
  },
  {
    "bug_id": "SYNTH-3285",
    "source": "synthetic",
    "title": "AXI handshake violation in memory_controller",
    "description": "",
    "error_message": "Assertion failed: AWVALID high without AWREADY",
    "root_cause": "State machine stuck in WAIT state",
    "combined_text": "AXI handshake violation in memory_controller Assertion failed: AWVALID high without AWREADY",
    "module": "memory_controller",
    "test_name": "test_memory_controller_protocol",
    "severity": "HIGH",
    "bug_type": "PROTOCOL",
    "failure_cycle": 8504,
    "original_url": ""
  },
  {
    "bug_id": "SYNTH-6215",
    "source": "synthetic",
    "title": "Race condition in spi_master arbiter",
    "description": "",
    "error_message": "Multiple grants asserted simultaneously",
    "root_cause": "Non-atomic grant logic",
    "combined_text": "Race condition in spi_master arbiter Multiple grants asserted simultaneously",
    "module": "spi_master",
    "test_name": "test_spi_master_functional",
    "severity": "LOW",
    "bug_type": "FUNCTIONAL",
    "failure_cycle": 64124,
    "original_url": ""
  },
  {
    "bug_id": "OT-6059",
    "source": "opentitan",
    "title": "dv Failing chip-level csr_rw tests",
    "description": "Running 40 copies of this test with  utildvsimdvsim.py hwtop_earlgreydvtop_earlgrey_sim_cfgs.hjson --select-cfgs chip -i chip_csr_rw --reseed 20  on commit 1def47b gives a 60 pass rate. Unfortunately this gates updates to add the real guts of rom_ctrl (because seed 1, used in CI, happens to start failing). The failures mostly seem to be ASSERT_KNOWN checks, but there are some others too. Heres the output from dvsim, but with triple back-ticks replaced by .   Milestone  Name  Tests  Passing  Total  Pass Rate  :-----------::-----------------------::------------:---------::-------::-----------:  V2  tl_d_outstanding_access  chip_csr_rw  12  20  60.00    V2  tl_d_partial_access  chip_csr_rw  12  20  60.00    V2   TOTAL  24  40  60.00      TOTAL  24  40  60.00    List of Failures RUN: 0.chip_csr_rw.1073341232br LOG: srclropentitanscratchHEADchip_earlgrey_asic-sim-vcs0.chip_csr_rwoutrun.logbr  UVM_ERROR  631740000 ps: (csr_utils_pkg.sv:512) csr_utils::csr_rd_check Check failed obs  exp (1 0x1 vs 0 0x0) Regname: chip_reg_block.adc_ctrl_aon.a dc_intr_status.oneshot UVM_INFO  631740000 ps: (uvm_report_server.svh:901) UVMREPORTSERVER --- UVM Report Summary ---  RUN: 1.chip_csr_rw.2496866621br LOG: srclropentitanscratchHEADchip_earlgrey_asic-sim-vcs1.chip_csr_rwoutrun.logbr  Offending (isunknown(cio_pwrb_out_o)) UVM_ERROR  418103448 ps: (sysrst_ctrl.sv:211) ASSERT FAILED PwrbOKnown UVM_INFO  418103448 ps: (uvm_report_server.svh:901) UVMREPORTSERVER --- UVM Report Summary ---  RUN: 2.chip_csr_rw.1313242581br LOG: srclropentitanscratchHEADchip_earlgrey_asic-sim-vcs2.chip_csr_rwoutrun.logbr  UVM_ERROR  929267979 ps: (csr_utils_pkg.sv:512) csr_utils::csr_rd_check Check failed obs  exp (1 0x1 vs 0 0x0) Regname: chip_reg_block.sysrst_ctrl_ao n.key_intr_status.key0_in_l2h UVM_INFO  929267979 ps: (uvm_report_server.svh:901) UVMREPORTSERVER --- UVM Report Summary ---  RUN: 6.chip_csr_rw.4218767708br LOG: srclropentitanscratchHEADchip_earlgrey_asic-sim-vcs6.chip_csr_rwoutrun.logbr  Offending (isunknown(irq_o)) UVM_ERROR  708400000 ps: (rv_plic.sv:381) ASSERT FAILED IrqKnownO_A UVM_INFO  708400000 ps: (uvm_report_server.svh:901) UVMREPORTSERVER --- UVM Report Summary ---  RUN: 7.chip_csr_rw.2445407989br LOG: srclropentitanscratchHEADchip_earlgrey_asic-sim-vcs7.chip_csr_rwoutrun.logbr  Offending (isunknown(irq_o)) UVM_ERROR  745819978 ps: (rv_plic.sv:381) ASSERT FAILED IrqKnownO_A UVM_INFO  745819978 ps: (uvm_report_server.svh:901) UVMREPORTSERVER --- UVM Report Summary ---  RUN: 9.chip_csr_rw.2083772333br LOG: srclropentitanscratchHEADchip_earlgrey_asic-sim-vcs9.chip_csr_rwoutrun.logbr  UVM_ERROR  732574041 ps: (csr_utils_pkg.sv:512) csr_utils::csr_rd_check Check failed obs  exp (128 0x80 vs 0 0x0) Regname: chip_reg_block.sysrst_ctrl_aon.key_intr_status UVM_INFO  732574041 ps: (uvm_report_server.svh:901) UVMREPORTSERVER --- UVM Report Summary ---  RUN: 10.chip_csr_rw.2136213087br LOG: srclropentitanscratchHEADchip_earlgrey_asic-sim-vcs10.chip_csr_rwoutrun.logbr  Offending (isunknown(cio_pwrb_out_o)) UVM_ERROR  1147765080 ps: (sysrst_ctrl.sv:211) ASSERT FAILED PwrbOKnown UVM_INFO  1147765080 ps: (uvm_report_server.svh:901) UVMREPORTSERVER --- UVM Report Summary ---  RUN: 19.chip_csr_rw.741276314br LOG: srclropentitanscratchHEADchip_earlgrey_asic-sim-vcs19.chip_csr_rwoutrun.logbr  Offending (isunknown(cio_key2_out_o)) UVM_ERROR  563469144 ps: (sysrst_ctrl.sv:214) ASSERT FAILED Key2OKnown UVM_INFO  563469144 ps: (uvm_report_server.svh:901) UVMREPORTSERVER --- UVM Report Summary ---",
    "error_message": "utildvsimdvsim.py hwtop_earlgreydvtop_earlgrey_sim_cfgs.hjson --select-cfgs chip -i chip_csr_rw --reseed 20",
    "root_cause": "randomization sensitivity issue",
    "combined_text": "dv Failing chip-level csr_rw tests utildvsimdvsim.py hwtop_earlgreydvtop_earlgrey_sim_cfgs.hjson --select-cfgs chip -i chip_csr_rw --reseed 20 Running 40 copies of this test with  utildvsimdvsim.py hwtop_earlgreydvtop_earlgrey_sim_cfgs.hjson --select-cfgs chip -i chip_csr_rw --reseed 20  on commit 1def47b gives a 60 pass rate. Unfortunately this gates updates to add the real guts of rom_ctrl (because seed 1, used in CI, happens to start failing). The failures mostly seem to be ASSERT_KNOWN checks, but there are some others too. Heres the output from dvsim, but with triple back-ticks replaced by .   Milestone  Name  Tests  Passing  Tota",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "MEDIUM",
    "bug_type": "FUNCTIONAL",
    "failure_cycle": 0,
    "original_url": "https://github.com/lowRISC/opentitan/issues/6059"
  },
  {
    "bug_id": "SYNTH-1575",
    "source": "synthetic",
    "title": "FIFO overflow in pcie_controller buffer",
    "description": "",
    "error_message": "Fatal: Write to full FIFO",
    "root_cause": "Full signal not checked before write",
    "combined_text": "FIFO overflow in pcie_controller buffer Fatal: Write to full FIFO",
    "module": "pcie_controller",
    "test_name": "test_pcie_controller_memory",
    "severity": "HIGH",
    "bug_type": "MEMORY",
    "failure_cycle": 72415,
    "original_url": ""
  },
  {
    "bug_id": "Chipyard-1761",
    "source": "unknown",
    "title": "Dead link in documentation",
    "description": "Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.5.0 Hash: a6a6a6  OS Setup N.a.  Other Setup _No response_  Current Behavior At https:chipyard.readthedocs.ioenstableCustomizationBoot-Process.htmlthe-berkeley-boot-loader-and-risc-v-linux the link https:docs.fires.imenstableAdvanced-UsageFireMarshalindex.html is dead.  Expected Behavior A working link.  Other Information _No response_",
    "error_message": "",
    "root_cause": "",
    "combined_text": "Dead link in documentation Background Work - X Yes, I searched the mailing list(https:groups.google.comforumforumchipyard) - X Yes, I searched prior issues(https:github.comucb-barchipyardissues) - X Yes, I searched the documentation(https:chipyard.readthedocs.io)  Chipyard Version and Hash Release: 1.5.0 Hash: a6a6a6  OS Setup N.a.  Other Setup _No response_  Current Behavior At https:chipyard.readthedocs.ioenstableCustomizationBoot-Process.htmlthe-berkeley-boot-loader-and-risc-v-linux the link https:docs.fires.imenstable",
    "module": "unknown",
    "test_name": "unknown",
    "severity": "LOW",
    "bug_type": "TIMING",
    "failure_cycle": 0,
    "original_url": "https://github.com/ucb-bar/chipyard/issues/1761"
  }
]