Simple HDL modules written both in vhdl and verilog for learning purpose.
It contains tcl scripts to synthesis & implementation in Xilinx Vivado.
