@W: FA239 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\twiddle_table.vhd":213:37:213:46|ROM sin_twid_1[7:1] (in view: work.Twiddle_table(architecture_twiddle_table)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\twiddle_table.vhd":211:37:211:48|ROM cos_twid_1[8:1] (in view: work.Twiddle_table(architecture_twiddle_table)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\twiddle_table.vhd":213:37:213:46|ROM sin_twid_1[7:1] (in view: work.Twiddle_table(architecture_twiddle_table)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\twiddle_table.vhd":211:37:211:48|ROM cos_twid_1[8:1] (in view: work.Twiddle_table(architecture_twiddle_table)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_transformer.vhd":346:8:346:9|User-specified initial value defined for instance FFT_Transformer_0.dft_cnt[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_transformer.vhd":346:8:346:9|User-specified initial value defined for instance FFT_Transformer_0.bfly_cnt[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_transformer.vhd":283:8:283:9|User-specified initial value defined for instance FFT_Transformer_0.stage_cnt[2:0] is being ignored due to limitations in architecture. 
@W: MO160 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_transformer.vhd":456:8:456:9|Register bit bf0_twiddle_sin_imag[8] (in view view:work.FFT_Transformer(architecture_fft_transformer)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_transformer.vhd":283:8:283:9|Removing instance FFT_Transformer_0.stage_0_cur because it is equivalent to instance FFT_Transformer_0.dft_max[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT420 |Found inferred clock FFT_Transform_test|PCLK with period 4.02ns. Please declare a user-defined clock on port PCLK.
