
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001244                       # Number of seconds simulated
sim_ticks                                  1244187000                       # Number of ticks simulated
final_tick                               4783236880500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               34975403                       # Simulator instruction rate (inst/s)
host_op_rate                                 81735503                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               29309007                       # Simulator tick rate (ticks/s)
host_mem_usage                                1514104                       # Number of bytes of host memory used
host_seconds                                    42.45                       # Real time elapsed on the host
sim_insts                                  1484727727                       # Number of instructions simulated
sim_ops                                    3469725194                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        17344                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          312                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           32256                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           39104                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total              89016                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        32256                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         32256                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        28096                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           28096                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         2168                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           39                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              504                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              611                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                3322                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           439                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                439                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     13940027                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       250766                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           25925363                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           31429359                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              71545515                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      25925363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         25925363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        22581814                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             22581814                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        22581814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     13940027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       250766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          25925363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          31429359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             94127330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        3322                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        439                       # Number of write requests accepted
system.mem_cntrl.readBursts                      3322                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      439                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 212544                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   27712                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                   89016                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                28096                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0               175                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1                54                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                22                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                15                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               292                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               279                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6               882                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               198                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               711                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               116                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              158                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              115                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               33                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               84                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              113                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15               74                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                52                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                37                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                 9                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                11                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 7                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                45                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                 8                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                31                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                10                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                54                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               29                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               38                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               15                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               41                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               28                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               18                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1242339000                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  2207                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1115                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  439                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    3111                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     186                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     27                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     27                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     27                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     27                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     27                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1069                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    224.508887                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   139.565233                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   263.887352                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          493     46.12%     46.12% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          288     26.94%     73.06% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383           97      9.07%     82.13% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           53      4.96%     87.09% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           25      2.34%     89.43% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           23      2.15%     91.58% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           16      1.50%     93.08% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           15      1.40%     94.48% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           59      5.52%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1069                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           26                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     118.038462                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     87.802623                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev     99.891734                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             1      3.85%      3.85% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             3     11.54%     15.38% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             6     23.08%     38.46% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             5     19.23%     57.69% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::80-95             3     11.54%     69.23% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            1      3.85%     73.08% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::192-207            1      3.85%     76.92% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::208-223            1      3.85%     80.77% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-239            1      3.85%     84.62% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::240-255            1      3.85%     88.46% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::256-271            1      3.85%     92.31% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::336-351            1      3.85%     96.15% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::368-383            1      3.85%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            26                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           26                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.653846                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.629220                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.935620                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               17     65.38%     65.38% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::17                1      3.85%     69.23% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                8     30.77%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            26                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     68841250                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               131110000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   16605000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     20729.07                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                39479.07                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       170.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        22.27                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     71.55                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     22.58                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.51                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.33                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      24.21                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     2484                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     199                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 74.80                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                45.33                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     330321.46                       # Average gap between requests
system.mem_cntrl.pageHitRate                    71.36                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  4341120                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  2295975                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                13737360                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                1044000                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         93425280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             52715880                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              3094560                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       333796560                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy        94975680                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         41638080                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              641089725                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            515.267982                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1118831000                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      3948000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      39592000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    145825250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    247349250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT      79968000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN    727969250                       # Time in different power states
system.mem_cntrl_1.actEnergy                  3327240                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  1760880                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                10024560                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1216260                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         90352080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             45595440                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              3927840                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       275645160                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       108855840                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         71582640                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              612287940                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            492.118902                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1133974000                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      6276000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      38346000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    249942250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    283480250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      65610500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    604467250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  446447                       # Number of BP lookups
system.cpu.branchPred.condPredicted            446447                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             50929                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               390944                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   44944                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              10208                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.592375                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          390944                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             111279                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           279665                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        36027                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      360044                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      228480                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          9051                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1980                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      284719                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1395                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      2518019500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2488374                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             574781                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2020121                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      446447                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             156223                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1622079                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  110836                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      51036                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1617                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         35780                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           82                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    279021                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 20001                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     680                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            2340811                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.702096                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.065712                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1700560     72.65%     72.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    58481      2.50%     75.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30656      1.31%     76.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    38558      1.65%     78.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    37925      1.62%     79.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    33658      1.44%     81.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    33813      1.44%     82.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    31329      1.34%     83.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   375831     16.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2340811                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.179413                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.811824                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   543132                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1215468                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    459695                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 67098                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  55418                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3573592                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  55418                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   586015                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  554091                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         366388                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    479565                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                299334                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3350736                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4090                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  29317                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  27669                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 224670                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             3688090                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8405920                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5174724                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             12416                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1982654                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1705417                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              14291                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          14311                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    284228                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               437771                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              279358                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             33129                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            32999                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2979082                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16770                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2575696                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             20052                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1222120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1771167                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           5089                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2340811                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.100343                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.980150                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1579680     67.48%     67.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              194349      8.30%     75.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              129745      5.54%     81.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              105957      4.53%     85.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               96056      4.10%     89.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               86366      3.69%     93.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               77665      3.32%     96.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               46002      1.97%     98.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               24991      1.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2340811                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   25430     67.04%     67.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    51      0.13%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8898     23.46%     90.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3521      9.28%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                14      0.04%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               21      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             33964      1.32%      1.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1915403     74.36%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1453      0.06%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1859      0.07%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3114      0.12%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               378826     14.71%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              239517      9.30%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1464      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             96      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2575696                       # Type of FU issued
system.cpu.iq.rate                           1.035092                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       37935                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014728                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7540192                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4207377                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2411268                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9998                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              11780                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4208                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2574739                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4928                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            32139                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       178549                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          679                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1215                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        88770                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1345                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2298                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  55418                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  292294                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                137508                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2995852                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              4813                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                437771                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               279358                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              15291                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1212                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                135830                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1215                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          16704                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        51733                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                68437                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2460504                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                350917                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            104291                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       577410                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   244947                       # Number of branches executed
system.cpu.iew.exec_stores                     226493                       # Number of stores executed
system.cpu.iew.exec_rate                     0.988800                       # Inst execution rate
system.cpu.iew.wb_sent                        2432309                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2415476                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1593594                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2557093                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.970705                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.623205                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1220822                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11681                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             52880                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2142034                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.828052                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.907690                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1604609     74.91%     74.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       191901      8.96%     83.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        78277      3.65%     87.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        80035      3.74%     91.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        45197      2.11%     93.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        27886      1.30%     94.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17857      0.83%     95.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12380      0.58%     96.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        83892      3.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2142034                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               947110                       # Number of instructions committed
system.cpu.commit.committedOps                1773716                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         449806                       # Number of memory references committed
system.cpu.commit.loads                        259219                       # Number of loads committed
system.cpu.commit.membars                        1130                       # Number of memory barriers committed
system.cpu.commit.branches                     190311                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2404                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1755971                       # Number of committed integer instructions.
system.cpu.commit.function_calls                19932                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14759      0.83%      0.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1304408     73.54%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1273      0.07%     74.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1648      0.09%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1822      0.10%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          258765     14.59%     89.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         190587     10.75%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          454      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1773716                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 83892                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5047129                       # The number of ROB reads
system.cpu.rob.rob_writes                     6191389                       # The number of ROB writes
system.cpu.timesIdled                            7263                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          147563                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      947110                       # Number of Instructions Simulated
system.cpu.committedOps                       1773716                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.627334                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.627334                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.380614                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.380614                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3635870                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1926281                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6759                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3591                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1104946                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   715008                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1114274                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  13091                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             21274                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              487125                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21274                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.897669                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          724                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1031908                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1031908                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       288272                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          288272                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       181529                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         181529                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          554                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           554                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        469801                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           469801                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       470355                       # number of overall hits
system.cpu.dcache.overall_hits::total          470355                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        23029                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23029                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9002                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9002                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         2931                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2931                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        32031                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          32031                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        34962                       # number of overall misses
system.cpu.dcache.overall_misses::total         34962                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    286894500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    286894500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    155432480                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    155432480                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    442326980                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    442326980                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    442326980                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    442326980                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       311301                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       311301                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       190531                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       190531                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         3485                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3485                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       501832                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       501832                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       505317                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       505317                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.073977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.073977                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.047247                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047247                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.841033                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.841033                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.063828                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063828                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.069188                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.069188                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12457.966043                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12457.966043                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17266.438569                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17266.438569                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13809.340327                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13809.340327                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12651.649791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12651.649791                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2184                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               316                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.911392                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        17543                       # number of writebacks
system.cpu.dcache.writebacks::total             17543                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        13031                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13031                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           86                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        13117                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13117                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        13117                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13117                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         9998                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9998                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8916                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8916                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         2931                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2931                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        18914                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18914                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        21845                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21845                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          353                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          353                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          131                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          131                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    136812000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    136812000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    144802980                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    144802980                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     37355500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     37355500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    281614980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    281614980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    318970480                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    318970480                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     81366500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     81366500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     81366500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     81366500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.046796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.841033                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.841033                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037690                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037690                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043230                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043230                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13683.936787                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13683.936787                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16240.800808                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16240.800808                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12744.967588                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12744.967588                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14889.234430                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14889.234430                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14601.532616                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14601.532616                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168112.603306                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168112.603306                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             20144                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.614023                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              256465                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             20144                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.731583                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.614023                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999246                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999246                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            578218                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           578218                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       256356                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          256356                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        256356                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           256356                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       256356                       # number of overall hits
system.cpu.icache.overall_hits::total          256356                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        22665                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         22665                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        22665                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          22665                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        22665                       # number of overall misses
system.cpu.icache.overall_misses::total         22665                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    327664497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    327664497                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    327664497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    327664497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    327664497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    327664497                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       279021                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       279021                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       279021                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       279021                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       279021                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       279021                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.081230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.081230                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.081230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.081230                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.081230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.081230                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14456.849636                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14456.849636                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14456.849636                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14456.849636                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14456.849636                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14456.849636                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          264                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.516129                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          325                       # number of writebacks
system.cpu.icache.writebacks::total               325                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2489                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2489                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2489                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2489                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2489                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2489                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        20176                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20176                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        20176                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20176                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        20176                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20176                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    283625997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    283625997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    283625997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    283625997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    283625997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    283625997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.072310                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072310                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.072310                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072310                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.072310                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072310                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 14057.593031                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14057.593031                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 14057.593031                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14057.593031                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14057.593031                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14057.593031                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  353                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 353                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 123                       # Transaction distribution
system.iobus.trans_dist::WriteResp                123                       # Transaction distribution
system.iobus.trans_dist::MessageReq               119                       # Transaction distribution
system.iobus.trans_dist::MessageResp              119                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               119000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              299500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              414500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               59500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests          83439                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        41942                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          704                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            12849                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        12747                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops          102                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                21502                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               37170                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 131                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                131                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         18307                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24049                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               571                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              571                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               8345                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              8345                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          33105                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        60447                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        69636                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  130083                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      1308760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2514212                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3822972                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             25856                       # Total snoops (count)
system.l2bus.snoopTraffic                       61376                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              64592                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.211342                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.412113                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    51043     79.02%     79.02% # Request fanout histogram
system.l2bus.snoop_fanout::1                    13447     20.82%     99.84% # Request fanout histogram
system.l2bus.snoop_fanout::2                      102      0.16%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                64592                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             59895000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                4.8                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            3712000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            30293940                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.4                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            32622485                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.6                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                  938                       # number of replacements
system.l2cache.tags.tagsinuse            32143.358478                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  11130                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  938                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                11.865672                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9102.716649                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 23030.641829                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.277793                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.702839                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.980937                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32184                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          594                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7014                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24561                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.982178                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               667619                       # Number of tag accesses
system.l2cache.tags.data_accesses              667619                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        17868                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        17868                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           31                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              31                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data          7830                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             7830                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        19620                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        12738                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        32358                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            19620                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            20568                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               40188                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           19620                       # number of overall hits
system.l2cache.overall_hits::cpu.data           20568                       # number of overall hits
system.l2cache.overall_hits::total              40188                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          539                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           539                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          515                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            515                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          504                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          187                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          691                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            504                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            702                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1206                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           504                       # number of overall misses
system.l2cache.overall_misses::cpu.data           702                       # number of overall misses
system.l2cache.overall_misses::total             1206                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     13232500                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     13232500                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     35348000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     35348000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     46785500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     19256000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     66041500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     46785500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     54604000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    101389500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     46785500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     54604000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    101389500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        17868                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        17868                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          570                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          570                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         8345                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         8345                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        20124                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        12925                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        33049                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        20124                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        21270                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           41394                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        20124                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        21270                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          41394                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.945614                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.945614                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.061714                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.061714                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.025045                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.014468                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.020908                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.025045                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.033004                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.029135                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.025045                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.033004                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.029135                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24550.092764                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24550.092764                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 68636.893204                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68636.893204                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 92828.373016                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 102973.262032                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 95573.806078                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 92828.373016                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 77783.475783                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 84070.895522                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 92828.373016                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 77783.475783                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 84070.895522                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             439                       # number of writebacks
system.l2cache.writebacks::total                  439                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          539                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          539                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          515                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          515                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          504                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          187                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          691                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          504                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          702                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1206                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          504                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          702                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1206                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          353                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          353                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          131                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          131                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          484                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          484                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data      7842498                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      7842498                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     30198000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     30198000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     41745500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     17386000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     59131500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     41745500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     47584000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     89329500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     41745500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     47584000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     89329500                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     77130500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     77130500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     77130500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     77130500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.945614                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.945614                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.061714                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.061714                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.025045                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.014468                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.020908                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.025045                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.033004                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.029135                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.025045                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.033004                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.029135                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14550.089054                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14550.089054                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58636.893204                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58636.893204                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 82828.373016                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 92973.262032                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85573.806078                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 82828.373016                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 67783.475783                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 74070.895522                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 82828.373016                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 67783.475783                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 74070.895522                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159360.537190                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159360.537190                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         23833                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        22718                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               23677                       # Transaction distribution
system.membus.trans_dist::ReadResp              24368                       # Transaction distribution
system.membus.trans_dist::WriteReq                131                       # Transaction distribution
system.membus.trans_dist::WriteResp               131                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          439                       # Transaction distribution
system.membus.trans_dist::CleanEvict              499                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              631                       # Transaction distribution
system.membus.trans_dist::ReadExReq               424                       # Transaction distribution
system.membus.trans_dist::ReadExResp              424                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           691                       # Transaction distribution
system.membus.trans_dist::MessageReq              119                       # Transaction distribution
system.membus.trans_dist::MessageResp             119                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         3799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         5377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         5377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        20154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        20154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  30536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port        99456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        99964                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        17344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        17344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  118096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            21118                       # Total snoops (count)
system.membus.snoopTraffic                     168936                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25673                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.823784                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.381011                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4524     17.62%     17.62% # Request fanout histogram
system.membus.snoop_fanout::1                   21149     82.38%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               25673                       # Request fanout histogram
system.membus.reqLayer0.occupancy              299500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13882498                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              119000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              59500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3413000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy            5420597                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           18469687                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4783236880500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001883                       # Number of seconds simulated
sim_ticks                                  1883392000                       # Number of ticks simulated
final_tick                               4783876085500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               22295392                       # Simulator instruction rate (inst/s)
host_op_rate                                 52098973                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               28271292                       # Simulator tick rate (ticks/s)
host_mem_usage                                1536632                       # Number of bytes of host memory used
host_seconds                                    66.62                       # Real time elapsed on the host
sim_insts                                  1485285344                       # Number of instructions simulated
sim_ops                                    3470756048                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        27088                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          432                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           33280                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           52544                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total             113344                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        33280                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         33280                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        35072                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           35072                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         3386                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           54                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              520                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              821                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                4781                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           548                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                548                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     14382561                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       229373                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           17670246                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           27898600                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              60180780                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      17670246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         17670246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        18621721                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             18621721                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        18621721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     14382561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       229373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          17670246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          27898600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             78802501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        4781                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        548                       # Number of write requests accepted
system.mem_cntrl.readBursts                      4781                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      548                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 305920                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   35008                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                  113344                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                35072                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0               195                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1               124                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                23                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                20                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               426                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               435                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6              1382                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               306                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8              1069                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               127                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              167                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              134                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               39                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13              109                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              141                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15               83                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                65                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                80                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                 9                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                12                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 7                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                46                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                24                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                35                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                14                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                55                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               47                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               15                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               54                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               31                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               21                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1881666000                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  3440                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1341                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  548                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    4534                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     221                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      22                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1460                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    233.205479                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   143.160844                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   272.338365                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          668     45.75%     45.75% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          380     26.03%     71.78% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          136      9.32%     81.10% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           69      4.73%     85.82% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           40      2.74%     88.56% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           34      2.33%     90.89% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           20      1.37%     92.26% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           29      1.99%     94.25% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           84      5.75%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1460                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           33                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     145.303030                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     96.228538                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    143.386821                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::0-31              3      9.09%      9.09% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-63             9     27.27%     36.36% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-95             8     24.24%     60.61% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-127            1      3.03%     63.64% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-159            1      3.03%     66.67% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::192-223            3      9.09%     75.76% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-255            3      9.09%     84.85% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::256-287            1      3.03%     87.88% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::320-351            1      3.03%     90.91% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::352-383            1      3.03%     93.94% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::544-575            2      6.06%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            33                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           33                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.575758                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.552688                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.902438                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               23     69.70%     69.70% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::17                1      3.03%     72.73% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                9     27.27%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            33                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     95992000                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               185617000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   23900000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     20082.01                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                38832.01                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       162.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        18.59                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     60.18                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     18.62                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.41                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.27                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.15                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     3605                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     260                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 75.42                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                47.45                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     353099.27                       # Average gap between requests
system.mem_cntrl.pageHitRate                    72.54                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  6297480                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  3335805                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                20834520                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                1451160                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         143825760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             76890150                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              4730400                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       494477850                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       165949440                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         55687320                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              973505115                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            516.889269                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1698576500                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      5952000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      60948000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    190557250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    432169250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT     113876750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN   1080353500                       # Time in different power states
system.mem_cntrl_1.actEnergy                  4162620                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  2204895                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                13344660                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1404180                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         138294000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             65770020                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              6042240                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       404921160                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       180799680                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy        106674120                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              923617575                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            490.401135                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1720078500                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      9804000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      58704000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    368544000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    470834750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      91430750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    888009750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  708608                       # Number of BP lookups
system.cpu.branchPred.condPredicted            708608                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80972                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               621750                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   70178                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              16169                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.573090                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          621750                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             176255                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           445495                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        57179                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      568948                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      361586                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         14462                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          3276                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      450285                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2120                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      3157224500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3766784                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             913058                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3212591                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      708608                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             246433                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2426519                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  176048                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      76505                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2630                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         54888                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           95                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    441461                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 31806                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                    1067                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            3561737                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.774145                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.111618                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2548780     71.56%     71.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    91345      2.56%     74.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    48845      1.37%     75.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    59544      1.67%     77.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    59768      1.68%     78.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    53304      1.50%     80.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    53237      1.49%     81.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    48956      1.37%     83.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   597958     16.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3561737                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.188120                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.852874                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   861994                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1776638                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    726736                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                108345                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  88024                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5671786                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  88024                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   930077                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  814569                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         490848                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    760020                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                478199                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5316875                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  6036                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  47883                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  38539                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 363766                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5867743                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              13389940                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8234813                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             16041                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3146310                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2721433                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              21837                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          21869                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    454414                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               696525                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              442460                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             50082                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            48905                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4725025                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               24932                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4073288                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             31849                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1945387                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2853434                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           7868                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3561737                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.143624                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.004404                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2354275     66.10%     66.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              311145      8.74%     74.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              205856      5.78%     80.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              167845      4.71%     85.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              151852      4.26%     89.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              136507      3.83%     93.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              122341      3.43%     96.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               72421      2.03%     98.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               39495      1.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3561737                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   39923     68.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     68.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    63      0.11%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13400     22.82%     90.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5281      9.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                15      0.03%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               28      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             55124      1.35%      1.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3027962     74.34%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2340      0.06%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3428      0.08%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4051      0.10%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               599294     14.71%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              379058      9.31%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1903      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            128      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4073288                       # Type of FU issued
system.cpu.iq.rate                           1.081370                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       58710                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014413                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11785882                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6681915                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3812377                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               12990                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              15205                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5508                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4070469                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6405                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            49964                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       287438                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1006                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1825                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       140063                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1991                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3357                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  88024                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  403026                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                218994                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4749977                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              7534                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                696525                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               442460                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              23159                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1934                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                216378                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1825                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          26544                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        82223                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               108767                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3889382                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                554236                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            166351                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            20                       # number of nop insts executed
system.cpu.iew.exec_refs                       912473                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   387406                       # Number of branches executed
system.cpu.iew.exec_stores                     358237                       # Number of stores executed
system.cpu.iew.exec_rate                     1.032547                       # Inst execution rate
system.cpu.iew.wb_sent                        3844706                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3817885                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2523316                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4060389                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.013566                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.621447                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1943858                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           17064                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             84147                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3245761                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.864072                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.937065                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2391726     73.69%     73.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       307518      9.47%     83.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       124589      3.84%     87.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       125987      3.88%     90.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        71782      2.21%     93.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        44831      1.38%     94.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        28018      0.86%     95.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        19958      0.61%     95.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       131352      4.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3245761                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1504727                       # Number of instructions committed
system.cpu.commit.committedOps                2804570                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         711484                       # Number of memory references committed
system.cpu.commit.loads                        409087                       # Number of loads committed
system.cpu.commit.membars                        1230                       # Number of memory barriers committed
system.cpu.commit.branches                     301737                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3083                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2776275                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30611                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        24583      0.88%      0.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2061100     73.49%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2066      0.07%     74.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             3003      0.11%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2334      0.08%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          408505     14.57%     89.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         302397     10.78%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          582      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2804570                       # Class of committed instruction
system.cpu.commit.bw_lim_events                131352                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7854249                       # The number of ROB reads
system.cpu.rob.rob_writes                     9818507                       # The number of ROB writes
system.cpu.timesIdled                           11455                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          205047                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1504727                       # Number of Instructions Simulated
system.cpu.committedOps                       2804570                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.503301                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.503301                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.399473                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.399473                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5759524                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3047038                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      8814                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4694                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1768722                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1143514                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1760263                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  20020                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             33948                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              818058                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34972                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.391799                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          759                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1635794                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1635794                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       455370                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          455370                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       287740                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         287740                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          852                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           852                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        743110                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           743110                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       743962                       # number of overall hits
system.cpu.dcache.overall_hits::total          743962                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        37860                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         37860                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14645                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14645                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         4456                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4456                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        52505                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52505                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        56961                       # number of overall misses
system.cpu.dcache.overall_misses::total         56961                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    461492000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    461492000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    246121970                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    246121970                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    707613970                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    707613970                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    707613970                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    707613970                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       493230                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       493230                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       302385                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       302385                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         5308                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5308                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       795615                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       795615                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       800923                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       800923                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.076759                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.076759                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.048432                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048432                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.839488                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.839488                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.065993                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.065993                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.071119                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071119                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12189.434760                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12189.434760                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 16805.870263                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16805.870263                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13477.077802                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13477.077802                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12422.779972                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12422.779972                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3445                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               479                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.192067                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        27491                       # number of writebacks
system.cpu.dcache.writebacks::total             27491                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        21978                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21978                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        22121                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22121                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        22121                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22121                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        15882                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15882                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        14502                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14502                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         4456                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4456                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        30384                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30384                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        34840                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34840                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          353                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          353                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          131                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          131                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    212653000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    212653000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    227726470                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    227726470                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     58090500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     58090500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    440379470                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    440379470                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    498469970                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    498469970                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     81366500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     81366500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     81366500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     81366500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032200                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032200                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.047959                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047959                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.839488                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.839488                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038189                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038189                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043500                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043500                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13389.560509                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13389.560509                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15703.107847                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15703.107847                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 13036.467684                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 13036.467684                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14493.795090                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14493.795090                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14307.404420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14307.404420                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168112.603306                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168112.603306                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             32157                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.654473                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              415126                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32667                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.707809                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.654473                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999325                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999325                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            915130                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           915130                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       405327                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          405327                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        405327                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           405327                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       405327                       # number of overall hits
system.cpu.icache.overall_hits::total          405327                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        36134                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         36134                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        36134                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          36134                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        36134                       # number of overall misses
system.cpu.icache.overall_misses::total         36134                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    494726497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    494726497                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    494726497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    494726497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    494726497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    494726497                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       441461                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       441461                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       441461                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       441461                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       441461                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       441461                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.081851                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.081851                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.081851                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.081851                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.081851                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.081851                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13691.440112                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13691.440112                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13691.440112                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13691.440112                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13691.440112                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13691.440112                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          277                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     7.694444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          540                       # number of writebacks
system.cpu.icache.writebacks::total               540                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3926                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3926                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3926                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3926                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3926                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3926                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        32208                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32208                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        32208                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32208                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        32208                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32208                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    429163997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    429163997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    429163997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    429163997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    429163997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    429163997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.072958                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072958                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.072958                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072958                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.072958                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072958                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13324.763941                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13324.763941                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13324.763941                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13324.763941                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13324.763941                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13324.763941                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  353                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 353                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 123                       # Transaction distribution
system.iobus.trans_dist::WriteResp                123                       # Transaction distribution
system.iobus.trans_dist::MessageReq               119                       # Transaction distribution
system.iobus.trans_dist::MessageResp              119                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               119000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              299500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              414500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               59500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests         133153                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        66929                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests         1095                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            21279                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        20988                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops          291                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                33678                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               61202                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 131                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                131                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         28579                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             38682                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               891                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              891                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              13613                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             13613                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          52544                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        96495                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       112893                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  209388                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2090712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3998772                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  6089484                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             42873                       # Total snoops (count)
system.l2bus.snoopTraffic                      106960                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             102013                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.222178                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.422518                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    79639     78.07%     78.07% # Request fanout histogram
system.l2bus.snoop_fanout::1                    22083     21.65%     99.71% # Request fanout histogram
system.l2bus.snoop_fanout::2                      291      0.29%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               102013                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             94915000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.0                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            8306000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            48356411                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            51796479                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1156                       # number of replacements
system.l2cache.tags.tagsinuse            32159.306318                       # Cycle average of tags in use
system.l2cache.tags.total_refs                3237237                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                33348                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                97.074397                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9099.092057                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 23050.214261                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.277682                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.703437                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.981424                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32192                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          285                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7546                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24350                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1064941                       # Number of tag accesses
system.l2cache.tags.data_accesses             1064941                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        28031                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        28031                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           48                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              48                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data         12896                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            12896                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        31607                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        20084                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        51691                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            31607                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            32980                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               64587                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           31607                       # number of overall hits
system.l2cache.overall_hits::cpu.data           32980                       # number of overall hits
system.l2cache.overall_hits::total              64587                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          842                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           842                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          717                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            717                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          520                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          248                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          768                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            520                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            965                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1485                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           520                       # number of overall misses
system.l2cache.overall_misses::cpu.data           965                       # number of overall misses
system.l2cache.overall_misses::total             1485                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     20673000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     20673000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     48919500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     48919500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     48107000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     26612500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     74719500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     48107000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     75532000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    123639000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     48107000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     75532000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    123639000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        28031                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        28031                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          890                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          890                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        13613                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        13613                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        32127                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        20332                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        52459                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        32127                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        33945                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           66072                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        32127                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        33945                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          66072                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.946067                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.946067                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.052670                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.052670                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.016186                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.012198                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.014640                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.016186                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.028428                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.022475                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.016186                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.028428                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.022475                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24552.256532                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24552.256532                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 68228.033473                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68228.033473                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 92513.461538                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 107308.467742                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 97291.015625                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 92513.461538                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 78271.502591                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 83258.585859                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 92513.461538                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 78271.502591                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 83258.585859                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             548                       # number of writebacks
system.l2cache.writebacks::total                  548                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          842                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          842                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          717                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          717                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          520                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          248                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          768                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          520                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          965                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1485                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          520                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          965                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1485                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          353                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          353                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          131                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          131                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          484                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          484                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data     12252997                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     12252997                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     41749500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     41749500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     42907000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     24132500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     67039500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     42907000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     65882000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    108789000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     42907000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     65882000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    108789000                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     77130500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     77130500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     77130500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     77130500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.946067                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.946067                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.052670                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.052670                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.016186                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.012198                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.014640                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.016186                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.028428                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.022475                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.016186                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.028428                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.022475                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14552.252969                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14552.252969                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58228.033473                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58228.033473                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 82513.461538                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 97308.467742                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 87291.015625                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 82513.461538                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 68271.502591                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 73258.585859                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 82513.461538                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 68271.502591                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 73258.585859                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159360.537190                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159360.537190                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         36809                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        35468                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               37068                       # Transaction distribution
system.membus.trans_dist::ReadResp              37836                       # Transaction distribution
system.membus.trans_dist::WriteReq                131                       # Transaction distribution
system.membus.trans_dist::WriteResp               131                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          548                       # Transaction distribution
system.membus.trans_dist::CleanEvict              608                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              987                       # Transaction distribution
system.membus.trans_dist::ReadExReq               573                       # Transaction distribution
system.membus.trans_dist::ReadExResp              573                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           768                       # Transaction distribution
system.membus.trans_dist::MessageReq              119                       # Transaction distribution
system.membus.trans_dist::MessageResp             119                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         4825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         8114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         8114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        32041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        32041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       120896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       121404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        27088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        27088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  149400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            33276                       # Total snoops (count)
system.membus.snoopTraffic                     266200                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39646                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.840564                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.366087                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6321     15.94%     15.94% # Request fanout histogram
system.membus.snoop_fanout::1                   33325     84.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               39646                       # Request fanout histogram
system.membus.reqLayer0.occupancy              299500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            21196497                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              119000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              59500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            4017000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy            8188010                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           29410146                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4783876085500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
