// Seed: 256011787
module module_0 ();
  id_1(
      (1), 1
  );
  wire id_2;
  assign id_1 = 1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  tri0 id_5, id_6, id_7;
  parameter id_8 = 1'h0;
  wire id_9;
  assign id_2 = id_2;
  assign id_6 = 1;
  initial @(posedge 1) id_2 = -1;
  wire id_10, id_11;
  module_0 modCall_1 ();
endmodule
