library verilog;
use verilog.vl_types.all;
entity LY_choose is
    port(
        data_a          : in     vl_logic;
        data_b          : in     vl_logic;
        data_sel        : in     vl_logic;
        data_out        : out    vl_logic
    );
end LY_choose;
