// Seed: 3767907434
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output tri id_1;
  assign module_1.id_2 = 0;
  assign id_1 = id_3 == id_3;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input uwire id_2,
    output wor id_3,
    input uwire id_4,
    output wor id_5,
    output uwire id_6,
    input tri id_7
    , id_26,
    output supply0 id_8,
    output tri id_9#(
        .id_27(1),
        .id_28(1),
        .id_29(-1)
    ),
    input tri id_10,
    output supply1 id_11,
    output wire id_12,
    input wire id_13,
    input tri1 id_14,
    input supply1 id_15,
    output tri1 id_16,
    input wand id_17,
    input wire id_18,
    output wor id_19,
    input supply0 id_20,
    input supply1 id_21,
    input wand id_22,
    input supply1 id_23,
    input supply0 id_24
);
  module_0 modCall_1 (
      id_26,
      id_26,
      id_26,
      id_26
  );
endmodule
