==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file '../fc_test/fc_layer.cpp' ... 
WARNING: [HLS 200-40] Cannot find source file fc_layer.cpp; skipping it.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 96.379 ; gain = 47.078
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 96.398 ; gain = 47.098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'std::max<float>' into 'fc_layer' (../fc_test/fc_layer.cpp:52).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 97.969 ; gain = 48.668
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 98.191 ; gain = 48.891
INFO: [XFORM 203-11] Balancing expressions in function 'fc_layer' (../fc_test/fc_layer.cpp:4)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 118.684 ; gain = 69.383
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (../fc_test/fc_layer.cpp:28:19) in function 'fc_layer' : 
                         the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../fc_test/fc_layer.cpp:25:17) in function 'fc_layer'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 118.684 ; gain = 69.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fc_layer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'fc_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('output_element') with incoming values : ('output_element', ../fc_test/fc_layer.cpp:31) ('output_element', ../fc_test/fc_layer.cpp:40) and 'fadd' operation ('output_element', ../fc_test/fc_layer.cpp:40).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'phi' operation ('output_element') with incoming values : ('output_element', ../fc_test/fc_layer.cpp:31) ('output_element', ../fc_test/fc_layer.cpp:40) and 'fadd' operation ('output_element', ../fc_test/fc_layer.cpp:40).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'phi' operation ('output_element') with incoming values : ('output_element', ../fc_test/fc_layer.cpp:31) ('output_element', ../fc_test/fc_layer.cpp:40) and 'fadd' operation ('output_element', ../fc_test/fc_layer.cpp:40).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'phi' operation ('output_element') with incoming values : ('output_element', ../fc_test/fc_layer.cpp:31) ('output_element', ../fc_test/fc_layer.cpp:40) and 'fadd' operation ('output_element', ../fc_test/fc_layer.cpp:40).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0)
   between 'phi' operation ('output_element') with incoming values : ('output_element', ../fc_test/fc_layer.cpp:31) ('output_element', ../fc_test/fc_layer.cpp:40) and 'fadd' operation ('output_element', ../fc_test/fc_layer.cpp:40).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 12, Depth: 47.
WARNING: [SCHED 204-21] Estimated clock period (9.24ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'add' operation ('tmp5', ../fc_test/fc_layer.cpp:38) (2.85 ns)
	'add' operation ('tmp_16', ../fc_test/fc_layer.cpp:38) (2.89 ns)
	'getelementptr' operation ('mem_addr_2', ../fc_test/fc_layer.cpp:38) (0 ns)
	bus request on port 'mem' (../fc_test/fc_layer.cpp:38) (3.5 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.17 seconds; current allocated memory: 75.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 75.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_layer/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_layer/input_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_layer/output_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_layer/batch_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_layer/num_inputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_layer/num_outputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_layer/enable_relu' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fc_layer' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_offset', 'output_offset', 'batch_size', 'num_inputs', 'num_outputs' and 'enable_relu' to AXI-Lite port CTRL_BUS.
INFO: [SYN 201-210] Renamed object name 'fc_layer_fadd_32ns_32ns_32_13_full_dsp' to 'fc_layer_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fc_layer_fmul_32ns_32ns_32_8_max_dsp' to 'fc_layer_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fc_layer_fcmp_32ns_32ns_1_4' to 'fc_layer_fcmp_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fc_layer_mul_32s_32s_32_7' to 'fc_layer_mul_32s_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fc_layer_mul_32ns_32ns_64_7' to 'fc_layer_mul_32nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fc_layer_add_64ns_64ns_64_2' to 'fc_layer_add_64nsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fc_layer_mul_31ns_32s_32_7' to 'fc_layer_mul_31nshbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fc_layer_add_64nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fc_layer_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fc_layer_fcmp_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fc_layer_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fc_layer_mul_31nshbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fc_layer_mul_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fc_layer_mul_32s_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.995 seconds; current allocated memory: 77.