// Seed: 2634701600
module module_0 (
    input tri id_0,
    output tri1 id_1,
    input supply1 id_2
);
  always disable id_4;
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    input wand id_2,
    output tri0 id_3,
    input logic id_4,
    input wand id_5,
    input supply1 id_6
);
  reg id_8, id_9;
  assign id_3 = id_6;
  reg id_10;
  module_0(
      id_6, id_3, id_1
  );
  wire id_11;
  initial cover (id_5);
  always @(1'b0) begin
    id_0  <= id_10;
    id_10 <= !1;
    id_8 = new;
    id_0 = id_4;
  end
  wire id_12;
  wire id_13;
  assign id_0 = ~1;
  uwire id_14;
  wire  id_15;
  always #1 if (id_1) id_14 = 1 - 1;
  assign id_8 = id_10 > 1;
endmodule
