
*** Running vivado
    with args -log urbana_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source urbana_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source urbana_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Security/nthu_fpga_system/axi_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Security/HW4'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Security/nthu_ip_location'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 287.109 ; gain = 52.066
Command: synth_design -top urbana_wrapper -part xc7s50csga324-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16040 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 396.688 ; gain = 102.719
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'urbana_wrapper' [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/hdl/urbana_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'urbana' [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/synth/urbana.v:671]
INFO: [Synth 8-638] synthesizing module 'urbana_aes_0_1' [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_aes_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'urbana_aes_0_1' (1#1) [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_aes_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'urbana_axi_interconnect_0_1' [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/synth/urbana.v:992]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1W3Q7FK' [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/synth/urbana.v:12]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1W3Q7FK' (2#1) [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/synth/urbana.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_PA1QK1' [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/synth/urbana.v:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_PA1QK1' (3#1) [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/synth/urbana.v:158]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1I3P2UP' [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/synth/urbana.v:524]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1I3P2UP' (4#1) [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/synth/urbana.v:524]
INFO: [Synth 8-638] synthesizing module 'urbana_xbar_1' [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'urbana_xbar_1' (5#1) [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (6) of module 'urbana_xbar_1' [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/synth/urbana.v:1431]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (6) of module 'urbana_xbar_1' [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/synth/urbana.v:1435]
INFO: [Synth 8-256] done synthesizing module 'urbana_axi_interconnect_0_1' (6#1) [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/synth/urbana.v:992]
INFO: [Synth 8-638] synthesizing module 'urbana_axi_uartlite_0_0' [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'urbana_axi_uartlite_0_0' (7#1) [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'urbana_axi_uartlite_0_0' requires 22 connections, but only 21 given [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/synth/urbana.v:866]
INFO: [Synth 8-638] synthesizing module 'urbana_clk_wiz_1_1' [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'urbana_clk_wiz_1_1' (8#1) [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'urbana_mdm_1_1' [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_mdm_1_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'urbana_mdm_1_1' (9#1) [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_mdm_1_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'urbana_microblaze_0_0' [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'urbana_microblaze_0_0' (10#1) [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'urbana_microblaze_0_0' requires 52 connections, but only 51 given [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/synth/urbana.v:906]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1QLQ2IX' [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/synth/urbana.v:290]
INFO: [Synth 8-638] synthesizing module 'urbana_dlmb_bram_if_cntlr_0' [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'urbana_dlmb_bram_if_cntlr_0' (11#1) [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'urbana_dlmb_v10_0' [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'urbana_dlmb_v10_0' (12#1) [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'urbana_dlmb_v10_0' requires 25 connections, but only 24 given [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/synth/urbana.v:436]
INFO: [Synth 8-638] synthesizing module 'urbana_ilmb_bram_if_cntlr_0' [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'urbana_ilmb_bram_if_cntlr_0' (13#1) [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'urbana_ilmb_v10_0' [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'urbana_ilmb_v10_0' (14#1) [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'urbana_ilmb_v10_0' requires 25 connections, but only 24 given [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/synth/urbana.v:482]
INFO: [Synth 8-638] synthesizing module 'urbana_lmb_bram_0' [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'urbana_lmb_bram_0' (15#1) [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'urbana_lmb_bram_0' requires 16 connections, but only 14 given [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/synth/urbana.v:507]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1QLQ2IX' (16#1) [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/synth/urbana.v:290]
INFO: [Synth 8-638] synthesizing module 'urbana_rst_clk_wiz_1_100M_0' [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'urbana_rst_clk_wiz_1_100M_0' (17#1) [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/realtime/urbana_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'urbana_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/synth/urbana.v:980]
INFO: [Synth 8-256] done synthesizing module 'urbana' (18#1) [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/synth/urbana.v:671]
INFO: [Synth 8-256] done synthesizing module 'urbana_wrapper' (19#1) [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/hdl/urbana_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1I3P2UP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1I3P2UP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1I3P2UP has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1I3P2UP has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_PA1QK1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_PA1QK1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_PA1QK1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_PA1QK1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1W3Q7FK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1W3Q7FK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1W3Q7FK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1W3Q7FK has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 448.617 ; gain = 154.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 448.617 ; gain = 154.648
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp12/urbana_microblaze_0_0_in_context.xdc] for cell 'urbana_i/microblaze_0'
Finished Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp12/urbana_microblaze_0_0_in_context.xdc] for cell 'urbana_i/microblaze_0'
Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp13/urbana_axi_uartlite_0_0_in_context.xdc] for cell 'urbana_i/axi_uartlite_0'
Finished Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp13/urbana_axi_uartlite_0_0_in_context.xdc] for cell 'urbana_i/axi_uartlite_0'
Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp14/urbana_mdm_1_1_in_context.xdc] for cell 'urbana_i/mdm_1'
Finished Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp14/urbana_mdm_1_1_in_context.xdc] for cell 'urbana_i/mdm_1'
Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp15/urbana_clk_wiz_1_1_in_context.xdc] for cell 'urbana_i/clk_wiz_1'
Finished Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp15/urbana_clk_wiz_1_1_in_context.xdc] for cell 'urbana_i/clk_wiz_1'
Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp16/urbana_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'urbana_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp16/urbana_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'urbana_i/rst_clk_wiz_1_100M'
Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp17/urbana_xbar_1_in_context.xdc] for cell 'urbana_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp17/urbana_xbar_1_in_context.xdc] for cell 'urbana_i/axi_interconnect_0/xbar'
Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp18/urbana_dlmb_v10_0_in_context.xdc] for cell 'urbana_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp18/urbana_dlmb_v10_0_in_context.xdc] for cell 'urbana_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp19/urbana_dlmb_v10_0_in_context.xdc] for cell 'urbana_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp19/urbana_dlmb_v10_0_in_context.xdc] for cell 'urbana_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp20/urbana_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'urbana_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp20/urbana_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'urbana_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp21/urbana_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'urbana_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp21/urbana_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'urbana_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp22/urbana_lmb_bram_0_in_context.xdc] for cell 'urbana_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp22/urbana_lmb_bram_0_in_context.xdc] for cell 'urbana_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp23/urbana_aes_0_1_in_context.xdc] for cell 'urbana_i/aes_0'
Finished Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp23/urbana_aes_0_1_in_context.xdc] for cell 'urbana_i/aes_0'
Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/constrs_1/new/urbana.xdc]
Finished Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/constrs_1/new/urbana.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/constrs_1/new/urbana.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/urbana_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/urbana_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 741.688 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 741.688 ; gain = 447.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 741.688 ; gain = 447.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1_0. (constraint file  D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp15/urbana_clk_wiz_1_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1_0. (constraint file  D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/.Xil/Vivado-34460-LAPTOP-4TN2N2PV/dcp15/urbana_clk_wiz_1_1_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for urbana_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for urbana_i/aes_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for urbana_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for urbana_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for urbana_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for urbana_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for urbana_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for urbana_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for urbana_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for urbana_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for urbana_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for urbana_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for urbana_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for urbana_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 741.688 ; gain = 447.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 741.688 ; gain = 447.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design urbana_axi_interconnect_0_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design urbana_axi_interconnect_0_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design urbana_axi_interconnect_0_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design urbana_axi_interconnect_0_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design urbana_axi_interconnect_0_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design urbana_axi_interconnect_0_1 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 741.688 ; gain = 447.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'urbana_i/mdm_1/Dbg_Clk_0' to pin 'urbana_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'urbana_i/mdm_1/Dbg_Update_0' to pin 'urbana_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'urbana_i/clk_wiz_1/clk_out1' to pin 'urbana_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'urbana_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'urbana_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'urbana_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'urbana_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 758.188 ; gain = 464.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 758.262 ; gain = 464.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 768.754 ; gain = 474.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 768.754 ; gain = 474.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 768.754 ; gain = 474.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 768.754 ; gain = 474.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 768.754 ; gain = 474.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 768.754 ; gain = 474.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 768.754 ; gain = 474.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |urbana_xbar_1               |         1|
|2     |urbana_aes_0_1              |         1|
|3     |urbana_axi_uartlite_0_0     |         1|
|4     |urbana_clk_wiz_1_1          |         1|
|5     |urbana_mdm_1_1              |         1|
|6     |urbana_microblaze_0_0       |         1|
|7     |urbana_rst_clk_wiz_1_100M_0 |         1|
|8     |urbana_dlmb_bram_if_cntlr_0 |         1|
|9     |urbana_dlmb_v10_0           |         1|
|10    |urbana_ilmb_bram_if_cntlr_0 |         1|
|11    |urbana_ilmb_v10_0           |         1|
|12    |urbana_lmb_bram_0           |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |urbana_aes_0_1              |     1|
|2     |urbana_axi_uartlite_0_0     |     1|
|3     |urbana_clk_wiz_1_1          |     1|
|4     |urbana_dlmb_bram_if_cntlr_0 |     1|
|5     |urbana_dlmb_v10_0           |     1|
|6     |urbana_ilmb_bram_if_cntlr_0 |     1|
|7     |urbana_ilmb_v10_0           |     1|
|8     |urbana_lmb_bram_0           |     1|
|9     |urbana_mdm_1_1              |     1|
|10    |urbana_microblaze_0_0       |     1|
|11    |urbana_rst_clk_wiz_1_100M_0 |     1|
|12    |urbana_xbar_1               |     1|
|13    |IBUF                        |     2|
|14    |OBUF                        |     1|
+------+----------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  1088|
|2     |  urbana_i                    |urbana                                |  1085|
|3     |    axi_interconnect_0        |urbana_axi_interconnect_0_1           |   263|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1QLQ2IX |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 768.754 ; gain = 474.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 768.754 ; gain = 181.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 768.754 ; gain = 474.785
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 779.762 ; gain = 492.652
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/synth_1/urbana_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file urbana_wrapper_utilization_synth.rpt -pb urbana_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 780.172 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 30 02:53:25 2024...
