library verilog;
use verilog.vl_types.all;
entity adi_spi_driver_7_8bit_test is
    generic(
        CYCLE           : integer := 10;
        RST_TIME        : integer := 3
    );
    attribute mti_svvh_generic_type : integer;
    attribute mti_svvh_generic_type of CYCLE : constant is 1;
    attribute mti_svvh_generic_type of RST_TIME : constant is 1;
end adi_spi_driver_7_8bit_test;
