{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572755074960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572755074967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 12:24:34 2019 " "Processing started: Sun Nov 03 12:24:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572755074967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572755074967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572755074967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1572755075334 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "hourCounter hourCounter.v(32) " "Verilog Module Declaration warning at hourCounter.v(32): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"hourCounter\"" {  } { { "hourCounter.v" "" { Text "F:/FPGAProject/DigitalClock/hourCounter.v" 32 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755084182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hourcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file hourcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hourCounter " "Found entity 1: hourCounter" {  } { { "hourCounter.v" "" { Text "F:/FPGAProject/DigitalClock/hourCounter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755084184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755084184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mincounter.v 1 1 " "Found 1 design units, including 1 entities, in source file mincounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 minCounter " "Found entity 1: minCounter" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755084185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755084185 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DigitalClock.v(66) " "Verilog HDL Module Instantiation warning at DigitalClock.v(66): ignored dangling comma in List of Port Connections" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1572755084187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalclock.v 1 1 " "Found 1 design units, including 1 entities, in source file digitalclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalClock " "Found entity 1: DigitalClock" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755084188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755084188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_funcmod.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_funcmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_funcmod " "Found entity 1: smg_funcmod" {  } { { "smg_funcmod.v" "" { Text "F:/FPGAProject/DigitalClock/smg_funcmod.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755084190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755084190 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "smg_encode_immdmod.v(32) " "Verilog HDL warning at smg_encode_immdmod.v(32): extended using \"x\" or \"z\"" {  } { { "smg_encode_immdmod.v" "" { Text "F:/FPGAProject/DigitalClock/smg_encode_immdmod.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1572755084192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_encode_immdmod.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_encode_immdmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_encode_immdmod " "Found entity 1: smg_encode_immdmod" {  } { { "smg_encode_immdmod.v" "" { Text "F:/FPGAProject/DigitalClock/smg_encode_immdmod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755084192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755084192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_basemod.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_basemod.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_basemod " "Found entity 1: smg_basemod" {  } { { "smg_basemod.v" "" { Text "F:/FPGAProject/DigitalClock/smg_basemod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755084194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755084194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frediv.v 1 1 " "Found 1 design units, including 1 entities, in source file frediv.v" { { "Info" "ISGN_ENTITY_NAME" "1 FreDiv " "Found entity 1: FreDiv" {  } { { "FreDiv.v" "" { Text "F:/FPGAProject/DigitalClock/FreDiv.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755084196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755084196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/timerset.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/timerset.v" { { "Info" "ISGN_ENTITY_NAME" "1 timeSet " "Found entity 1: timeSet" {  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755084198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755084198 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "oclockPlay.v(43) " "Verilog HDL information at oclockPlay.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/oclockPlay.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/oclockPlay.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1572755084199 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "oclockPlay.v(57) " "Verilog HDL information at oclockPlay.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/oclockPlay.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/oclockPlay.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1572755084199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/oclockplay.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/oclockplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 oclockPlay " "Found entity 1: oclockPlay" {  } { { "output_files/oclockPlay.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/oclockPlay.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755084200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755084200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datedisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file datedisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 dateDisplay " "Found entity 1: dateDisplay" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755084202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755084202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclock.v 1 1 " "Found 1 design units, including 1 entities, in source file alarmclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarmClock " "Found entity 1: alarmClock" {  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755084204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755084204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopWatch " "Found entity 1: stopWatch" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755084206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755084206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dateset.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dateset.v" { { "Info" "ISGN_ENTITY_NAME" "1 dateSet " "Found entity 1: dateSet" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755084212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755084212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/microseccounter.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/microseccounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 microSecCounter " "Found entity 1: microSecCounter" {  } { { "output_files/microSecCounter.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/microSecCounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755084214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755084214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "F:/FPGAProject/DigitalClock/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755084216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755084216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iicbasemod.v 1 1 " "Found 1 design units, including 1 entities, in source file iicbasemod.v" { { "Info" "ISGN_ENTITY_NAME" "1 iicBasemod " "Found entity 1: iicBasemod" {  } { { "iicBasemod.v" "" { Text "F:/FPGAProject/DigitalClock/iicBasemod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755084219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755084219 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "iic_savemod.v(25) " "Verilog HDL information at iic_savemod.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "iic_savemod.v" "" { Text "F:/FPGAProject/DigitalClock/iic_savemod.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1572755084221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iic_savemod.v 1 1 " "Found 1 design units, including 1 entities, in source file iic_savemod.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_savemod " "Found entity 1: iic_savemod" {  } { { "iic_savemod.v" "" { Text "F:/FPGAProject/DigitalClock/iic_savemod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755084221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755084221 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "timerMod.v(167) " "Verilog HDL Event Control warning at timerMod.v(167): Event Control contains a complex event expression" {  } { { "timerMod.v" "" { Text "F:/FPGAProject/DigitalClock/timerMod.v" 167 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1572755084223 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timerMod.v(167) " "Verilog HDL information at timerMod.v(167): always construct contains both blocking and non-blocking assignments" {  } { { "timerMod.v" "" { Text "F:/FPGAProject/DigitalClock/timerMod.v" 167 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1572755084223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timermod.v 1 1 " "Found 1 design units, including 1 entities, in source file timermod.v" { { "Info" "ISGN_ENTITY_NAME" "1 timerMod " "Found entity 1: timerMod" {  } { { "timerMod.v" "" { Text "F:/FPGAProject/DigitalClock/timerMod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755084223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755084223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalClock " "Elaborating entity \"DigitalClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1572755084292 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_ModeRelease DigitalClock.v(213) " "Verilog HDL or VHDL warning at DigitalClock.v(213): object \"isSW_ModeRelease\" assigned a value but never read" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755084294 "|DigitalClock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_SelRelease DigitalClock.v(479) " "Verilog HDL or VHDL warning at DigitalClock.v(479): object \"isSW_SelRelease\" assigned a value but never read" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 479 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755084294 "|DigitalClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreDiv FreDiv:uut4 " "Elaborating entity \"FreDiv\" for hierarchy \"FreDiv:uut4\"" {  } { { "DigitalClock.v" "uut4" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hourCounter hourCounter:utt1 " "Elaborating entity \"hourCounter\" for hierarchy \"hourCounter:utt1\"" {  } { { "DigitalClock.v" "utt1" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minCounter minCounter:uut2 " "Elaborating entity \"minCounter\" for hierarchy \"minCounter:uut2\"" {  } { { "DigitalClock.v" "uut2" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_funcmod smg_funcmod:U1 " "Elaborating entity \"smg_funcmod\" for hierarchy \"smg_funcmod:U1\"" {  } { { "DigitalClock.v" "U1" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_encode_immdmod smg_encode_immdmod:U2 " "Elaborating entity \"smg_encode_immdmod\" for hierarchy \"smg_encode_immdmod:U2\"" {  } { { "DigitalClock.v" "U2" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timeSet timeSet:uut6 " "Elaborating entity \"timeSet\" for hierarchy \"timeSet:uut6\"" {  } { { "DigitalClock.v" "uut6" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084404 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_SelRelease timerSet.v(33) " "Verilog HDL or VHDL warning at timerSet.v(33): object \"isSW_SelRelease\" assigned a value but never read" {  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755084405 "|DigitalClock|timeSet:uut6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_AddRelease timerSet.v(86) " "Verilog HDL or VHDL warning at timerSet.v(86): object \"isSW_AddRelease\" assigned a value but never read" {  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755084405 "|DigitalClock|timeSet:uut6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oclockPlay oclockPlay:uut7 " "Elaborating entity \"oclockPlay\" for hierarchy \"oclockPlay:uut7\"" {  } { { "DigitalClock.v" "uut7" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084406 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F500HZ oclockPlay.v(82) " "Verilog HDL Always Construct warning at oclockPlay.v(82): variable \"F500HZ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "output_files/oclockPlay.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/oclockPlay.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572755084407 "|DigitalClock|oclockPlay:uut7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F1KHZ oclockPlay.v(87) " "Verilog HDL Always Construct warning at oclockPlay.v(87): variable \"F1KHZ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "output_files/oclockPlay.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/oclockPlay.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572755084407 "|DigitalClock|oclockPlay:uut7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dateDisplay dateDisplay:utt8 " "Elaborating entity \"dateDisplay\" for hierarchy \"dateDisplay:utt8\"" {  } { { "DigitalClock.v" "utt8" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dateDisplay.v(120) " "Verilog HDL assignment warning at dateDisplay.v(120): truncated value with size 32 to match size of target (1)" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1572755084409 "|DigitalClock|dateDisplay:utt8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "year3 dateDisplay.v(121) " "Verilog HDL Always Construct warning at dateDisplay.v(121): inferring latch(es) for variable \"year3\", which holds its previous value in one or more paths through the always construct" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1572755084409 "|DigitalClock|dateDisplay:utt8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "year2 dateDisplay.v(121) " "Verilog HDL Always Construct warning at dateDisplay.v(121): inferring latch(es) for variable \"year2\", which holds its previous value in one or more paths through the always construct" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1572755084409 "|DigitalClock|dateDisplay:utt8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year2\[0\] dateDisplay.v(121) " "Inferred latch for \"year2\[0\]\" at dateDisplay.v(121)" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572755084409 "|DigitalClock|dateDisplay:utt8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year2\[1\] dateDisplay.v(121) " "Inferred latch for \"year2\[1\]\" at dateDisplay.v(121)" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572755084409 "|DigitalClock|dateDisplay:utt8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year2\[2\] dateDisplay.v(121) " "Inferred latch for \"year2\[2\]\" at dateDisplay.v(121)" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572755084409 "|DigitalClock|dateDisplay:utt8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year2\[3\] dateDisplay.v(121) " "Inferred latch for \"year2\[3\]\" at dateDisplay.v(121)" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572755084409 "|DigitalClock|dateDisplay:utt8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year3\[0\] dateDisplay.v(121) " "Inferred latch for \"year3\[0\]\" at dateDisplay.v(121)" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572755084410 "|DigitalClock|dateDisplay:utt8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year3\[1\] dateDisplay.v(121) " "Inferred latch for \"year3\[1\]\" at dateDisplay.v(121)" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572755084410 "|DigitalClock|dateDisplay:utt8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year3\[2\] dateDisplay.v(121) " "Inferred latch for \"year3\[2\]\" at dateDisplay.v(121)" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572755084410 "|DigitalClock|dateDisplay:utt8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year3\[3\] dateDisplay.v(121) " "Inferred latch for \"year3\[3\]\" at dateDisplay.v(121)" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572755084410 "|DigitalClock|dateDisplay:utt8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dateSet dateSet:utt9 " "Elaborating entity \"dateSet\" for hierarchy \"dateSet:utt9\"" {  } { { "DigitalClock.v" "utt9" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084410 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_SelRelease dateSet.v(35) " "Verilog HDL or VHDL warning at dateSet.v(35): object \"isSW_SelRelease\" assigned a value but never read" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755084412 "|DigitalClock|dateSet:utt9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_AddRelease dateSet.v(88) " "Verilog HDL or VHDL warning at dateSet.v(88): object \"isSW_AddRelease\" assigned a value but never read" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755084412 "|DigitalClock|dateSet:utt9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarmClock alarmClock:uut10 " "Elaborating entity \"alarmClock\" for hierarchy \"alarmClock:uut10\"" {  } { { "DigitalClock.v" "uut10" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084413 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_SelRelease alarmClock.v(36) " "Verilog HDL or VHDL warning at alarmClock.v(36): object \"isSW_SelRelease\" assigned a value but never read" {  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755084415 "|DigitalClock|alarmClock:uut10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_AddRelease alarmClock.v(89) " "Verilog HDL or VHDL warning at alarmClock.v(89): object \"isSW_AddRelease\" assigned a value but never read" {  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755084415 "|DigitalClock|alarmClock:uut10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopWatch stopWatch:uut11 " "Elaborating entity \"stopWatch\" for hierarchy \"stopWatch:uut11\"" {  } { { "DigitalClock.v" "uut11" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084415 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_StartRelease stopWatch.v(55) " "Verilog HDL or VHDL warning at stopWatch.v(55): object \"isSW_StartRelease\" assigned a value but never read" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755084418 "|DigitalClock|stopWatch:uut11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_CntRelease stopWatch.v(109) " "Verilog HDL or VHDL warning at stopWatch.v(109): object \"isSW_CntRelease\" assigned a value but never read" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755084418 "|DigitalClock|stopWatch:uut11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM stopWatch:uut11\|RAM:RAM_inst " "Elaborating entity \"RAM\" for hierarchy \"stopWatch:uut11\|RAM:RAM_inst\"" {  } { { "stopWatch.v" "RAM_inst" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram stopWatch:uut11\|RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"stopWatch:uut11\|RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "F:/FPGAProject/DigitalClock/RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stopWatch:uut11\|RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"stopWatch:uut11\|RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "F:/FPGAProject/DigitalClock/RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755084464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stopWatch:uut11\|RAM:RAM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"stopWatch:uut11\|RAM:RAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084467 ""}  } { { "RAM.v" "" { Text "F:/FPGAProject/DigitalClock/RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1572755084467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ef1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ef1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ef1 " "Found entity 1: altsyncram_5ef1" {  } { { "db/altsyncram_5ef1.tdf" "" { Text "F:/FPGAProject/DigitalClock/db/altsyncram_5ef1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755084517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755084517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ef1 stopWatch:uut11\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_5ef1:auto_generated " "Elaborating entity \"altsyncram_5ef1\" for hierarchy \"stopWatch:uut11\|RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_5ef1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microSecCounter stopWatch:uut11\|microSecCounter:uut5 " "Elaborating entity \"microSecCounter\" for hierarchy \"stopWatch:uut11\|microSecCounter:uut5\"" {  } { { "stopWatch.v" "uut5" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iicBasemod iicBasemod:uut12 " "Elaborating entity \"iicBasemod\" for hierarchy \"iicBasemod:uut12\"" {  } { { "DigitalClock.v" "uut12" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084522 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_oDataRelease iicBasemod.v(46) " "Verilog HDL or VHDL warning at iicBasemod.v(46): object \"isSW_oDataRelease\" assigned a value but never read" {  } { { "iicBasemod.v" "" { Text "F:/FPGAProject/DigitalClock/iicBasemod.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755084524 "|DigitalClock|iicBasemod:uut12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_savemod iicBasemod:uut12\|iic_savemod:U1 " "Elaborating entity \"iic_savemod\" for hierarchy \"iicBasemod:uut12\|iic_savemod:U1\"" {  } { { "iicBasemod.v" "U1" { Text "F:/FPGAProject/DigitalClock/iicBasemod.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timerMod timerMod:uut13 " "Elaborating entity \"timerMod\" for hierarchy \"timerMod:uut13\"" {  } { { "DigitalClock.v" "uut13" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755084527 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_SelRelease timerMod.v(33) " "Verilog HDL or VHDL warning at timerMod.v(33): object \"isSW_SelRelease\" assigned a value but never read" {  } { { "timerMod.v" "" { Text "F:/FPGAProject/DigitalClock/timerMod.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755084529 "|DigitalClock|timerMod:uut13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isSW_AddRelease timerMod.v(86) " "Verilog HDL or VHDL warning at timerMod.v(86): object \"isSW_AddRelease\" assigned a value but never read" {  } { { "timerMod.v" "" { Text "F:/FPGAProject/DigitalClock/timerMod.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572755084529 "|DigitalClock|timerMod:uut13"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1572755084651 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Quartus II" 0 -1 1572755084651 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Quartus II" 0 -1 1572755084651 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "timerMod:uut13\|always6~0 " "Found clock multiplexer timerMod:uut13\|always6~0" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1572755084822 "|DigitalClock|timerMod:uut13|always6~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1572755084822 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "stopWatch:uut11\|wren_sig~synth " "Converted tri-state buffer \"stopWatch:uut11\|wren_sig~synth\" feeding internal logic into a wire" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 232 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1572755084888 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1572755084888 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dateDisplay:utt8\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dateDisplay:utt8\|Mod0\"" {  } { { "dateDisplay.v" "Mod0" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755086975 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dateDisplay:utt8\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dateDisplay:utt8\|Mod1\"" {  } { { "dateDisplay.v" "Mod1" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755086975 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dateSet:utt9\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dateSet:utt9\|Mod0\"" {  } { { "output_files/dateSet.v" "Mod0" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 231 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755086975 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dateSet:utt9\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dateSet:utt9\|Mod1\"" {  } { { "output_files/dateSet.v" "Mod1" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 231 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755086975 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dateDisplay:utt8\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dateDisplay:utt8\|Mult0\"" {  } { { "dateDisplay.v" "Mult0" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755086975 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dateDisplay:utt8\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dateDisplay:utt8\|Mult1\"" {  } { { "dateDisplay.v" "Mult1" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755086975 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dateSet:utt9\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dateSet:utt9\|Mult0\"" {  } { { "output_files/dateSet.v" "Mult0" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 231 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755086975 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dateSet:utt9\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dateSet:utt9\|Mult1\"" {  } { { "output_files/dateSet.v" "Mult1" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 231 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755086975 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1572755086975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dateDisplay:utt8\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"dateDisplay:utt8\|lpm_divide:Mod0\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 154 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755087014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dateDisplay:utt8\|lpm_divide:Mod0 " "Instantiated megafunction \"dateDisplay:utt8\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087014 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 154 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1572755087014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9bm " "Found entity 1: lpm_divide_9bm" {  } { { "db/lpm_divide_9bm.tdf" "" { Text "F:/FPGAProject/DigitalClock/db/lpm_divide_9bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755087058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755087058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "F:/FPGAProject/DigitalClock/db/sign_div_unsign_ulh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755087074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755087074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g7f " "Found entity 1: alt_u_div_g7f" {  } { { "db/alt_u_div_g7f.tdf" "" { Text "F:/FPGAProject/DigitalClock/db/alt_u_div_g7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755087102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755087102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "F:/FPGAProject/DigitalClock/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755087153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755087153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "F:/FPGAProject/DigitalClock/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755087198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755087198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dateDisplay:utt8\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"dateDisplay:utt8\|lpm_divide:Mod1\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 154 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755087206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dateDisplay:utt8\|lpm_divide:Mod1 " "Instantiated megafunction \"dateDisplay:utt8\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087207 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 154 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1572755087207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bbm " "Found entity 1: lpm_divide_bbm" {  } { { "db/lpm_divide_bbm.tdf" "" { Text "F:/FPGAProject/DigitalClock/db/lpm_divide_bbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755087252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755087252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "F:/FPGAProject/DigitalClock/db/sign_div_unsign_0mh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755087268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755087268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k7f " "Found entity 1: alt_u_div_k7f" {  } { { "db/alt_u_div_k7f.tdf" "" { Text "F:/FPGAProject/DigitalClock/db/alt_u_div_k7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572755087296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572755087296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dateDisplay:utt8\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dateDisplay:utt8\|lpm_mult:Mult0\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 154 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755087347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dateDisplay:utt8\|lpm_mult:Mult0 " "Instantiated megafunction \"dateDisplay:utt8\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087349 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 154 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1572755087349 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dateDisplay:utt8\|lpm_mult:Mult0\|multcore:mult_core dateDisplay:utt8\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dateDisplay:utt8\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"dateDisplay:utt8\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 154 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087381 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dateDisplay:utt8\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder dateDisplay:utt8\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dateDisplay:utt8\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"dateDisplay:utt8\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 154 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087402 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dateDisplay:utt8\|lpm_mult:Mult0\|altshift:external_latency_ffs dateDisplay:utt8\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dateDisplay:utt8\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"dateDisplay:utt8\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 154 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dateDisplay:utt8\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"dateDisplay:utt8\|lpm_mult:Mult1\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 154 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755087428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dateDisplay:utt8\|lpm_mult:Mult1 " "Instantiated megafunction \"dateDisplay:utt8\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087430 ""}  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 154 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1572755087430 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dateDisplay:utt8\|lpm_mult:Mult1\|multcore:mult_core dateDisplay:utt8\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"dateDisplay:utt8\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"dateDisplay:utt8\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 154 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087433 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dateDisplay:utt8\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder dateDisplay:utt8\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"dateDisplay:utt8\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"dateDisplay:utt8\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 154 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087435 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dateDisplay:utt8\|lpm_mult:Mult1\|altshift:external_latency_ffs dateDisplay:utt8\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"dateDisplay:utt8\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"dateDisplay:utt8\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 154 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572755087438 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1572755087917 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 -1 1572755087931 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "smg_funcmod.v" "" { Text "F:/FPGAProject/DigitalClock/smg_funcmod.v" 56 -1 0 } } { "iic_savemod.v" "" { Text "F:/FPGAProject/DigitalClock/iic_savemod.v" 33 -1 0 } } { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 133 -1 0 } } { "iic_savemod.v" "" { Text "F:/FPGAProject/DigitalClock/iic_savemod.v" 23 -1 0 } } { "iic_savemod.v" "" { Text "F:/FPGAProject/DigitalClock/iic_savemod.v" 22 -1 0 } } { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 73 -1 0 } } { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 463 -1 0 } } { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 197 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1572755087967 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1572755087968 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minCounter:uut2\|minute1\[3\] minCounter:uut2\|minute1\[3\]~_emulated minCounter:uut2\|minute1\[3\]~1 " "Register \"minCounter:uut2\|minute1\[3\]\" is converted into an equivalent circuit using register \"minCounter:uut2\|minute1\[3\]~_emulated\" and latch \"minCounter:uut2\|minute1\[3\]~1\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|minCounter:uut2|minute1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minCounter:uut2\|minute1\[2\] minCounter:uut2\|minute1\[2\]~_emulated minCounter:uut2\|minute1\[2\]~6 " "Register \"minCounter:uut2\|minute1\[2\]\" is converted into an equivalent circuit using register \"minCounter:uut2\|minute1\[2\]~_emulated\" and latch \"minCounter:uut2\|minute1\[2\]~6\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|minCounter:uut2|minute1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minCounter:uut2\|minute1\[1\] minCounter:uut2\|minute1\[1\]~_emulated minCounter:uut2\|minute1\[1\]~11 " "Register \"minCounter:uut2\|minute1\[1\]\" is converted into an equivalent circuit using register \"minCounter:uut2\|minute1\[1\]~_emulated\" and latch \"minCounter:uut2\|minute1\[1\]~11\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|minCounter:uut2|minute1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minCounter:uut2\|minute1\[0\] minCounter:uut2\|minute1\[0\]~_emulated minCounter:uut2\|minute1\[0\]~16 " "Register \"minCounter:uut2\|minute1\[0\]\" is converted into an equivalent circuit using register \"minCounter:uut2\|minute1\[0\]~_emulated\" and latch \"minCounter:uut2\|minute1\[0\]~16\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|minCounter:uut2|minute1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minCounter:uut2\|minute0\[3\] minCounter:uut2\|minute0\[3\]~_emulated minCounter:uut2\|minute0\[3\]~1 " "Register \"minCounter:uut2\|minute0\[3\]\" is converted into an equivalent circuit using register \"minCounter:uut2\|minute0\[3\]~_emulated\" and latch \"minCounter:uut2\|minute0\[3\]~1\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|minCounter:uut2|minute0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minCounter:uut2\|minute0\[2\] minCounter:uut2\|minute0\[2\]~_emulated minCounter:uut2\|minute0\[2\]~6 " "Register \"minCounter:uut2\|minute0\[2\]\" is converted into an equivalent circuit using register \"minCounter:uut2\|minute0\[2\]~_emulated\" and latch \"minCounter:uut2\|minute0\[2\]~6\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|minCounter:uut2|minute0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minCounter:uut2\|minute0\[1\] minCounter:uut2\|minute0\[1\]~_emulated minCounter:uut2\|minute0\[1\]~11 " "Register \"minCounter:uut2\|minute0\[1\]\" is converted into an equivalent circuit using register \"minCounter:uut2\|minute0\[1\]~_emulated\" and latch \"minCounter:uut2\|minute0\[1\]~11\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|minCounter:uut2|minute0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minCounter:uut2\|minute0\[0\] minCounter:uut2\|minute0\[0\]~_emulated minCounter:uut2\|minute0\[0\]~16 " "Register \"minCounter:uut2\|minute0\[0\]\" is converted into an equivalent circuit using register \"minCounter:uut2\|minute0\[0\]~_emulated\" and latch \"minCounter:uut2\|minute0\[0\]~16\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|minCounter:uut2|minute0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minCounter:uut3\|minute1\[3\] minCounter:uut3\|minute1\[3\]~_emulated minCounter:uut3\|minute1\[3\]~1 " "Register \"minCounter:uut3\|minute1\[3\]\" is converted into an equivalent circuit using register \"minCounter:uut3\|minute1\[3\]~_emulated\" and latch \"minCounter:uut3\|minute1\[3\]~1\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|minCounter:uut3|minute1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minCounter:uut3\|minute1\[2\] minCounter:uut3\|minute1\[2\]~_emulated minCounter:uut3\|minute1\[2\]~6 " "Register \"minCounter:uut3\|minute1\[2\]\" is converted into an equivalent circuit using register \"minCounter:uut3\|minute1\[2\]~_emulated\" and latch \"minCounter:uut3\|minute1\[2\]~6\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|minCounter:uut3|minute1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minCounter:uut3\|minute1\[1\] minCounter:uut3\|minute1\[1\]~_emulated minCounter:uut3\|minute1\[1\]~11 " "Register \"minCounter:uut3\|minute1\[1\]\" is converted into an equivalent circuit using register \"minCounter:uut3\|minute1\[1\]~_emulated\" and latch \"minCounter:uut3\|minute1\[1\]~11\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|minCounter:uut3|minute1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minCounter:uut3\|minute1\[0\] minCounter:uut3\|minute1\[0\]~_emulated minCounter:uut3\|minute1\[0\]~16 " "Register \"minCounter:uut3\|minute1\[0\]\" is converted into an equivalent circuit using register \"minCounter:uut3\|minute1\[0\]~_emulated\" and latch \"minCounter:uut3\|minute1\[0\]~16\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|minCounter:uut3|minute1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minCounter:uut3\|minute0\[3\] minCounter:uut3\|minute0\[3\]~_emulated minCounter:uut3\|minute0\[3\]~1 " "Register \"minCounter:uut3\|minute0\[3\]\" is converted into an equivalent circuit using register \"minCounter:uut3\|minute0\[3\]~_emulated\" and latch \"minCounter:uut3\|minute0\[3\]~1\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|minCounter:uut3|minute0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minCounter:uut3\|minute0\[2\] minCounter:uut3\|minute0\[2\]~_emulated minCounter:uut3\|minute0\[2\]~6 " "Register \"minCounter:uut3\|minute0\[2\]\" is converted into an equivalent circuit using register \"minCounter:uut3\|minute0\[2\]~_emulated\" and latch \"minCounter:uut3\|minute0\[2\]~6\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|minCounter:uut3|minute0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minCounter:uut3\|minute0\[1\] minCounter:uut3\|minute0\[1\]~_emulated minCounter:uut3\|minute0\[1\]~11 " "Register \"minCounter:uut3\|minute0\[1\]\" is converted into an equivalent circuit using register \"minCounter:uut3\|minute0\[1\]~_emulated\" and latch \"minCounter:uut3\|minute0\[1\]~11\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|minCounter:uut3|minute0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "minCounter:uut3\|minute0\[0\] minCounter:uut3\|minute0\[0\]~_emulated minCounter:uut3\|minute0\[0\]~16 " "Register \"minCounter:uut3\|minute0\[0\]\" is converted into an equivalent circuit using register \"minCounter:uut3\|minute0\[0\]~_emulated\" and latch \"minCounter:uut3\|minute0\[0\]~16\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|minCounter:uut3|minute0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hourCounter:utt1\|hour1\[0\] hourCounter:utt1\|hour1\[0\]~_emulated hourCounter:utt1\|hour1\[0\]~1 " "Register \"hourCounter:utt1\|hour1\[0\]\" is converted into an equivalent circuit using register \"hourCounter:utt1\|hour1\[0\]~_emulated\" and latch \"hourCounter:utt1\|hour1\[0\]~1\"" {  } { { "hourCounter.v" "" { Text "F:/FPGAProject/DigitalClock/hourCounter.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|hourCounter:utt1|hour1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alarmClock:uut10\|hour_set1\[0\] alarmClock:uut10\|hour_set1\[0\]~_emulated alarmClock:uut10\|hour_set1\[0\]~1 " "Register \"alarmClock:uut10\|hour_set1\[0\]\" is converted into an equivalent circuit using register \"alarmClock:uut10\|hour_set1\[0\]~_emulated\" and latch \"alarmClock:uut10\|hour_set1\[0\]~1\"" {  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|alarmClock:uut10|hour_set1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hourCounter:utt1\|hour1\[1\] hourCounter:utt1\|hour1\[1\]~_emulated hourCounter:utt1\|hour1\[1\]~6 " "Register \"hourCounter:utt1\|hour1\[1\]\" is converted into an equivalent circuit using register \"hourCounter:utt1\|hour1\[1\]~_emulated\" and latch \"hourCounter:utt1\|hour1\[1\]~6\"" {  } { { "hourCounter.v" "" { Text "F:/FPGAProject/DigitalClock/hourCounter.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|hourCounter:utt1|hour1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alarmClock:uut10\|hour_set1\[1\] alarmClock:uut10\|hour_set1\[1\]~_emulated alarmClock:uut10\|hour_set1\[1\]~6 " "Register \"alarmClock:uut10\|hour_set1\[1\]\" is converted into an equivalent circuit using register \"alarmClock:uut10\|hour_set1\[1\]~_emulated\" and latch \"alarmClock:uut10\|hour_set1\[1\]~6\"" {  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|alarmClock:uut10|hour_set1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hourCounter:utt1\|hour1\[2\] hourCounter:utt1\|hour1\[2\]~_emulated hourCounter:utt1\|hour1\[2\]~11 " "Register \"hourCounter:utt1\|hour1\[2\]\" is converted into an equivalent circuit using register \"hourCounter:utt1\|hour1\[2\]~_emulated\" and latch \"hourCounter:utt1\|hour1\[2\]~11\"" {  } { { "hourCounter.v" "" { Text "F:/FPGAProject/DigitalClock/hourCounter.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|hourCounter:utt1|hour1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alarmClock:uut10\|hour_set1\[2\] alarmClock:uut10\|hour_set1\[2\]~_emulated alarmClock:uut10\|hour_set1\[2\]~11 " "Register \"alarmClock:uut10\|hour_set1\[2\]\" is converted into an equivalent circuit using register \"alarmClock:uut10\|hour_set1\[2\]~_emulated\" and latch \"alarmClock:uut10\|hour_set1\[2\]~11\"" {  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|alarmClock:uut10|hour_set1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hourCounter:utt1\|hour1\[3\] hourCounter:utt1\|hour1\[3\]~_emulated hourCounter:utt1\|hour1\[3\]~16 " "Register \"hourCounter:utt1\|hour1\[3\]\" is converted into an equivalent circuit using register \"hourCounter:utt1\|hour1\[3\]~_emulated\" and latch \"hourCounter:utt1\|hour1\[3\]~16\"" {  } { { "hourCounter.v" "" { Text "F:/FPGAProject/DigitalClock/hourCounter.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|hourCounter:utt1|hour1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alarmClock:uut10\|hour_set1\[3\] alarmClock:uut10\|hour_set1\[3\]~_emulated alarmClock:uut10\|hour_set1\[3\]~16 " "Register \"alarmClock:uut10\|hour_set1\[3\]\" is converted into an equivalent circuit using register \"alarmClock:uut10\|hour_set1\[3\]~_emulated\" and latch \"alarmClock:uut10\|hour_set1\[3\]~16\"" {  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|alarmClock:uut10|hour_set1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hourCounter:utt1\|hour0\[0\] hourCounter:utt1\|hour0\[0\]~_emulated hourCounter:utt1\|hour0\[0\]~1 " "Register \"hourCounter:utt1\|hour0\[0\]\" is converted into an equivalent circuit using register \"hourCounter:utt1\|hour0\[0\]~_emulated\" and latch \"hourCounter:utt1\|hour0\[0\]~1\"" {  } { { "hourCounter.v" "" { Text "F:/FPGAProject/DigitalClock/hourCounter.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|hourCounter:utt1|hour0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alarmClock:uut10\|hour_set0\[0\] alarmClock:uut10\|hour_set0\[0\]~_emulated alarmClock:uut10\|hour_set0\[0\]~1 " "Register \"alarmClock:uut10\|hour_set0\[0\]\" is converted into an equivalent circuit using register \"alarmClock:uut10\|hour_set0\[0\]~_emulated\" and latch \"alarmClock:uut10\|hour_set0\[0\]~1\"" {  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|alarmClock:uut10|hour_set0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hourCounter:utt1\|hour0\[1\] hourCounter:utt1\|hour0\[1\]~_emulated hourCounter:utt1\|hour0\[1\]~6 " "Register \"hourCounter:utt1\|hour0\[1\]\" is converted into an equivalent circuit using register \"hourCounter:utt1\|hour0\[1\]~_emulated\" and latch \"hourCounter:utt1\|hour0\[1\]~6\"" {  } { { "hourCounter.v" "" { Text "F:/FPGAProject/DigitalClock/hourCounter.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|hourCounter:utt1|hour0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alarmClock:uut10\|hour_set0\[1\] alarmClock:uut10\|hour_set0\[1\]~_emulated alarmClock:uut10\|hour_set0\[1\]~6 " "Register \"alarmClock:uut10\|hour_set0\[1\]\" is converted into an equivalent circuit using register \"alarmClock:uut10\|hour_set0\[1\]~_emulated\" and latch \"alarmClock:uut10\|hour_set0\[1\]~6\"" {  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|alarmClock:uut10|hour_set0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hourCounter:utt1\|hour0\[2\] hourCounter:utt1\|hour0\[2\]~_emulated hourCounter:utt1\|hour0\[2\]~11 " "Register \"hourCounter:utt1\|hour0\[2\]\" is converted into an equivalent circuit using register \"hourCounter:utt1\|hour0\[2\]~_emulated\" and latch \"hourCounter:utt1\|hour0\[2\]~11\"" {  } { { "hourCounter.v" "" { Text "F:/FPGAProject/DigitalClock/hourCounter.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|hourCounter:utt1|hour0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alarmClock:uut10\|hour_set0\[2\] alarmClock:uut10\|hour_set0\[2\]~_emulated alarmClock:uut10\|hour_set0\[2\]~11 " "Register \"alarmClock:uut10\|hour_set0\[2\]\" is converted into an equivalent circuit using register \"alarmClock:uut10\|hour_set0\[2\]~_emulated\" and latch \"alarmClock:uut10\|hour_set0\[2\]~11\"" {  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|alarmClock:uut10|hour_set0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hourCounter:utt1\|hour0\[3\] hourCounter:utt1\|hour0\[3\]~_emulated hourCounter:utt1\|hour0\[3\]~16 " "Register \"hourCounter:utt1\|hour0\[3\]\" is converted into an equivalent circuit using register \"hourCounter:utt1\|hour0\[3\]~_emulated\" and latch \"hourCounter:utt1\|hour0\[3\]~16\"" {  } { { "hourCounter.v" "" { Text "F:/FPGAProject/DigitalClock/hourCounter.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|hourCounter:utt1|hour0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alarmClock:uut10\|hour_set0\[3\] alarmClock:uut10\|hour_set0\[3\]~_emulated alarmClock:uut10\|hour_set0\[3\]~16 " "Register \"alarmClock:uut10\|hour_set0\[3\]\" is converted into an equivalent circuit using register \"alarmClock:uut10\|hour_set0\[3\]~_emulated\" and latch \"alarmClock:uut10\|hour_set0\[3\]~16\"" {  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|alarmClock:uut10|hour_set0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alarmClock:uut10\|minute_set1\[0\] alarmClock:uut10\|minute_set1\[0\]~_emulated alarmClock:uut10\|minute_set1\[0\]~1 " "Register \"alarmClock:uut10\|minute_set1\[0\]\" is converted into an equivalent circuit using register \"alarmClock:uut10\|minute_set1\[0\]~_emulated\" and latch \"alarmClock:uut10\|minute_set1\[0\]~1\"" {  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|alarmClock:uut10|minute_set1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alarmClock:uut10\|minute_set1\[1\] alarmClock:uut10\|minute_set1\[1\]~_emulated alarmClock:uut10\|minute_set1\[1\]~6 " "Register \"alarmClock:uut10\|minute_set1\[1\]\" is converted into an equivalent circuit using register \"alarmClock:uut10\|minute_set1\[1\]~_emulated\" and latch \"alarmClock:uut10\|minute_set1\[1\]~6\"" {  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|alarmClock:uut10|minute_set1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alarmClock:uut10\|minute_set1\[2\] alarmClock:uut10\|minute_set1\[2\]~_emulated alarmClock:uut10\|minute_set1\[2\]~11 " "Register \"alarmClock:uut10\|minute_set1\[2\]\" is converted into an equivalent circuit using register \"alarmClock:uut10\|minute_set1\[2\]~_emulated\" and latch \"alarmClock:uut10\|minute_set1\[2\]~11\"" {  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|alarmClock:uut10|minute_set1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alarmClock:uut10\|minute_set1\[3\] alarmClock:uut10\|minute_set1\[3\]~_emulated alarmClock:uut10\|minute_set1\[3\]~16 " "Register \"alarmClock:uut10\|minute_set1\[3\]\" is converted into an equivalent circuit using register \"alarmClock:uut10\|minute_set1\[3\]~_emulated\" and latch \"alarmClock:uut10\|minute_set1\[3\]~16\"" {  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|alarmClock:uut10|minute_set1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alarmClock:uut10\|minute_set0\[0\] alarmClock:uut10\|minute_set0\[0\]~_emulated alarmClock:uut10\|minute_set0\[0\]~1 " "Register \"alarmClock:uut10\|minute_set0\[0\]\" is converted into an equivalent circuit using register \"alarmClock:uut10\|minute_set0\[0\]~_emulated\" and latch \"alarmClock:uut10\|minute_set0\[0\]~1\"" {  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|alarmClock:uut10|minute_set0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alarmClock:uut10\|minute_set0\[1\] alarmClock:uut10\|minute_set0\[1\]~_emulated alarmClock:uut10\|minute_set0\[1\]~6 " "Register \"alarmClock:uut10\|minute_set0\[1\]\" is converted into an equivalent circuit using register \"alarmClock:uut10\|minute_set0\[1\]~_emulated\" and latch \"alarmClock:uut10\|minute_set0\[1\]~6\"" {  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|alarmClock:uut10|minute_set0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alarmClock:uut10\|minute_set0\[2\] alarmClock:uut10\|minute_set0\[2\]~_emulated alarmClock:uut10\|minute_set0\[2\]~11 " "Register \"alarmClock:uut10\|minute_set0\[2\]\" is converted into an equivalent circuit using register \"alarmClock:uut10\|minute_set0\[2\]~_emulated\" and latch \"alarmClock:uut10\|minute_set0\[2\]~11\"" {  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|alarmClock:uut10|minute_set0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alarmClock:uut10\|minute_set0\[3\] alarmClock:uut10\|minute_set0\[3\]~_emulated alarmClock:uut10\|minute_set0\[3\]~16 " "Register \"alarmClock:uut10\|minute_set0\[3\]\" is converted into an equivalent circuit using register \"alarmClock:uut10\|minute_set0\[3\]~_emulated\" and latch \"alarmClock:uut10\|minute_set0\[3\]~16\"" {  } { { "alarmClock.v" "" { Text "F:/FPGAProject/DigitalClock/alarmClock.v" 173 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|alarmClock:uut10|minute_set0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[6\] timeClock\[6\]~_emulated timeClock\[6\]~1 " "Register \"timeClock\[6\]\" is converted into an equivalent circuit using register \"timeClock\[6\]~_emulated\" and latch \"timeClock\[6\]~1\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[2\] timeClock\[2\]~_emulated timeClock\[2\]~5 " "Register \"timeClock\[2\]\" is converted into an equivalent circuit using register \"timeClock\[2\]~_emulated\" and latch \"timeClock\[2\]~5\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[14\] timeClock\[14\]~_emulated timeClock\[14\]~9 " "Register \"timeClock\[14\]\" is converted into an equivalent circuit using register \"timeClock\[14\]~_emulated\" and latch \"timeClock\[14\]~9\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[18\] timeClock\[18\]~_emulated timeClock\[18\]~13 " "Register \"timeClock\[18\]\" is converted into an equivalent circuit using register \"timeClock\[18\]~_emulated\" and latch \"timeClock\[18\]~13\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[22\] timeClock\[22\]~_emulated timeClock\[22\]~17 " "Register \"timeClock\[22\]\" is converted into an equivalent circuit using register \"timeClock\[22\]~_emulated\" and latch \"timeClock\[22\]~17\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[10\] timeClock\[10\]~_emulated timeClock\[10\]~21 " "Register \"timeClock\[10\]\" is converted into an equivalent circuit using register \"timeClock\[10\]~_emulated\" and latch \"timeClock\[10\]~21\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[5\] timeClock\[5\]~_emulated timeClock\[5\]~25 " "Register \"timeClock\[5\]\" is converted into an equivalent circuit using register \"timeClock\[5\]~_emulated\" and latch \"timeClock\[5\]~25\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[1\] timeClock\[1\]~_emulated timeClock\[1\]~29 " "Register \"timeClock\[1\]\" is converted into an equivalent circuit using register \"timeClock\[1\]~_emulated\" and latch \"timeClock\[1\]~29\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[13\] timeClock\[13\]~_emulated timeClock\[13\]~33 " "Register \"timeClock\[13\]\" is converted into an equivalent circuit using register \"timeClock\[13\]~_emulated\" and latch \"timeClock\[13\]~33\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[17\] timeClock\[17\]~_emulated timeClock\[17\]~37 " "Register \"timeClock\[17\]\" is converted into an equivalent circuit using register \"timeClock\[17\]~_emulated\" and latch \"timeClock\[17\]~37\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[21\] timeClock\[21\]~_emulated timeClock\[21\]~41 " "Register \"timeClock\[21\]\" is converted into an equivalent circuit using register \"timeClock\[21\]~_emulated\" and latch \"timeClock\[21\]~41\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[9\] timeClock\[9\]~_emulated timeClock\[9\]~45 " "Register \"timeClock\[9\]\" is converted into an equivalent circuit using register \"timeClock\[9\]~_emulated\" and latch \"timeClock\[9\]~45\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[4\] timeClock\[4\]~_emulated timeClock\[4\]~49 " "Register \"timeClock\[4\]\" is converted into an equivalent circuit using register \"timeClock\[4\]~_emulated\" and latch \"timeClock\[4\]~49\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[0\] timeClock\[0\]~_emulated timeClock\[0\]~53 " "Register \"timeClock\[0\]\" is converted into an equivalent circuit using register \"timeClock\[0\]~_emulated\" and latch \"timeClock\[0\]~53\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[12\] timeClock\[12\]~_emulated timeClock\[12\]~57 " "Register \"timeClock\[12\]\" is converted into an equivalent circuit using register \"timeClock\[12\]~_emulated\" and latch \"timeClock\[12\]~57\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[16\] timeClock\[16\]~_emulated timeClock\[16\]~61 " "Register \"timeClock\[16\]\" is converted into an equivalent circuit using register \"timeClock\[16\]~_emulated\" and latch \"timeClock\[16\]~61\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[20\] timeClock\[20\]~_emulated timeClock\[20\]~65 " "Register \"timeClock\[20\]\" is converted into an equivalent circuit using register \"timeClock\[20\]~_emulated\" and latch \"timeClock\[20\]~65\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[8\] timeClock\[8\]~_emulated timeClock\[8\]~69 " "Register \"timeClock\[8\]\" is converted into an equivalent circuit using register \"timeClock\[8\]~_emulated\" and latch \"timeClock\[8\]~69\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[7\] timeClock\[7\]~_emulated timeClock\[7\]~73 " "Register \"timeClock\[7\]\" is converted into an equivalent circuit using register \"timeClock\[7\]~_emulated\" and latch \"timeClock\[7\]~73\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[3\] timeClock\[3\]~_emulated timeClock\[3\]~77 " "Register \"timeClock\[3\]\" is converted into an equivalent circuit using register \"timeClock\[3\]~_emulated\" and latch \"timeClock\[3\]~77\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[15\] timeClock\[15\]~_emulated timeClock\[15\]~81 " "Register \"timeClock\[15\]\" is converted into an equivalent circuit using register \"timeClock\[15\]~_emulated\" and latch \"timeClock\[15\]~81\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[19\] timeClock\[19\]~_emulated timeClock\[19\]~85 " "Register \"timeClock\[19\]\" is converted into an equivalent circuit using register \"timeClock\[19\]~_emulated\" and latch \"timeClock\[19\]~85\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[23\] timeClock\[23\]~_emulated timeClock\[23\]~89 " "Register \"timeClock\[23\]\" is converted into an equivalent circuit using register \"timeClock\[23\]~_emulated\" and latch \"timeClock\[23\]~89\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeClock\[11\] timeClock\[11\]~_emulated timeClock\[11\]~93 " "Register \"timeClock\[11\]\" is converted into an equivalent circuit using register \"timeClock\[11\]~_emulated\" and latch \"timeClock\[11\]~93\"" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeClock[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeSet:uut6\|minute_set1\[3\] timeSet:uut6\|minute_set1\[3\]~_emulated timeClock\[15\]~81 " "Register \"timeSet:uut6\|minute_set1\[3\]\" is converted into an equivalent circuit using register \"timeSet:uut6\|minute_set1\[3\]~_emulated\" and latch \"timeClock\[15\]~81\"" {  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeSet:uut6|minute_set1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeSet:uut6\|minute_set1\[2\] timeSet:uut6\|minute_set1\[2\]~_emulated timeClock\[14\]~9 " "Register \"timeSet:uut6\|minute_set1\[2\]\" is converted into an equivalent circuit using register \"timeSet:uut6\|minute_set1\[2\]~_emulated\" and latch \"timeClock\[14\]~9\"" {  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeSet:uut6|minute_set1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeSet:uut6\|minute_set1\[1\] timeSet:uut6\|minute_set1\[1\]~_emulated timeClock\[13\]~33 " "Register \"timeSet:uut6\|minute_set1\[1\]\" is converted into an equivalent circuit using register \"timeSet:uut6\|minute_set1\[1\]~_emulated\" and latch \"timeClock\[13\]~33\"" {  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeSet:uut6|minute_set1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeSet:uut6\|minute_set1\[0\] timeSet:uut6\|minute_set1\[0\]~_emulated timeClock\[12\]~57 " "Register \"timeSet:uut6\|minute_set1\[0\]\" is converted into an equivalent circuit using register \"timeSet:uut6\|minute_set1\[0\]~_emulated\" and latch \"timeClock\[12\]~57\"" {  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeSet:uut6|minute_set1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeSet:uut6\|minute_set0\[3\] timeSet:uut6\|minute_set0\[3\]~_emulated timeClock\[11\]~93 " "Register \"timeSet:uut6\|minute_set0\[3\]\" is converted into an equivalent circuit using register \"timeSet:uut6\|minute_set0\[3\]~_emulated\" and latch \"timeClock\[11\]~93\"" {  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeSet:uut6|minute_set0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeSet:uut6\|minute_set0\[2\] timeSet:uut6\|minute_set0\[2\]~_emulated timeClock\[10\]~21 " "Register \"timeSet:uut6\|minute_set0\[2\]\" is converted into an equivalent circuit using register \"timeSet:uut6\|minute_set0\[2\]~_emulated\" and latch \"timeClock\[10\]~21\"" {  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeSet:uut6|minute_set0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeSet:uut6\|minute_set0\[1\] timeSet:uut6\|minute_set0\[1\]~_emulated timeClock\[9\]~45 " "Register \"timeSet:uut6\|minute_set0\[1\]\" is converted into an equivalent circuit using register \"timeSet:uut6\|minute_set0\[1\]~_emulated\" and latch \"timeClock\[9\]~45\"" {  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeSet:uut6|minute_set0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeSet:uut6\|minute_set0\[0\] timeSet:uut6\|minute_set0\[0\]~_emulated timeClock\[8\]~69 " "Register \"timeSet:uut6\|minute_set0\[0\]\" is converted into an equivalent circuit using register \"timeSet:uut6\|minute_set0\[0\]~_emulated\" and latch \"timeClock\[8\]~69\"" {  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeSet:uut6|minute_set0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeSet:uut6\|hour_set1\[0\] timeSet:uut6\|hour_set1\[0\]~_emulated timeClock\[20\]~65 " "Register \"timeSet:uut6\|hour_set1\[0\]\" is converted into an equivalent circuit using register \"timeSet:uut6\|hour_set1\[0\]~_emulated\" and latch \"timeClock\[20\]~65\"" {  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeSet:uut6|hour_set1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeSet:uut6\|hour_set1\[1\] timeSet:uut6\|hour_set1\[1\]~_emulated timeClock\[21\]~41 " "Register \"timeSet:uut6\|hour_set1\[1\]\" is converted into an equivalent circuit using register \"timeSet:uut6\|hour_set1\[1\]~_emulated\" and latch \"timeClock\[21\]~41\"" {  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeSet:uut6|hour_set1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeSet:uut6\|hour_set1\[2\] timeSet:uut6\|hour_set1\[2\]~_emulated timeClock\[22\]~17 " "Register \"timeSet:uut6\|hour_set1\[2\]\" is converted into an equivalent circuit using register \"timeSet:uut6\|hour_set1\[2\]~_emulated\" and latch \"timeClock\[22\]~17\"" {  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeSet:uut6|hour_set1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeSet:uut6\|hour_set1\[3\] timeSet:uut6\|hour_set1\[3\]~_emulated timeClock\[23\]~89 " "Register \"timeSet:uut6\|hour_set1\[3\]\" is converted into an equivalent circuit using register \"timeSet:uut6\|hour_set1\[3\]~_emulated\" and latch \"timeClock\[23\]~89\"" {  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeSet:uut6|hour_set1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeSet:uut6\|hour_set0\[0\] timeSet:uut6\|hour_set0\[0\]~_emulated timeClock\[16\]~61 " "Register \"timeSet:uut6\|hour_set0\[0\]\" is converted into an equivalent circuit using register \"timeSet:uut6\|hour_set0\[0\]~_emulated\" and latch \"timeClock\[16\]~61\"" {  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeSet:uut6|hour_set0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeSet:uut6\|hour_set0\[1\] timeSet:uut6\|hour_set0\[1\]~_emulated timeClock\[17\]~37 " "Register \"timeSet:uut6\|hour_set0\[1\]\" is converted into an equivalent circuit using register \"timeSet:uut6\|hour_set0\[1\]~_emulated\" and latch \"timeClock\[17\]~37\"" {  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeSet:uut6|hour_set0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeSet:uut6\|hour_set0\[2\] timeSet:uut6\|hour_set0\[2\]~_emulated timeClock\[18\]~13 " "Register \"timeSet:uut6\|hour_set0\[2\]\" is converted into an equivalent circuit using register \"timeSet:uut6\|hour_set0\[2\]~_emulated\" and latch \"timeClock\[18\]~13\"" {  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeSet:uut6|hour_set0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timeSet:uut6\|hour_set0\[3\] timeSet:uut6\|hour_set0\[3\]~_emulated timeClock\[19\]~85 " "Register \"timeSet:uut6\|hour_set0\[3\]\" is converted into an equivalent circuit using register \"timeSet:uut6\|hour_set0\[3\]~_emulated\" and latch \"timeClock\[19\]~85\"" {  } { { "output_files/timerSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/timerSet.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|timeSet:uut6|hour_set0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchMicroSecond1\[2\] stopWatch:uut11\|stopWatchMicroSecond1\[2\]~_emulated stopWatch:uut11\|stopWatchMicroSecond1\[2\]~1 " "Register \"stopWatch:uut11\|stopWatchMicroSecond1\[2\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchMicroSecond1\[2\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchMicroSecond1\[2\]~1\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchMicroSecond1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|day1\[2\] dateDisplay:utt8\|day1\[2\]~_emulated dateDisplay:utt8\|day1\[2\]~1 " "Register \"dateDisplay:utt8\|day1\[2\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|day1\[2\]~_emulated\" and latch \"dateDisplay:utt8\|day1\[2\]~1\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|day1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchMicroSecond0\[2\] stopWatch:uut11\|stopWatchMicroSecond0\[2\]~_emulated stopWatch:uut11\|stopWatchMicroSecond0\[2\]~1 " "Register \"stopWatch:uut11\|stopWatchMicroSecond0\[2\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchMicroSecond0\[2\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchMicroSecond0\[2\]~1\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchMicroSecond0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|day0\[2\] dateDisplay:utt8\|day0\[2\]~_emulated dateDisplay:utt8\|day0\[2\]~1 " "Register \"dateDisplay:utt8\|day0\[2\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|day0\[2\]~_emulated\" and latch \"dateDisplay:utt8\|day0\[2\]~1\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|day0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchSecond1\[2\] stopWatch:uut11\|stopWatchSecond1\[2\]~_emulated stopWatch:uut11\|stopWatchSecond1\[2\]~1 " "Register \"stopWatch:uut11\|stopWatchSecond1\[2\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchSecond1\[2\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchSecond1\[2\]~1\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchSecond1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|month1\[2\] dateDisplay:utt8\|month1\[2\]~_emulated dateDisplay:utt8\|month1\[2\]~1 " "Register \"dateDisplay:utt8\|month1\[2\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|month1\[2\]~_emulated\" and latch \"dateDisplay:utt8\|month1\[2\]~1\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|month1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|year0\[2\] dateDisplay:utt8\|year0\[2\]~_emulated dateDisplay:utt8\|year0\[2\]~1 " "Register \"dateDisplay:utt8\|year0\[2\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|year0\[2\]~_emulated\" and latch \"dateDisplay:utt8\|year0\[2\]~1\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 135 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|year0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchMinute0\[2\] stopWatch:uut11\|stopWatchMinute0\[2\]~_emulated stopWatch:uut11\|stopWatchMinute0\[2\]~1 " "Register \"stopWatch:uut11\|stopWatchMinute0\[2\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchMinute0\[2\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchMinute0\[2\]~1\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchMinute0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchMinute1\[2\] stopWatch:uut11\|stopWatchMinute1\[2\]~_emulated stopWatch:uut11\|stopWatchMinute1\[2\]~1 " "Register \"stopWatch:uut11\|stopWatchMinute1\[2\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchMinute1\[2\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchMinute1\[2\]~1\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchMinute1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|year1\[2\] dateDisplay:utt8\|year1\[2\]~_emulated dateDisplay:utt8\|year1\[2\]~1 " "Register \"dateDisplay:utt8\|year1\[2\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|year1\[2\]~_emulated\" and latch \"dateDisplay:utt8\|year1\[2\]~1\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 135 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|year1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchSecond0\[2\] stopWatch:uut11\|stopWatchSecond0\[2\]~_emulated stopWatch:uut11\|stopWatchSecond0\[2\]~1 " "Register \"stopWatch:uut11\|stopWatchSecond0\[2\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchSecond0\[2\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchSecond0\[2\]~1\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchSecond0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|month0\[2\] dateDisplay:utt8\|month0\[2\]~_emulated dateDisplay:utt8\|month0\[2\]~1 " "Register \"dateDisplay:utt8\|month0\[2\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|month0\[2\]~_emulated\" and latch \"dateDisplay:utt8\|month0\[2\]~1\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|month0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchMicroSecond1\[1\] stopWatch:uut11\|stopWatchMicroSecond1\[1\]~_emulated stopWatch:uut11\|stopWatchMicroSecond1\[1\]~5 " "Register \"stopWatch:uut11\|stopWatchMicroSecond1\[1\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchMicroSecond1\[1\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchMicroSecond1\[1\]~5\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchMicroSecond1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|day1\[1\] dateDisplay:utt8\|day1\[1\]~_emulated dateDisplay:utt8\|day1\[1\]~6 " "Register \"dateDisplay:utt8\|day1\[1\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|day1\[1\]~_emulated\" and latch \"dateDisplay:utt8\|day1\[1\]~6\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|day1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchMicroSecond0\[1\] stopWatch:uut11\|stopWatchMicroSecond0\[1\]~_emulated stopWatch:uut11\|stopWatchMicroSecond0\[1\]~5 " "Register \"stopWatch:uut11\|stopWatchMicroSecond0\[1\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchMicroSecond0\[1\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchMicroSecond0\[1\]~5\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchMicroSecond0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|day0\[1\] dateDisplay:utt8\|day0\[1\]~_emulated dateDisplay:utt8\|day0\[1\]~6 " "Register \"dateDisplay:utt8\|day0\[1\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|day0\[1\]~_emulated\" and latch \"dateDisplay:utt8\|day0\[1\]~6\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|day0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchSecond1\[1\] stopWatch:uut11\|stopWatchSecond1\[1\]~_emulated stopWatch:uut11\|stopWatchSecond1\[1\]~5 " "Register \"stopWatch:uut11\|stopWatchSecond1\[1\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchSecond1\[1\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchSecond1\[1\]~5\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchSecond1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|month1\[1\] dateDisplay:utt8\|month1\[1\]~_emulated dateDisplay:utt8\|month1\[1\]~6 " "Register \"dateDisplay:utt8\|month1\[1\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|month1\[1\]~_emulated\" and latch \"dateDisplay:utt8\|month1\[1\]~6\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|month1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|year0\[1\] dateDisplay:utt8\|year0\[1\]~_emulated dateDisplay:utt8\|year0\[1\]~6 " "Register \"dateDisplay:utt8\|year0\[1\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|year0\[1\]~_emulated\" and latch \"dateDisplay:utt8\|year0\[1\]~6\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 135 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|year0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchMinute0\[1\] stopWatch:uut11\|stopWatchMinute0\[1\]~_emulated stopWatch:uut11\|stopWatchMinute0\[1\]~5 " "Register \"stopWatch:uut11\|stopWatchMinute0\[1\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchMinute0\[1\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchMinute0\[1\]~5\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchMinute0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchMinute1\[1\] stopWatch:uut11\|stopWatchMinute1\[1\]~_emulated stopWatch:uut11\|stopWatchMinute1\[1\]~5 " "Register \"stopWatch:uut11\|stopWatchMinute1\[1\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchMinute1\[1\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchMinute1\[1\]~5\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchMinute1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|year1\[1\] dateDisplay:utt8\|year1\[1\]~_emulated dateDisplay:utt8\|year1\[1\]~6 " "Register \"dateDisplay:utt8\|year1\[1\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|year1\[1\]~_emulated\" and latch \"dateDisplay:utt8\|year1\[1\]~6\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 135 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|year1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchSecond0\[1\] stopWatch:uut11\|stopWatchSecond0\[1\]~_emulated stopWatch:uut11\|stopWatchSecond0\[1\]~5 " "Register \"stopWatch:uut11\|stopWatchSecond0\[1\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchSecond0\[1\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchSecond0\[1\]~5\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchSecond0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|month0\[1\] dateDisplay:utt8\|month0\[1\]~_emulated dateDisplay:utt8\|month0\[1\]~6 " "Register \"dateDisplay:utt8\|month0\[1\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|month0\[1\]~_emulated\" and latch \"dateDisplay:utt8\|month0\[1\]~6\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|month0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchMicroSecond1\[0\] stopWatch:uut11\|stopWatchMicroSecond1\[0\]~_emulated stopWatch:uut11\|stopWatchMicroSecond1\[0\]~9 " "Register \"stopWatch:uut11\|stopWatchMicroSecond1\[0\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchMicroSecond1\[0\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchMicroSecond1\[0\]~9\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchMicroSecond1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|day1\[0\] dateDisplay:utt8\|day1\[0\]~_emulated dateDisplay:utt8\|day1\[0\]~11 " "Register \"dateDisplay:utt8\|day1\[0\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|day1\[0\]~_emulated\" and latch \"dateDisplay:utt8\|day1\[0\]~11\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|day1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchMicroSecond0\[0\] stopWatch:uut11\|stopWatchMicroSecond0\[0\]~_emulated stopWatch:uut11\|stopWatchMicroSecond0\[0\]~9 " "Register \"stopWatch:uut11\|stopWatchMicroSecond0\[0\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchMicroSecond0\[0\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchMicroSecond0\[0\]~9\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchMicroSecond0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|day0\[0\] dateDisplay:utt8\|day0\[0\]~_emulated dateDisplay:utt8\|day0\[0\]~11 " "Register \"dateDisplay:utt8\|day0\[0\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|day0\[0\]~_emulated\" and latch \"dateDisplay:utt8\|day0\[0\]~11\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|day0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchSecond1\[0\] stopWatch:uut11\|stopWatchSecond1\[0\]~_emulated stopWatch:uut11\|stopWatchSecond1\[0\]~9 " "Register \"stopWatch:uut11\|stopWatchSecond1\[0\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchSecond1\[0\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchSecond1\[0\]~9\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchSecond1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|month1\[0\] dateDisplay:utt8\|month1\[0\]~_emulated dateDisplay:utt8\|month1\[0\]~11 " "Register \"dateDisplay:utt8\|month1\[0\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|month1\[0\]~_emulated\" and latch \"dateDisplay:utt8\|month1\[0\]~11\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|month1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|year0\[0\] dateDisplay:utt8\|year0\[0\]~_emulated dateDisplay:utt8\|year0\[0\]~11 " "Register \"dateDisplay:utt8\|year0\[0\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|year0\[0\]~_emulated\" and latch \"dateDisplay:utt8\|year0\[0\]~11\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 135 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|year0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchMinute0\[0\] stopWatch:uut11\|stopWatchMinute0\[0\]~_emulated stopWatch:uut11\|stopWatchMinute0\[0\]~9 " "Register \"stopWatch:uut11\|stopWatchMinute0\[0\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchMinute0\[0\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchMinute0\[0\]~9\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchMinute0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchMinute1\[0\] stopWatch:uut11\|stopWatchMinute1\[0\]~_emulated stopWatch:uut11\|stopWatchMinute1\[0\]~9 " "Register \"stopWatch:uut11\|stopWatchMinute1\[0\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchMinute1\[0\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchMinute1\[0\]~9\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchMinute1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|year1\[0\] dateDisplay:utt8\|year1\[0\]~_emulated dateDisplay:utt8\|year1\[0\]~11 " "Register \"dateDisplay:utt8\|year1\[0\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|year1\[0\]~_emulated\" and latch \"dateDisplay:utt8\|year1\[0\]~11\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 135 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|year1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchSecond0\[0\] stopWatch:uut11\|stopWatchSecond0\[0\]~_emulated stopWatch:uut11\|stopWatchSecond0\[0\]~9 " "Register \"stopWatch:uut11\|stopWatchSecond0\[0\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchSecond0\[0\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchSecond0\[0\]~9\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchSecond0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|month0\[0\] dateDisplay:utt8\|month0\[0\]~_emulated dateDisplay:utt8\|month0\[0\]~11 " "Register \"dateDisplay:utt8\|month0\[0\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|month0\[0\]~_emulated\" and latch \"dateDisplay:utt8\|month0\[0\]~11\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|month0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchMicroSecond1\[3\] stopWatch:uut11\|stopWatchMicroSecond1\[3\]~_emulated stopWatch:uut11\|stopWatchMicroSecond1\[3\]~13 " "Register \"stopWatch:uut11\|stopWatchMicroSecond1\[3\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchMicroSecond1\[3\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchMicroSecond1\[3\]~13\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchMicroSecond1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|day1\[3\] dateDisplay:utt8\|day1\[3\]~_emulated dateDisplay:utt8\|day1\[3\]~16 " "Register \"dateDisplay:utt8\|day1\[3\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|day1\[3\]~_emulated\" and latch \"dateDisplay:utt8\|day1\[3\]~16\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|day1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchMicroSecond0\[3\] stopWatch:uut11\|stopWatchMicroSecond0\[3\]~_emulated stopWatch:uut11\|stopWatchMicroSecond0\[3\]~13 " "Register \"stopWatch:uut11\|stopWatchMicroSecond0\[3\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchMicroSecond0\[3\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchMicroSecond0\[3\]~13\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchMicroSecond0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|day0\[3\] dateDisplay:utt8\|day0\[3\]~_emulated dateDisplay:utt8\|day0\[3\]~16 " "Register \"dateDisplay:utt8\|day0\[3\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|day0\[3\]~_emulated\" and latch \"dateDisplay:utt8\|day0\[3\]~16\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|day0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchSecond1\[3\] stopWatch:uut11\|stopWatchSecond1\[3\]~_emulated stopWatch:uut11\|stopWatchSecond1\[3\]~13 " "Register \"stopWatch:uut11\|stopWatchSecond1\[3\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchSecond1\[3\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchSecond1\[3\]~13\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchSecond1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|month1\[3\] dateDisplay:utt8\|month1\[3\]~_emulated dateDisplay:utt8\|month1\[3\]~16 " "Register \"dateDisplay:utt8\|month1\[3\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|month1\[3\]~_emulated\" and latch \"dateDisplay:utt8\|month1\[3\]~16\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|month1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|year0\[3\] dateDisplay:utt8\|year0\[3\]~_emulated dateDisplay:utt8\|year0\[3\]~16 " "Register \"dateDisplay:utt8\|year0\[3\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|year0\[3\]~_emulated\" and latch \"dateDisplay:utt8\|year0\[3\]~16\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 135 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|year0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchMinute0\[3\] stopWatch:uut11\|stopWatchMinute0\[3\]~_emulated stopWatch:uut11\|stopWatchMinute0\[3\]~13 " "Register \"stopWatch:uut11\|stopWatchMinute0\[3\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchMinute0\[3\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchMinute0\[3\]~13\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchMinute0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchMinute1\[3\] stopWatch:uut11\|stopWatchMinute1\[3\]~_emulated stopWatch:uut11\|stopWatchMinute1\[3\]~13 " "Register \"stopWatch:uut11\|stopWatchMinute1\[3\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchMinute1\[3\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchMinute1\[3\]~13\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchMinute1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|year1\[3\] dateDisplay:utt8\|year1\[3\]~_emulated dateDisplay:utt8\|year1\[3\]~16 " "Register \"dateDisplay:utt8\|year1\[3\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|year1\[3\]~_emulated\" and latch \"dateDisplay:utt8\|year1\[3\]~16\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 135 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|year1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|stopWatchSecond0\[3\] stopWatch:uut11\|stopWatchSecond0\[3\]~_emulated stopWatch:uut11\|stopWatchSecond0\[3\]~13 " "Register \"stopWatch:uut11\|stopWatchSecond0\[3\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|stopWatchSecond0\[3\]~_emulated\" and latch \"stopWatch:uut11\|stopWatchSecond0\[3\]~13\"" {  } { { "stopWatch.v" "" { Text "F:/FPGAProject/DigitalClock/stopWatch.v" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|stopWatchSecond0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateDisplay:utt8\|month0\[3\] dateDisplay:utt8\|month0\[3\]~_emulated dateDisplay:utt8\|month0\[3\]~16 " "Register \"dateDisplay:utt8\|month0\[3\]\" is converted into an equivalent circuit using register \"dateDisplay:utt8\|month0\[3\]~_emulated\" and latch \"dateDisplay:utt8\|month0\[3\]~16\"" {  } { { "dateDisplay.v" "" { Text "F:/FPGAProject/DigitalClock/dateDisplay.v" 94 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateDisplay:utt8|month0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|microSecCounter:uut5\|minute1\[2\] stopWatch:uut11\|microSecCounter:uut5\|minute1\[2\]~_emulated stopWatch:uut11\|microSecCounter:uut5\|minute1\[2\]~1 " "Register \"stopWatch:uut11\|microSecCounter:uut5\|minute1\[2\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|microSecCounter:uut5\|minute1\[2\]~_emulated\" and latch \"stopWatch:uut11\|microSecCounter:uut5\|minute1\[2\]~1\"" {  } { { "output_files/microSecCounter.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/microSecCounter.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|microSecCounter:uut5|minute1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|day_set1\[2\] dateSet:utt9\|day_set1\[2\]~_emulated dateSet:utt9\|day_set1\[2\]~1 " "Register \"dateSet:utt9\|day_set1\[2\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|day_set1\[2\]~_emulated\" and latch \"dateSet:utt9\|day_set1\[2\]~1\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|day_set1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|microSecCounter:uut5\|minute0\[2\] stopWatch:uut11\|microSecCounter:uut5\|minute0\[2\]~_emulated stopWatch:uut11\|microSecCounter:uut5\|minute0\[2\]~1 " "Register \"stopWatch:uut11\|microSecCounter:uut5\|minute0\[2\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|microSecCounter:uut5\|minute0\[2\]~_emulated\" and latch \"stopWatch:uut11\|microSecCounter:uut5\|minute0\[2\]~1\"" {  } { { "output_files/microSecCounter.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/microSecCounter.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|microSecCounter:uut5|minute0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|day_set0\[2\] dateSet:utt9\|day_set0\[2\]~_emulated dateSet:utt9\|day_set0\[2\]~1 " "Register \"dateSet:utt9\|day_set0\[2\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|day_set0\[2\]~_emulated\" and latch \"dateSet:utt9\|day_set0\[2\]~1\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|day_set0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|minCounter:uut3\|minute1\[2\] stopWatch:uut11\|minCounter:uut3\|minute1\[2\]~_emulated stopWatch:uut11\|minCounter:uut3\|minute1\[2\]~1 " "Register \"stopWatch:uut11\|minCounter:uut3\|minute1\[2\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|minCounter:uut3\|minute1\[2\]~_emulated\" and latch \"stopWatch:uut11\|minCounter:uut3\|minute1\[2\]~1\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|minCounter:uut3|minute1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|month_set1\[2\] dateSet:utt9\|month_set1\[2\]~_emulated dateSet:utt9\|month_set1\[2\]~1 " "Register \"dateSet:utt9\|month_set1\[2\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|month_set1\[2\]~_emulated\" and latch \"dateSet:utt9\|month_set1\[2\]~1\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|month_set1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|year_set0\[2\] dateSet:utt9\|year_set0\[2\]~_emulated dateSet:utt9\|year_set0\[2\]~1 " "Register \"dateSet:utt9\|year_set0\[2\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|year_set0\[2\]~_emulated\" and latch \"dateSet:utt9\|year_set0\[2\]~1\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|year_set0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|minCounter:uut2\|minute0\[2\] stopWatch:uut11\|minCounter:uut2\|minute0\[2\]~_emulated stopWatch:uut11\|minCounter:uut2\|minute0\[2\]~1 " "Register \"stopWatch:uut11\|minCounter:uut2\|minute0\[2\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|minCounter:uut2\|minute0\[2\]~_emulated\" and latch \"stopWatch:uut11\|minCounter:uut2\|minute0\[2\]~1\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|minCounter:uut2|minute0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|minCounter:uut2\|minute1\[2\] stopWatch:uut11\|minCounter:uut2\|minute1\[2\]~_emulated stopWatch:uut11\|minCounter:uut2\|minute1\[2\]~1 " "Register \"stopWatch:uut11\|minCounter:uut2\|minute1\[2\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|minCounter:uut2\|minute1\[2\]~_emulated\" and latch \"stopWatch:uut11\|minCounter:uut2\|minute1\[2\]~1\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|minCounter:uut2|minute1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|year_set1\[2\] dateSet:utt9\|year_set1\[2\]~_emulated dateSet:utt9\|year_set1\[2\]~1 " "Register \"dateSet:utt9\|year_set1\[2\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|year_set1\[2\]~_emulated\" and latch \"dateSet:utt9\|year_set1\[2\]~1\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|year_set1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|minCounter:uut3\|minute0\[2\] stopWatch:uut11\|minCounter:uut3\|minute0\[2\]~_emulated stopWatch:uut11\|minCounter:uut3\|minute0\[2\]~1 " "Register \"stopWatch:uut11\|minCounter:uut3\|minute0\[2\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|minCounter:uut3\|minute0\[2\]~_emulated\" and latch \"stopWatch:uut11\|minCounter:uut3\|minute0\[2\]~1\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|minCounter:uut3|minute0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|month_set0\[2\] dateSet:utt9\|month_set0\[2\]~_emulated dateSet:utt9\|month_set0\[2\]~1 " "Register \"dateSet:utt9\|month_set0\[2\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|month_set0\[2\]~_emulated\" and latch \"dateSet:utt9\|month_set0\[2\]~1\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|month_set0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|microSecCounter:uut5\|minute1\[1\] stopWatch:uut11\|microSecCounter:uut5\|minute1\[1\]~_emulated stopWatch:uut11\|microSecCounter:uut5\|minute1\[1\]~6 " "Register \"stopWatch:uut11\|microSecCounter:uut5\|minute1\[1\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|microSecCounter:uut5\|minute1\[1\]~_emulated\" and latch \"stopWatch:uut11\|microSecCounter:uut5\|minute1\[1\]~6\"" {  } { { "output_files/microSecCounter.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/microSecCounter.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|microSecCounter:uut5|minute1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|day_set1\[1\] dateSet:utt9\|day_set1\[1\]~_emulated dateSet:utt9\|day_set1\[1\]~5 " "Register \"dateSet:utt9\|day_set1\[1\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|day_set1\[1\]~_emulated\" and latch \"dateSet:utt9\|day_set1\[1\]~5\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|day_set1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|microSecCounter:uut5\|minute0\[1\] stopWatch:uut11\|microSecCounter:uut5\|minute0\[1\]~_emulated stopWatch:uut11\|microSecCounter:uut5\|minute0\[1\]~6 " "Register \"stopWatch:uut11\|microSecCounter:uut5\|minute0\[1\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|microSecCounter:uut5\|minute0\[1\]~_emulated\" and latch \"stopWatch:uut11\|microSecCounter:uut5\|minute0\[1\]~6\"" {  } { { "output_files/microSecCounter.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/microSecCounter.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|microSecCounter:uut5|minute0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|day_set0\[1\] dateSet:utt9\|day_set0\[1\]~_emulated dateSet:utt9\|day_set0\[1\]~5 " "Register \"dateSet:utt9\|day_set0\[1\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|day_set0\[1\]~_emulated\" and latch \"dateSet:utt9\|day_set0\[1\]~5\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|day_set0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|minCounter:uut3\|minute1\[1\] stopWatch:uut11\|minCounter:uut3\|minute1\[1\]~_emulated stopWatch:uut11\|minCounter:uut3\|minute1\[1\]~6 " "Register \"stopWatch:uut11\|minCounter:uut3\|minute1\[1\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|minCounter:uut3\|minute1\[1\]~_emulated\" and latch \"stopWatch:uut11\|minCounter:uut3\|minute1\[1\]~6\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|minCounter:uut3|minute1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|month_set1\[1\] dateSet:utt9\|month_set1\[1\]~_emulated dateSet:utt9\|month_set1\[1\]~5 " "Register \"dateSet:utt9\|month_set1\[1\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|month_set1\[1\]~_emulated\" and latch \"dateSet:utt9\|month_set1\[1\]~5\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|month_set1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|year_set0\[1\] dateSet:utt9\|year_set0\[1\]~_emulated dateSet:utt9\|year_set0\[1\]~5 " "Register \"dateSet:utt9\|year_set0\[1\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|year_set0\[1\]~_emulated\" and latch \"dateSet:utt9\|year_set0\[1\]~5\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|year_set0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|minCounter:uut2\|minute0\[1\] stopWatch:uut11\|minCounter:uut2\|minute0\[1\]~_emulated stopWatch:uut11\|minCounter:uut2\|minute0\[1\]~6 " "Register \"stopWatch:uut11\|minCounter:uut2\|minute0\[1\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|minCounter:uut2\|minute0\[1\]~_emulated\" and latch \"stopWatch:uut11\|minCounter:uut2\|minute0\[1\]~6\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|minCounter:uut2|minute0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|minCounter:uut2\|minute1\[1\] stopWatch:uut11\|minCounter:uut2\|minute1\[1\]~_emulated stopWatch:uut11\|minCounter:uut2\|minute1\[1\]~6 " "Register \"stopWatch:uut11\|minCounter:uut2\|minute1\[1\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|minCounter:uut2\|minute1\[1\]~_emulated\" and latch \"stopWatch:uut11\|minCounter:uut2\|minute1\[1\]~6\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|minCounter:uut2|minute1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|year_set1\[1\] dateSet:utt9\|year_set1\[1\]~_emulated dateSet:utt9\|year_set1\[1\]~5 " "Register \"dateSet:utt9\|year_set1\[1\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|year_set1\[1\]~_emulated\" and latch \"dateSet:utt9\|year_set1\[1\]~5\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|year_set1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|minCounter:uut3\|minute0\[1\] stopWatch:uut11\|minCounter:uut3\|minute0\[1\]~_emulated stopWatch:uut11\|minCounter:uut3\|minute0\[1\]~6 " "Register \"stopWatch:uut11\|minCounter:uut3\|minute0\[1\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|minCounter:uut3\|minute0\[1\]~_emulated\" and latch \"stopWatch:uut11\|minCounter:uut3\|minute0\[1\]~6\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|minCounter:uut3|minute0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|month_set0\[1\] dateSet:utt9\|month_set0\[1\]~_emulated dateSet:utt9\|month_set0\[1\]~5 " "Register \"dateSet:utt9\|month_set0\[1\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|month_set0\[1\]~_emulated\" and latch \"dateSet:utt9\|month_set0\[1\]~5\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|month_set0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|microSecCounter:uut5\|minute1\[0\] stopWatch:uut11\|microSecCounter:uut5\|minute1\[0\]~_emulated stopWatch:uut11\|microSecCounter:uut5\|minute1\[0\]~11 " "Register \"stopWatch:uut11\|microSecCounter:uut5\|minute1\[0\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|microSecCounter:uut5\|minute1\[0\]~_emulated\" and latch \"stopWatch:uut11\|microSecCounter:uut5\|minute1\[0\]~11\"" {  } { { "output_files/microSecCounter.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/microSecCounter.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|microSecCounter:uut5|minute1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|day_set1\[0\] dateSet:utt9\|day_set1\[0\]~_emulated dateSet:utt9\|day_set1\[0\]~9 " "Register \"dateSet:utt9\|day_set1\[0\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|day_set1\[0\]~_emulated\" and latch \"dateSet:utt9\|day_set1\[0\]~9\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|day_set1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|microSecCounter:uut5\|minute0\[0\] stopWatch:uut11\|microSecCounter:uut5\|minute0\[0\]~_emulated stopWatch:uut11\|microSecCounter:uut5\|minute0\[0\]~11 " "Register \"stopWatch:uut11\|microSecCounter:uut5\|minute0\[0\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|microSecCounter:uut5\|minute0\[0\]~_emulated\" and latch \"stopWatch:uut11\|microSecCounter:uut5\|minute0\[0\]~11\"" {  } { { "output_files/microSecCounter.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/microSecCounter.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|microSecCounter:uut5|minute0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|day_set0\[0\] dateSet:utt9\|day_set0\[0\]~_emulated dateSet:utt9\|day_set0\[0\]~9 " "Register \"dateSet:utt9\|day_set0\[0\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|day_set0\[0\]~_emulated\" and latch \"dateSet:utt9\|day_set0\[0\]~9\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|day_set0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|minCounter:uut3\|minute1\[0\] stopWatch:uut11\|minCounter:uut3\|minute1\[0\]~_emulated stopWatch:uut11\|minCounter:uut3\|minute1\[0\]~11 " "Register \"stopWatch:uut11\|minCounter:uut3\|minute1\[0\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|minCounter:uut3\|minute1\[0\]~_emulated\" and latch \"stopWatch:uut11\|minCounter:uut3\|minute1\[0\]~11\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|minCounter:uut3|minute1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|month_set1\[0\] dateSet:utt9\|month_set1\[0\]~_emulated dateSet:utt9\|month_set1\[0\]~9 " "Register \"dateSet:utt9\|month_set1\[0\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|month_set1\[0\]~_emulated\" and latch \"dateSet:utt9\|month_set1\[0\]~9\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|month_set1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|year_set0\[0\] dateSet:utt9\|year_set0\[0\]~_emulated dateSet:utt9\|year_set0\[0\]~9 " "Register \"dateSet:utt9\|year_set0\[0\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|year_set0\[0\]~_emulated\" and latch \"dateSet:utt9\|year_set0\[0\]~9\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|year_set0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|minCounter:uut2\|minute0\[0\] stopWatch:uut11\|minCounter:uut2\|minute0\[0\]~_emulated stopWatch:uut11\|minCounter:uut2\|minute0\[0\]~11 " "Register \"stopWatch:uut11\|minCounter:uut2\|minute0\[0\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|minCounter:uut2\|minute0\[0\]~_emulated\" and latch \"stopWatch:uut11\|minCounter:uut2\|minute0\[0\]~11\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|minCounter:uut2|minute0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|minCounter:uut2\|minute1\[0\] stopWatch:uut11\|minCounter:uut2\|minute1\[0\]~_emulated stopWatch:uut11\|minCounter:uut2\|minute1\[0\]~11 " "Register \"stopWatch:uut11\|minCounter:uut2\|minute1\[0\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|minCounter:uut2\|minute1\[0\]~_emulated\" and latch \"stopWatch:uut11\|minCounter:uut2\|minute1\[0\]~11\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|minCounter:uut2|minute1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|year_set1\[0\] dateSet:utt9\|year_set1\[0\]~_emulated dateSet:utt9\|year_set1\[0\]~9 " "Register \"dateSet:utt9\|year_set1\[0\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|year_set1\[0\]~_emulated\" and latch \"dateSet:utt9\|year_set1\[0\]~9\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|year_set1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|minCounter:uut3\|minute0\[0\] stopWatch:uut11\|minCounter:uut3\|minute0\[0\]~_emulated stopWatch:uut11\|minCounter:uut3\|minute0\[0\]~11 " "Register \"stopWatch:uut11\|minCounter:uut3\|minute0\[0\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|minCounter:uut3\|minute0\[0\]~_emulated\" and latch \"stopWatch:uut11\|minCounter:uut3\|minute0\[0\]~11\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|minCounter:uut3|minute0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|month_set0\[0\] dateSet:utt9\|month_set0\[0\]~_emulated dateSet:utt9\|month_set0\[0\]~9 " "Register \"dateSet:utt9\|month_set0\[0\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|month_set0\[0\]~_emulated\" and latch \"dateSet:utt9\|month_set0\[0\]~9\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|month_set0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|microSecCounter:uut5\|minute1\[3\] stopWatch:uut11\|microSecCounter:uut5\|minute1\[3\]~_emulated stopWatch:uut11\|microSecCounter:uut5\|minute1\[3\]~16 " "Register \"stopWatch:uut11\|microSecCounter:uut5\|minute1\[3\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|microSecCounter:uut5\|minute1\[3\]~_emulated\" and latch \"stopWatch:uut11\|microSecCounter:uut5\|minute1\[3\]~16\"" {  } { { "output_files/microSecCounter.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/microSecCounter.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|microSecCounter:uut5|minute1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|day_set1\[3\] dateSet:utt9\|day_set1\[3\]~_emulated dateSet:utt9\|day_set1\[3\]~13 " "Register \"dateSet:utt9\|day_set1\[3\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|day_set1\[3\]~_emulated\" and latch \"dateSet:utt9\|day_set1\[3\]~13\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|day_set1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|microSecCounter:uut5\|minute0\[3\] stopWatch:uut11\|microSecCounter:uut5\|minute0\[3\]~_emulated stopWatch:uut11\|microSecCounter:uut5\|minute0\[3\]~16 " "Register \"stopWatch:uut11\|microSecCounter:uut5\|minute0\[3\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|microSecCounter:uut5\|minute0\[3\]~_emulated\" and latch \"stopWatch:uut11\|microSecCounter:uut5\|minute0\[3\]~16\"" {  } { { "output_files/microSecCounter.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/microSecCounter.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|microSecCounter:uut5|minute0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|day_set0\[3\] dateSet:utt9\|day_set0\[3\]~_emulated dateSet:utt9\|day_set0\[3\]~13 " "Register \"dateSet:utt9\|day_set0\[3\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|day_set0\[3\]~_emulated\" and latch \"dateSet:utt9\|day_set0\[3\]~13\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|day_set0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|minCounter:uut3\|minute1\[3\] stopWatch:uut11\|minCounter:uut3\|minute1\[3\]~_emulated stopWatch:uut11\|minCounter:uut3\|minute1\[3\]~16 " "Register \"stopWatch:uut11\|minCounter:uut3\|minute1\[3\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|minCounter:uut3\|minute1\[3\]~_emulated\" and latch \"stopWatch:uut11\|minCounter:uut3\|minute1\[3\]~16\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|minCounter:uut3|minute1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|month_set1\[3\] dateSet:utt9\|month_set1\[3\]~_emulated dateSet:utt9\|month_set1\[3\]~13 " "Register \"dateSet:utt9\|month_set1\[3\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|month_set1\[3\]~_emulated\" and latch \"dateSet:utt9\|month_set1\[3\]~13\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|month_set1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|year_set0\[3\] dateSet:utt9\|year_set0\[3\]~_emulated dateSet:utt9\|year_set0\[3\]~13 " "Register \"dateSet:utt9\|year_set0\[3\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|year_set0\[3\]~_emulated\" and latch \"dateSet:utt9\|year_set0\[3\]~13\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|year_set0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|minCounter:uut2\|minute0\[3\] stopWatch:uut11\|minCounter:uut2\|minute0\[3\]~_emulated stopWatch:uut11\|minCounter:uut2\|minute0\[3\]~16 " "Register \"stopWatch:uut11\|minCounter:uut2\|minute0\[3\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|minCounter:uut2\|minute0\[3\]~_emulated\" and latch \"stopWatch:uut11\|minCounter:uut2\|minute0\[3\]~16\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|minCounter:uut2|minute0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|minCounter:uut2\|minute1\[3\] stopWatch:uut11\|minCounter:uut2\|minute1\[3\]~_emulated stopWatch:uut11\|minCounter:uut2\|minute1\[3\]~16 " "Register \"stopWatch:uut11\|minCounter:uut2\|minute1\[3\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|minCounter:uut2\|minute1\[3\]~_emulated\" and latch \"stopWatch:uut11\|minCounter:uut2\|minute1\[3\]~16\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|minCounter:uut2|minute1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|year_set1\[3\] dateSet:utt9\|year_set1\[3\]~_emulated dateSet:utt9\|year_set1\[3\]~13 " "Register \"dateSet:utt9\|year_set1\[3\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|year_set1\[3\]~_emulated\" and latch \"dateSet:utt9\|year_set1\[3\]~13\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|year_set1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stopWatch:uut11\|minCounter:uut3\|minute0\[3\] stopWatch:uut11\|minCounter:uut3\|minute0\[3\]~_emulated stopWatch:uut11\|minCounter:uut3\|minute0\[3\]~16 " "Register \"stopWatch:uut11\|minCounter:uut3\|minute0\[3\]\" is converted into an equivalent circuit using register \"stopWatch:uut11\|minCounter:uut3\|minute0\[3\]~_emulated\" and latch \"stopWatch:uut11\|minCounter:uut3\|minute0\[3\]~16\"" {  } { { "minCounter.v" "" { Text "F:/FPGAProject/DigitalClock/minCounter.v" 64 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|stopWatch:uut11|minCounter:uut3|minute0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|month_set0\[3\] dateSet:utt9\|month_set0\[3\]~_emulated dateSet:utt9\|month_set0\[3\]~13 " "Register \"dateSet:utt9\|month_set0\[3\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|month_set0\[3\]~_emulated\" and latch \"dateSet:utt9\|month_set0\[3\]~13\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|month_set0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|year_set2\[1\] dateSet:utt9\|year_set2\[1\]~_emulated dateSet:utt9\|year_set2\[1\]~1 " "Register \"dateSet:utt9\|year_set2\[1\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|year_set2\[1\]~_emulated\" and latch \"dateSet:utt9\|year_set2\[1\]~1\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|year_set2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|year_set2\[2\] dateSet:utt9\|year_set2\[2\]~_emulated dateSet:utt9\|year_set2\[2\]~5 " "Register \"dateSet:utt9\|year_set2\[2\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|year_set2\[2\]~_emulated\" and latch \"dateSet:utt9\|year_set2\[2\]~5\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|year_set2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|year_set2\[3\] dateSet:utt9\|year_set2\[3\]~_emulated dateSet:utt9\|year_set2\[3\]~9 " "Register \"dateSet:utt9\|year_set2\[3\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|year_set2\[3\]~_emulated\" and latch \"dateSet:utt9\|year_set2\[3\]~9\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|year_set2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|year_set2\[0\] dateSet:utt9\|year_set2\[0\]~_emulated dateSet:utt9\|year_set2\[0\]~13 " "Register \"dateSet:utt9\|year_set2\[0\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|year_set2\[0\]~_emulated\" and latch \"dateSet:utt9\|year_set2\[0\]~13\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|year_set2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|year_set3\[0\] dateSet:utt9\|year_set3\[0\]~_emulated dateSet:utt9\|year_set3\[0\]~1 " "Register \"dateSet:utt9\|year_set3\[0\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|year_set3\[0\]~_emulated\" and latch \"dateSet:utt9\|year_set3\[0\]~1\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|year_set3[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|year_set3\[2\] dateSet:utt9\|year_set3\[2\]~_emulated dateSet:utt9\|year_set3\[2\]~5 " "Register \"dateSet:utt9\|year_set3\[2\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|year_set3\[2\]~_emulated\" and latch \"dateSet:utt9\|year_set3\[2\]~5\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|year_set3[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|year_set3\[3\] dateSet:utt9\|year_set3\[3\]~_emulated dateSet:utt9\|year_set3\[3\]~9 " "Register \"dateSet:utt9\|year_set3\[3\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|year_set3\[3\]~_emulated\" and latch \"dateSet:utt9\|year_set3\[3\]~9\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|year_set3[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dateSet:utt9\|year_set3\[1\] dateSet:utt9\|year_set3\[1\]~_emulated dateSet:utt9\|year_set3\[1\]~13 " "Register \"dateSet:utt9\|year_set3\[1\]\" is converted into an equivalent circuit using register \"dateSet:utt9\|year_set3\[1\]~_emulated\" and latch \"dateSet:utt9\|year_set3\[1\]~13\"" {  } { { "output_files/dateSet.v" "" { Text "F:/FPGAProject/DigitalClock/output_files/dateSet.v" 155 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1572755088009 "|DigitalClock|dateSet:utt9|year_set3[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1572755088009 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[7\] GND " "Pin \"DIG\[7\]\" is stuck at GND" {  } { { "DigitalClock.v" "" { Text "F:/FPGAProject/DigitalClock/DigitalClock.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572755089555 "|DigitalClock|DIG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1572755089555 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1572755089923 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1572755092905 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "dateDisplay:utt8\|lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_10_result_int\[3\]~14 " "Logic cell \"dateDisplay:utt8\|lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_10_result_int\[3\]~14\"" {  } { { "db/alt_u_div_k7f.tdf" "add_sub_10_result_int\[3\]~14" { Text "F:/FPGAProject/DigitalClock/db/alt_u_div_k7f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755092921 ""} { "Info" "ISCL_SCL_CELL_NAME" "dateDisplay:utt8\|lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_10_result_int\[2\]~16 " "Logic cell \"dateDisplay:utt8\|lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_10_result_int\[2\]~16\"" {  } { { "db/alt_u_div_k7f.tdf" "add_sub_10_result_int\[2\]~16" { Text "F:/FPGAProject/DigitalClock/db/alt_u_div_k7f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755092921 ""} { "Info" "ISCL_SCL_CELL_NAME" "dateDisplay:utt8\|lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_10_result_int\[1\]~18 " "Logic cell \"dateDisplay:utt8\|lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_10_result_int\[1\]~18\"" {  } { { "db/alt_u_div_k7f.tdf" "add_sub_10_result_int\[1\]~18" { Text "F:/FPGAProject/DigitalClock/db/alt_u_div_k7f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755092921 ""} { "Info" "ISCL_SCL_CELL_NAME" "dateDisplay:utt8\|lpm_divide:Mod0\|lpm_divide_9bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_g7f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"dateDisplay:utt8\|lpm_divide:Mod0\|lpm_divide_9bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_g7f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_g7f.tdf" "add_sub_8_result_int\[1\]~14" { Text "F:/FPGAProject/DigitalClock/db/alt_u_div_g7f.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755092921 ""} { "Info" "ISCL_SCL_CELL_NAME" "dateSet:utt9\|lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_10_result_int\[3\]~14 " "Logic cell \"dateSet:utt9\|lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_10_result_int\[3\]~14\"" {  } { { "db/alt_u_div_k7f.tdf" "add_sub_10_result_int\[3\]~14" { Text "F:/FPGAProject/DigitalClock/db/alt_u_div_k7f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755092921 ""} { "Info" "ISCL_SCL_CELL_NAME" "dateSet:utt9\|lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_10_result_int\[2\]~16 " "Logic cell \"dateSet:utt9\|lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_10_result_int\[2\]~16\"" {  } { { "db/alt_u_div_k7f.tdf" "add_sub_10_result_int\[2\]~16" { Text "F:/FPGAProject/DigitalClock/db/alt_u_div_k7f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755092921 ""} { "Info" "ISCL_SCL_CELL_NAME" "dateSet:utt9\|lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_10_result_int\[1\]~18 " "Logic cell \"dateSet:utt9\|lpm_divide:Mod1\|lpm_divide_bbm:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_10_result_int\[1\]~18\"" {  } { { "db/alt_u_div_k7f.tdf" "add_sub_10_result_int\[1\]~18" { Text "F:/FPGAProject/DigitalClock/db/alt_u_div_k7f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755092921 ""} { "Info" "ISCL_SCL_CELL_NAME" "dateSet:utt9\|lpm_divide:Mod0\|lpm_divide_9bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_g7f:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"dateSet:utt9\|lpm_divide:Mod0\|lpm_divide_9bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_g7f:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_g7f.tdf" "add_sub_8_result_int\[1\]~14" { Text "F:/FPGAProject/DigitalClock/db/alt_u_div_g7f.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572755092921 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1572755092921 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3193 " "Implemented 3193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1572755092931 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1572755092931 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1572755092931 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3144 " "Implemented 3144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1572755092931 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1572755092931 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1572755092931 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGAProject/DigitalClock/output_files/DigitalClock.map.smsg " "Generated suppressed messages file F:/FPGAProject/DigitalClock/output_files/DigitalClock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1572755093151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 213 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 213 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572755093264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 12:24:53 2019 " "Processing ended: Sun Nov 03 12:24:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572755093264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572755093264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572755093264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572755093264 ""}
