 
****************************************
Report : clock timing
        -type summary
Design : fp_mul
Version: V-2023.12-SP5
Date   : Tue Nov 12 13:34:59 2024
****************************************

  Clock: core_clk
----------------------------------------------------------------------------
  Maximum setup launch latency:
      out_valid_stage_1_reg/clocked_on                       0.10      wr-+

  Minimum setup capture latency:
      out_valid_stage_1_reg/clocked_on                       0.10      wr-+

  Minimum hold launch latency:
      out_valid_stage_1_reg/clocked_on                       0.10      br-+

  Maximum hold capture latency:
      out_valid_stage_1_reg/clocked_on                       0.10      br-+

  Maximum active transition:
      out_valid_stage_1_reg/clocked_on                       0.08      wr-+

  Minimum active transition:
      out_valid_stage_1_reg/clocked_on                       0.08      wr-+

  Maximum setup skew:
      idataA_exp_ff_reg_0_/clocked_on                                  wr-+
      product_exp_ff_reg_0_/clocked_on                       0.00      wr-+

  Maximum hold skew:
      idataA_exp_ff_reg_0_/clocked_on                                  br-+
      product_exp_ff_reg_0_/clocked_on                       0.00      br-+
----------------------------------------------------------------------------

1
