#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov  8 19:49:04 2019
# Process ID: 4297
# Current directory: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5
# Command line: vivado
# Log file: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/vivado.log
# Journal file: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd}
update_module_reference CHAR_ROM_DISPLAY_ASCII_addr_gen_0_0
connect_bd_net [get_bd_pins CHAR_ROM_CONTROLLER_0/o_TARGET_X_COORD] [get_bd_pins ASCII_addr_gen_0/i_TARGET_X_COORD]
connect_bd_net [get_bd_pins CHAR_ROM_CONTROLLER_0/o_TARGET_Y_COORD] [get_bd_pins ASCII_addr_gen_0/i_TARGET_Y_COORD]
update_module_reference CHAR_ROM_DISPLAY_ASCII_addr_gen_0_0
reset_run synth_1
launch_runs synth_1 -jobs 14
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name CHAR_ROM_CONTROLLER_v1_0_project -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.tmp/CHAR_ROM_CONTROLLER_v1_0_project /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/CHAR_ROM_CONTROLLER_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
launch_runs synth_1 -jobs 14
wait_on_run synth_1
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/CHAR_ROM_CONTROLLER_1.0
report_ip_status -name ip_status 
upgrade_ip [get_ips  {CHAR_ROM_DISPLAY_CHAR_ROM_CONTROLLER_0_0 CHAR_ROM_DISPLAY_ASCII_addr_gen_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {CHAR_ROM_DISPLAY_CHAR_ROM_CONTROLLER_0_0 CHAR_ROM_DISPLAY_ASCII_addr_gen_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd]
export_ip_user_files -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd] -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.ip_user_files/sim_scripts -ip_user_files_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.ip_user_files -ipstatic_source_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/modelsim} {questa=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/questa} {ies=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/ies} {xcelium=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/xcelium} {vcs=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/vcs} {riviera=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
connect_bd_net [get_bd_pins ASCII_addr_gen_0/i_START_X_COORD] [get_bd_pins CHAR_ROM_CONTROLLER_0/o_START_X_COORD]
connect_bd_net [get_bd_pins ASCII_addr_gen_0/i_START_Y_COORD] [get_bd_pins CHAR_ROM_CONTROLLER_0/o_START_Y_COORD]
save_bd_design
update_module_reference CHAR_ROM_DISPLAY_C_ROM_LOGIC_0_0
report_ip_status -name ip_status 
connect_bd_net [get_bd_pins C_ROM_LOGIC_0/i_BG_RED] [get_bd_pins CHAR_ROM_CONTROLLER_0/o_BG_RED]
connect_bd_net [get_bd_pins C_ROM_LOGIC_0/i_BG_GREEN] [get_bd_pins CHAR_ROM_CONTROLLER_0/o_BG_GREEN]
connect_bd_net [get_bd_pins C_ROM_LOGIC_0/i_BG_BLUE] [get_bd_pins CHAR_ROM_CONTROLLER_0/o_BG_BLUE]
connect_bd_net [get_bd_pins C_ROM_LOGIC_0/i_FG_RED] [get_bd_pins CHAR_ROM_CONTROLLER_0/o_FG_RED]
connect_bd_net [get_bd_pins C_ROM_LOGIC_0/i_FG_GREEN] [get_bd_pins CHAR_ROM_CONTROLLER_0/o_FG_GREEN]
connect_bd_net [get_bd_pins C_ROM_LOGIC_0/i_FG_BLUE] [get_bd_pins CHAR_ROM_CONTROLLER_0/o_FG_BLUE]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 14
wait_on_run synth_1
update_module_reference CHAR_ROM_DISPLAY_C_ROM_LOGIC_0_0
reset_run synth_1
launch_runs synth_1 -jobs 14
wait_on_run synth_1
set_property -dict [list CONFIG.POLARITY {ACTIVE_HIGH}] [get_bd_pins ASCII_addr_gen_0/i_RST]
regenerate_bd_layout
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 14
wait_on_run impl_1
update_module_reference {CHAR_ROM_DISPLAY_VGA_controller_0_0 HDMI_CONTROLLER_BD_VGA_controller_0_0}
open_bd_design {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd}
create_peripheral user.org user RESOLUTION_CONTROLLER 1.0 -dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:RESOLUTION_CONTROLLER:1.0]
set_property VALUE 10 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core user.org:user:RESOLUTION_CONTROLLER:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:RESOLUTION_CONTROLLER:1.0]
write_peripheral [ipx::find_open_core user.org:user:RESOLUTION_CONTROLLER:1.0]
set_property  ip_repo_paths  {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/RESOLUTION_CONTROLLER_1.0 /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/CHAR_ROM_CONTROLLER_1.0 /home/sergaljerk/Documents/Repos/WSU-CPTE/IP_REPOS} [current_project]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv user.org:user:RESOLUTION_CONTROLLER:1.0 RESOLUTION_CONTROLLER_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/RESOLUTION_CONTROLLER_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins RESOLUTION_CONTROLLER_0/S00_AXI]
ipx::edit_ip_in_project -upgrade true -name RESOLUTION_CONTROLLER_v1_0_project -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.tmp/RESOLUTION_CONTROLLER_v1_0_project /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/RESOLUTION_CONTROLLER_1.0/component.xml
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 14
wait_on_run synth_1
ipx::merge_project_changes ports [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
current_project Module_5
current_bd_design [get_bd_designs HDMI_CONTROLLER_BD]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project RESOLUTION_CONTROLLER_v1_0_project
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/RESOLUTION_CONTROLLER_1.0
current_bd_design [get_bd_designs CHAR_ROM_DISPLAY]
report_ip_status -name ip_status 
upgrade_ip [get_ips  CHAR_ROM_DISPLAY_RESOLUTION_CONTROLLER_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips CHAR_ROM_DISPLAY_RESOLUTION_CONTROLLER_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd]
export_ip_user_files -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd] -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.ip_user_files/sim_scripts -ip_user_files_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.ip_user_files -ipstatic_source_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/modelsim} {questa=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/questa} {ies=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/ies} {xcelium=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/xcelium} {vcs=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/vcs} {riviera=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
connect_bd_net [get_bd_pins VGA_controller_0/i_END_OF_LINE] [get_bd_pins RESOLUTION_CONTROLLER_0/o_END_OF_LINE]
connect_bd_net [get_bd_pins VGA_controller_0/i_END_OF_SCREEN] [get_bd_pins RESOLUTION_CONTROLLER_0/o_END_OF_SCREEN]
connect_bd_net [get_bd_pins VGA_controller_0/i_HA_END] [get_bd_pins RESOLUTION_CONTROLLER_0/o_HA_END]
connect_bd_net [get_bd_pins VGA_controller_0/i_VA_END] [get_bd_pins RESOLUTION_CONTROLLER_0/o_VA_END]
connect_bd_net [get_bd_pins VGA_controller_0/i_HORIZONTAL_FRONT_PORCH] [get_bd_pins RESOLUTION_CONTROLLER_0/o_HORIZONTAL_FRONT_PORCH]
update_module_reference {CHAR_ROM_DISPLAY_VGA_controller_0_0 HDMI_CONTROLLER_BD_VGA_controller_0_0}
current_bd_design [get_bd_designs CHAR_ROM_DISPLAY]
ipx::edit_ip_in_project -upgrade true -name CHAR_ROM_CONTROLLER_v1_0_project -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.tmp/CHAR_ROM_CONTROLLER_v1_0_project /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/CHAR_ROM_CONTROLLER_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/CHAR_ROM_CONTROLLER_1.0
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name RESOLUTION_CONTROLLER_v1_0_project -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.tmp/RESOLUTION_CONTROLLER_v1_0_project /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/RESOLUTION_CONTROLLER_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
launch_runs synth_1 -jobs 14
wait_on_run synth_1
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/RESOLUTION_CONTROLLER_1.0
report_ip_status -name ip_status 
upgrade_ip [get_ips  {CHAR_ROM_DISPLAY_CHAR_ROM_CONTROLLER_0_0 CHAR_ROM_DISPLAY_RESOLUTION_CONTROLLER_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {CHAR_ROM_DISPLAY_CHAR_ROM_CONTROLLER_0_0 CHAR_ROM_DISPLAY_RESOLUTION_CONTROLLER_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd]
export_ip_user_files -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd] -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.ip_user_files/sim_scripts -ip_user_files_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.ip_user_files -ipstatic_source_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/modelsim} {questa=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/questa} {ies=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/ies} {xcelium=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/xcelium} {vcs=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/vcs} {riviera=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
connect_bd_net [get_bd_pins VGA_controller_0/i_HORIZONTAL_BACK_PORCH] [get_bd_pins RESOLUTION_CONTROLLER_0/o_HORIZONTAL_BACK_PORCH]
connect_bd_net [get_bd_pins VGA_controller_0/i_HORIZONTAL_SYNC_WIDTH] [get_bd_pins RESOLUTION_CONTROLLER_0/o_HORIZONTAL_SYNC_WIDTH]
connect_bd_net [get_bd_pins VGA_controller_0/i_VERTICAL_FRONT_PORCH] [get_bd_pins RESOLUTION_CONTROLLER_0/o_VERTICAL_FRONT_PORCH]
connect_bd_net [get_bd_pins VGA_controller_0/i_VERTICAL_BACK_PORCH] [get_bd_pins RESOLUTION_CONTROLLER_0/o_VERTICAL_BACK_PORCH]
connect_bd_net [get_bd_pins VGA_controller_0/i_VERTICAL_SYNC_WIDTH] [get_bd_pins RESOLUTION_CONTROLLER_0/o_VERTICAL_SYNC_WIDTH]
save_bd_design
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name RESOLUTION_CONTROLLER_v1_0_project -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.tmp/RESOLUTION_CONTROLLER_v1_0_project /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/RESOLUTION_CONTROLLER_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/RESOLUTION_CONTROLLER_1.0
upgrade_ip -vlnv user.org:user:RESOLUTION_CONTROLLER:1.0 [get_ips  CHAR_ROM_DISPLAY_RESOLUTION_CONTROLLER_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips CHAR_ROM_DISPLAY_RESOLUTION_CONTROLLER_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd]
export_ip_user_files -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd] -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.ip_user_files/sim_scripts -ip_user_files_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.ip_user_files -ipstatic_source_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/modelsim} {questa=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/questa} {ies=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/ies} {xcelium=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/xcelium} {vcs=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/vcs} {riviera=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
open_bd_design {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd}
report_ip_status -name ip_status 
update_module_reference CHAR_ROM_DISPLAY_char_rom_0_0
connect_bd_net [get_bd_pins char_rom_0/o_DATA] [get_bd_pins C_ROM_LOGIC_0/i_CHAR_LINE]
save_bd_design
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins rst_ps7_0_50M/dcm_locked]
disconnect_bd_net /clk_wiz_0_locked [get_bd_pins rst_ps7_0_50M/dcm_locked]
save_bd_design
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_RESOLUTION_CONTROLLER_0_S00_AXI_reg}]
set_property offset 0x4DD00000 [get_bd_addr_segs {processing_system7_0/Data/SEG_RESOLUTION_CONTROLLER_0_S00_AXI_reg}]
save_bd_design
