# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final_project.srcs/sources_1/new/SPI_Control.vhd" \
"../../../../final_project.srcs/sources_1/imports/lab6_assignment_sources/clock_divider.vhd" \
"../../../../final_project.srcs/sources_1/imports/lab8_2019/spi_controller.vhd" \
"../../../../final_project.srcs/sim_1/new/tb_spi_controller.vhd" \

# Do not sort compile order
nosort
