Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Feb 27 22:27:07 2018
| Host         : DESKTOP-0AOTANN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file i7_6700k_control_sets_placed.rpt
| Design       : i7_6700k
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    95 |
| Minimum Number of register sites lost to control set restrictions |   301 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             144 |           93 |
| No           | No                    | Yes                    |              33 |            9 |
| No           | Yes                   | No                     |            1034 |          498 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              96 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+-----------------------------+-------------------------+------------------+----------------+
|     Clock Signal    |        Enable Signal        |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+---------------------+-----------------------------+-------------------------+------------------+----------------+
|  clk_in_IBUF_BUFG   |                             |                         |                1 |              1 |
|  m_display/clk_down |                             |                         |                1 |              3 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[85][0]    |                2 |              4 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[76][0]    |                4 |              4 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[111][0]   |                2 |              4 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[263][0]   |                2 |              4 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[520][0]   |                3 |              4 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[383][0]   |                2 |              4 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[334][0]   |                4 |              4 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[335][0]   |                3 |              4 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[369][0]   |                3 |              5 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[371][0]   |                2 |              5 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[330][0]   |                3 |              5 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[521][0]   |                3 |              5 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[522][0]   |                2 |              5 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[331][0]   |                2 |              5 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[332][0]   |                3 |              5 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[333][0]   |                2 |              5 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[368][0]   |                4 |              5 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[920][0]   |                2 |              5 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[370][0]   |                4 |              5 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[88][0]    |                1 |              5 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[676][0]   |                3 |              6 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[408][0]   |                2 |              6 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[495][0]   |                3 |              6 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[683][0]   |                1 |              6 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[100][0]   |                2 |              6 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[243][0]   |                3 |              7 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[244][0]   |                3 |              7 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[245][0]   |                4 |              7 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[246][0]   |                4 |              7 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[321][0]   |                3 |              7 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[242][0]   |                5 |              7 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[241][0]   |                3 |              7 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[240][0]   |                5 |              7 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[254][0]_0 |                2 |              7 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[78][0]    |                3 |              8 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[420][0]   |                4 |              8 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[423][0]   |                5 |              8 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[62][0]    |                2 |              8 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[271][0]_0 |                1 |              8 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[507][0]_0 |                6 |              8 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[912][0]   |                3 |              8 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[705][0]   |                2 |              8 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[199][0]_0 |                4 |              8 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[417][0]   |                5 |              9 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[418][0]   |                5 |              9 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[506][0]   |                4 |              9 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[505][0]   |                4 |              9 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[504][0]   |                5 |              9 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[497][0]   |                4 |              9 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[496][0]   |                4 |              9 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[428][0]   |                3 |             10 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[382][0]   |                2 |             10 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[435][0]   |                5 |             11 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[434][0]   |                7 |             11 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[419][0]   |                6 |             12 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[387][0]   |                4 |             15 |
|  clk_out_BUFG       | m_controller/unconditional0 | leds_OBUF_BUFG[0]       |                4 |             16 |
|  clk_out_BUFG       | m_pc/total_reg[15]_1        | leds_OBUF_BUFG[0]       |                4 |             16 |
|  clk_out_BUFG       | m_controller/correct_b      | leds_OBUF_BUFG[0]       |                4 |             16 |
|  clk_out_BUFG       | m_controller/conditional0   | leds_OBUF_BUFG[0]       |                4 |             16 |
|  m_pc/R0_27         |                             |                         |                9 |             17 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[191][0]   |                7 |             17 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[188][0]   |               10 |             18 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[189][0]   |               11 |             18 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[190][0]   |                9 |             18 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[256][0]   |               12 |             18 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[259][0]_0 |                9 |             19 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[257][0]   |               11 |             19 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[258][0]   |               10 |             19 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[662][0]   |               12 |             20 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[661][0]   |               13 |             20 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[660][0]   |               10 |             20 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[663][0]   |               11 |             21 |
|  leds_OBUF_BUFG[0]  |                             |                         |               10 |             22 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[670][0]   |               12 |             22 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[681][0]   |                9 |             23 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[680][0]   |               12 |             23 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[671][0]   |               13 |             23 |
|  clk_out_BUFG       | m_pc/pc_out[31]_i_1_n_2     | leds_OBUF_BUFG[0]       |               16 |             32 |
|  clk_in_IBUF_BUFG   |                             | m_display/clear         |                8 |             32 |
|  n_1_2941_BUFG      |                             |                         |               18 |             32 |
|  clk_out_BUFG       |                             |                         |               19 |             33 |
|  clk_in_IBUF_BUFG   |                             | leds_OBUF_BUFG[0]       |                9 |             33 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[932][0]   |               15 |             35 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[931][0]   |               16 |             35 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[930][0]   |               14 |             35 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[927][0]   |               18 |             36 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[925][0]   |               17 |             36 |
|  n_0_1349_BUFG      |                             |                         |               35 |             36 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[926][0]   |               15 |             37 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[329][0]   |               18 |             40 |
|  leds_OBUF_BUFG[0]  |                             | m_ALU/ram_reg[360][0]_0 |               22 |             41 |
|  clk_out_BUFG       | m_controller/p_0_in         |                         |               12 |             96 |
+---------------------+-----------------------------+-------------------------+------------------+----------------+


