#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Apr 15 11:12:09 2022
# Process ID: 34776
# Current directory: C:/School/ENSC462_Final_Project/Final_Project/6_VGA_Animation/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4936 C:\School\ENSC462_Final_Project\Final_Project\6_VGA_Animation\vivado\Lab4_1.xpr
# Log file: C:/School/ENSC462_Final_Project/Final_Project/6_VGA_Animation/vivado/vivado.log
# Journal file: C:/School/ENSC462_Final_Project/Final_Project/6_VGA_Animation/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/School/ENSC462_Final_Project/Final_Project/6_VGA_Animation/vivado/Lab4_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/School/ENSC462_Final_Project/Final_Project/IP_REPO/VGA'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/School/Xilinix_Vitis/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.965 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/School/ENSC462_Final_Project/Final_Project/6_VGA_Animation/vivado/Lab4_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/School/ENSC462_Final_Project/Final_Project/6_VGA_Animation/vivado/Lab4_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:module_ref:video_controller:1.0 - video_controller_0
Successfully read diagram <design_1> from block design file <C:/School/ENSC462_Final_Project/Final_Project/6_VGA_Animation/vivado/Lab4_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1253.496 ; gain = 48.215
update_module_reference design_1_video_controller_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/School/ENSC462_Final_Project/Final_Project/IP_REPO/VGA'.
Upgrading 'C:/School/ENSC462_Final_Project/Final_Project/6_VGA_Animation/vivado/Lab4_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_video_controller_0_2 from video_controller_v1_0 1.0 to video_controller_v1_0 1.0
WARNING: [IP_Flow 19-4706] Upgraded port 'sel_switch' width 3 differs from original width 2
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_video_controller_0_2'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_video_controller_0_2' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\School\ENSC462_Final_Project\Final_Project\6_VGA_Animation\vivado\Lab4_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/School/ENSC462_Final_Project/Final_Project/6_VGA_Animation/vivado/Lab4_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_nets sel_switch_1] [get_bd_ports sel_switch]
create_bd_port -dir I -from 2 -to 0 sel_switch
connect_bd_net [get_bd_ports sel_switch] [get_bd_pins video_controller_0/sel_switch]
save_bd_design
Wrote  : <C:\School\ENSC462_Final_Project\Final_Project\6_VGA_Animation\vivado\Lab4_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/School/ENSC462_Final_Project/Final_Project/6_VGA_Animation/vivado/Lab4_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 11:16:06 2022...
