/*
 *  Copyright (c) 2019 Texas Instruments Incorporated
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef INCLUDE_CSL_ECCAGGR_RAM_ID_H
#define INCLUDE_CSL_ECCAGGR_RAM_ID_H
#include <stdint.h>

#if !defined(CSL_MODIFICATION)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_ITAG_RAM0_VECTOR_ID                                                       ((uint32_t) 0U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_ITAG_RAM1_VECTOR_ID                                                       ((uint32_t) 1U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_ITAG_RAM2_VECTOR_ID                                                       ((uint32_t) 2U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_ITAG_RAM3_VECTOR_ID                                                       ((uint32_t) 3U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_IDATA_BANK0_VECTOR_ID                                                     ((uint32_t) 4U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_IDATA_BANK1_VECTOR_ID                                                     ((uint32_t) 5U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_IDATA_BANK2_VECTOR_ID                                                     ((uint32_t) 6U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_IDATA_BANK3_VECTOR_ID                                                     ((uint32_t) 7U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DTAG_RAM0_VECTOR_ID                                                       ((uint32_t) 8U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DTAG_RAM1_VECTOR_ID                                                       ((uint32_t) 9U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DTAG_RAM2_VECTOR_ID                                                       ((uint32_t) 10U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DTAG_RAM3_VECTOR_ID                                                       ((uint32_t) 11U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DDIRTY_RAM_VECTOR_ID                                                      ((uint32_t) 12U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DDATA_RAM0_VECTOR_ID                                                      ((uint32_t) 13U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DDATA_RAM1_VECTOR_ID                                                      ((uint32_t) 14U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DDATA_RAM2_VECTOR_ID                                                      ((uint32_t) 15U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DDATA_RAM3_VECTOR_ID                                                      ((uint32_t) 16U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DDATA_RAM4_VECTOR_ID                                                      ((uint32_t) 17U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DDATA_RAM5_VECTOR_ID                                                      ((uint32_t) 18U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DDATA_RAM6_VECTOR_ID                                                      ((uint32_t) 19U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DDATA_RAM7_VECTOR_ID                                                      ((uint32_t) 20U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_ATCM0_BANK0_VECTOR_ID                                                     ((uint32_t) 21U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_ATCM0_BANK1_VECTOR_ID                                                     ((uint32_t) 22U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_B0TCM0_BANK0_VECTOR_ID                                                    ((uint32_t) 23U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_B0TCM0_BANK1_VECTOR_ID                                                    ((uint32_t) 24U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_B1TCM0_BANK0_VECTOR_ID                                                    ((uint32_t) 25U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_B1TCM0_BANK1_VECTOR_ID                                                    ((uint32_t) 26U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_KS_VIM_RAMECC_VECTOR_ID                                                   ((uint32_t) 27U)

#define CSL_ECCAGGR_PULSAR_SL_CPU0_ITAG_RAM0_SIZE                                                       ((uint32_t) 0x180U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_ITAG_RAM1_SIZE                                                       ((uint32_t) 0x180U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_ITAG_RAM2_SIZE                                                       ((uint32_t) 0x180U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_ITAG_RAM3_SIZE                                                       ((uint32_t) 0x180U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_IDATA_BANK0_SIZE                                                     ((uint32_t) 0x1000U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_IDATA_BANK1_SIZE                                                     ((uint32_t) 0x1000U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_IDATA_BANK2_SIZE                                                     ((uint32_t) 0x1000U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_IDATA_BANK3_SIZE                                                     ((uint32_t) 0x1000U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DTAG_RAM0_SIZE                                                       ((uint32_t) 0x180U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DTAG_RAM1_SIZE                                                       ((uint32_t) 0x180U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DTAG_RAM2_SIZE                                                       ((uint32_t) 0x180U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DTAG_RAM3_SIZE                                                       ((uint32_t) 0x180U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DDIRTY_RAM_SIZE                                                      ((uint32_t) 0x180U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DDATA_RAM0_SIZE                                                      ((uint32_t) 0x800U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DDATA_RAM1_SIZE                                                      ((uint32_t) 0x800U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DDATA_RAM2_SIZE                                                      ((uint32_t) 0x800U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DDATA_RAM3_SIZE                                                      ((uint32_t) 0x800U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DDATA_RAM4_SIZE                                                      ((uint32_t) 0x800U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DDATA_RAM5_SIZE                                                      ((uint32_t) 0x800U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DDATA_RAM6_SIZE                                                      ((uint32_t) 0x800U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_DDATA_RAM7_SIZE                                                      ((uint32_t) 0x800U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_ATCM0_BANK0_SIZE                                                     ((uint32_t) 0x4000U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_ATCM0_BANK1_SIZE                                                     ((uint32_t) 0x4000U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_B0TCM0_BANK0_SIZE                                                    ((uint32_t) 0x2000U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_B0TCM0_BANK1_SIZE                                                    ((uint32_t) 0x2000U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_B1TCM0_BANK0_SIZE                                                    ((uint32_t) 0x2000U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_B1TCM0_BANK1_SIZE                                                    ((uint32_t) 0x2000U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_KS_VIM_RAMECC_SIZE                                                   ((uint32_t) 0x800U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_ATCM0_BANK0_SIZE                                                     ((uint32_t) 0x4000U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_ATCM0_BANK1_SIZE                                                     ((uint32_t) 0x4000U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_B0TCM0_BANK0_SIZE                                                    ((uint32_t) 0x2000U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_B0TCM0_BANK1_SIZE                                                    ((uint32_t) 0x2000U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_B1TCM0_BANK0_SIZE                                                    ((uint32_t) 0x2000U)
#define CSL_ECCAGGR_PULSAR_SL_CPU0_B1TCM0_BANK1_SIZE                                                    ((uint32_t) 0x2000U)

#endif

#endif /* INCLUDE_CSL_SOC_H */
