{"vcs1":{"timestamp_begin":1740912151.975416107, "rt":3.60, "ut":3.36, "st":0.18}}
{"vcselab":{"timestamp_begin":1740912155.655581563, "rt":0.18, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1740912155.896034845, "rt":0.28, "ut":0.13, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740912151.664381003}
{"VCS_COMP_START_TIME": 1740912151.664381003}
{"VCS_COMP_END_TIME": 1740912156.246102032}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/10ps -full64 -f ../tb/filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 345552}}
{"vcselab": {"peak_mem": 158220}}
