# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do lab52_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/WORK/Fall\ 21/ECE385/385SV/Lab5provided_sp2021 {C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/ben.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:35 on Oct 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021" C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/ben.sv 
# -- Compiling module benfinder
# 
# Top level modules:
# 	benfinder
# End time: 15:37:35 on Oct 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/WORK/Fall\ 21/ECE385/385SV/Lab5provided_sp2021 {C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/memreg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:35 on Oct 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021" C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/memreg.sv 
# -- Compiling module memreg
# 
# Top level modules:
# 	memreg
# End time: 15:37:35 on Oct 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/WORK/Fall\ 21/ECE385/385SV/Lab5provided_sp2021 {C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:35 on Oct 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021" C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 15:37:35 on Oct 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/WORK/Fall\ 21/ECE385/385SV/Lab5provided_sp2021 {C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/sext.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:35 on Oct 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021" C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/sext.sv 
# -- Compiling module sext_4
# -- Compiling module sext_5
# -- Compiling module sext_8
# -- Compiling module sext_10
# 
# Top level modules:
# 	sext_4
# 	sext_5
# 	sext_8
# 	sext_10
# End time: 15:37:35 on Oct 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/WORK/Fall\ 21/ECE385/385SV/Lab5provided_sp2021 {C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:35 on Oct 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021" C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/regfile.sv 
# -- Compiling module reg_unit
# -- Compiling module register
# 
# Top level modules:
# 	reg_unit
# End time: 15:37:35 on Oct 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/WORK/Fall\ 21/ECE385/385SV/Lab5provided_sp2021 {C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/muxmodule.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:35 on Oct 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021" C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/muxmodule.sv 
# -- Compiling module muxmodule
# 
# Top level modules:
# 	muxmodule
# End time: 15:37:35 on Oct 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/WORK/Fall\ 21/ECE385/385SV/Lab5provided_sp2021 {C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:35 on Oct 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021" C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:37:35 on Oct 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/WORK/Fall\ 21/ECE385/385SV/Lab5provided_sp2021 {C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:35 on Oct 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021" C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 15:37:35 on Oct 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/WORK/Fall\ 21/ECE385/385SV/Lab5provided_sp2021 {C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:35 on Oct 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021" C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 15:37:35 on Oct 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/WORK/Fall\ 21/ECE385/385SV/Lab5provided_sp2021 {C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:35 on Oct 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021" C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 15:37:35 on Oct 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/WORK/Fall\ 21/ECE385/385SV/Lab5provided_sp2021 {C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:35 on Oct 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021" C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 15:37:36 on Oct 08,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/WORK/Fall\ 21/ECE385/385SV/Lab5provided_sp2021 {C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:36 on Oct 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021" C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/ISDU.sv 
# -- Compiling module ISDU
# ** Warning: C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/ISDU.sv(166): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	ISDU
# End time: 15:37:36 on Oct 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/WORK/Fall\ 21/ECE385/385SV/Lab5provided_sp2021 {C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:36 on Oct 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021" C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 15:37:36 on Oct 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/WORK/Fall\ 21/ECE385/385SV/Lab5provided_sp2021 {C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:36 on Oct 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021" C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 15:37:36 on Oct 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/WORK/Fall\ 21/ECE385/385SV/Lab5provided_sp2021 {C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:36 on Oct 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021" C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 15:37:36 on Oct 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/WORK/Fall\ 21/ECE385/385SV/Lab5provided_sp2021 {C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:36 on Oct 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021" C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 15:37:36 on Oct 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/WORK/Fall\ 21/ECE385/385SV/Lab5provided_sp2021 {C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:36 on Oct 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021" C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 15:37:36 on Oct 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/WORK/Fall\ 21/ECE385/385SV/Lab5provided_sp2021 {C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:36 on Oct 08,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021" C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:37:36 on Oct 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:37:36 on Oct 08,2021
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.datapath
# Loading work.memreg
# Loading work.reg_unit
# Loading work.register
# Loading work.muxmodule
# Loading work.sext_4
# Loading work.adder
# Loading work.sext_5
# Loading work.sext_8
# Loading work.sext_10
# Loading work.ALU
# Loading work.benfinder
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3015) C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/testbench.sv(20): [PCDPC] - Port size (10) does not match connection size (12) for port 'LED'. The port definition is at: C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/slc3_testtop.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/check File: C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/slc3_testtop.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
do wave.do
restart -f
# ** Warning: (vsim-3015) C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/testbench.sv(20): [PCDPC] - Port size (10) does not match connection size (12) for port 'LED'. The port definition is at: C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/slc3_testtop.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/check File: C:/Users/rushi/Desktop/WORK/Fall 21/ECE385/385SV/Lab5provided_sp2021/slc3_testtop.sv
run 2000ns
# End time: 17:32:20 on Oct 08,2021, Elapsed time: 1:54:44
# Errors: 0, Warnings: 2
