<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1622' type='void llvm::MachineInstr::copyImplicitOps(llvm::MachineFunction &amp; MF, const llvm::MachineInstr &amp; MI)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1620'>/// Copy implicit register operands from specified
  /// instruction to this instruction.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='317' u='c' c='_ZNK4llvm19MachineInstrBuilder15copyImplicitOpsERKNS_12MachineInstrE'/>
<def f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1483' ll='1491' type='void llvm::MachineInstr::copyImplicitOps(llvm::MachineFunction &amp; MF, const llvm::MachineInstr &amp; MI)'/>
<doc f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1481'>/// copyImplicitOps - Copy implicit register operands from specified
/// instruction to this instruction.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SLSHardening.cpp' l='362' u='c' c='_ZNK12_GLOBAL__N_119AArch64SLSHardening14ConvertBLRToBLERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='569' u='c' c='_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='2038' u='c' c='_ZN12_GLOBAL__N_115ARMLoadStoreOpt18MergeReturnIntoLDMERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMSLSHardening.cpp' l='324' u='c' c='_ZNK12_GLOBAL__N_115ARMSLSHardening33ConvertIndirectCallToIndirectJumpERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='855' u='c' c='_ZNK4llvm20HexagonFrameLowering21insertEpilogueInBlockERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1477' u='c' c='_ZNK4llvm20HexagonFrameLowering24insertCSRRestoresInBlockERNS_17MachineBasicBlockERKSt6vectorINS_15CalleeSavedInfoESaIS4_EERKNS_19HexagonRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1040' u='c' c='_ZNK4llvm16HexagonInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVFrameLowering.cpp' l='833' u='c' c='_ZNK4llvm18RISCVFrameLowering27restoreCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_15Mutabl9084290'/>
<use f='llvm/llvm/lib/Target/X86/X86ExpandPseudo.cpp' l='277' u='c' c='_ZN12_GLOBAL__N_115X86ExpandPseudo8ExpandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
