Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Jun 23 15:17:17 2021

All signals are completely routed.

WARNING:ParHelpers:361 - There are 8 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   tp/D<0>
   tp/D<1>
   tp/D<2>
   tp/D<3>
   tp/S<0>
   tp/S<1>
   tp/S<2>
   tp/S<3>


