{"top":"global.fsrcnn_shared",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1049":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1052":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1055":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c0"]}
          },
          "_U1058":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U1061":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1064":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1066":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1067":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1068":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1069":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1070":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1051":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1054":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1057":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1060":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1063":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1065":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1050":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1053":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1056":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1059":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1062":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1051.in","_U1052.out"],
          ["coeff_U1054.in","_U1055.out"],
          ["coeff_U1057.in","_U1058.out"],
          ["coeff_U1060.in","_U1061.out"],
          ["coeff_U1063.in","_U1064.out"],
          ["mul_d0__U1050.out","add_all__U1066.in0"],
          ["mul_d1__U1053.out","add_all__U1066.in1"],
          ["add_all__U1067.in0","add_all__U1066.out"],
          ["mul_d2__U1056.out","add_all__U1067.in1"],
          ["add_all__U1068.in0","add_all__U1067.out"],
          ["mul_d3__U1059.out","add_all__U1068.in1"],
          ["add_all__U1069.in0","add_all__U1068.out"],
          ["mul_d4__U1062.out","add_all__U1069.in1"],
          ["add_all__U1070.in0","add_all__U1069.out"],
          ["const_term_U1065.out","add_all__U1070.in1"],
          ["self.out","add_all__U1070.out"],
          ["self.clk","coeff_U1051.clk"],
          ["mul_d0__U1050.in0","coeff_U1051.out"],
          ["self.clk","coeff_U1054.clk"],
          ["mul_d1__U1053.in0","coeff_U1054.out"],
          ["self.clk","coeff_U1057.clk"],
          ["mul_d2__U1056.in0","coeff_U1057.out"],
          ["self.clk","coeff_U1060.clk"],
          ["mul_d3__U1059.in0","coeff_U1060.out"],
          ["self.clk","coeff_U1063.clk"],
          ["mul_d4__U1062.in0","coeff_U1063.out"],
          ["self.d.0","mul_d0__U1050.in1"],
          ["self.d.1","mul_d1__U1053.in1"],
          ["self.d.2","mul_d2__U1056.in1"],
          ["self.d.3","mul_d3__U1059.in1"],
          ["self.d.4","mul_d4__U1062.in1"]
        ]
      },
      "aff__U1084":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1087":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1090":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c0"]}
          },
          "_U1093":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U1096":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1099":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1101":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1102":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1103":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1104":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1105":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1086":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1089":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1092":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1095":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1098":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1100":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1085":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1088":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1091":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1094":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1097":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1086.in","_U1087.out"],
          ["coeff_U1089.in","_U1090.out"],
          ["coeff_U1092.in","_U1093.out"],
          ["coeff_U1095.in","_U1096.out"],
          ["coeff_U1098.in","_U1099.out"],
          ["mul_d0__U1085.out","add_all__U1101.in0"],
          ["mul_d1__U1088.out","add_all__U1101.in1"],
          ["add_all__U1102.in0","add_all__U1101.out"],
          ["mul_d2__U1091.out","add_all__U1102.in1"],
          ["add_all__U1103.in0","add_all__U1102.out"],
          ["mul_d3__U1094.out","add_all__U1103.in1"],
          ["add_all__U1104.in0","add_all__U1103.out"],
          ["mul_d4__U1097.out","add_all__U1104.in1"],
          ["add_all__U1105.in0","add_all__U1104.out"],
          ["const_term_U1100.out","add_all__U1105.in1"],
          ["self.out","add_all__U1105.out"],
          ["self.clk","coeff_U1086.clk"],
          ["mul_d0__U1085.in0","coeff_U1086.out"],
          ["self.clk","coeff_U1089.clk"],
          ["mul_d1__U1088.in0","coeff_U1089.out"],
          ["self.clk","coeff_U1092.clk"],
          ["mul_d2__U1091.in0","coeff_U1092.out"],
          ["self.clk","coeff_U1095.clk"],
          ["mul_d3__U1094.in0","coeff_U1095.out"],
          ["self.clk","coeff_U1098.clk"],
          ["mul_d4__U1097.in0","coeff_U1098.out"],
          ["self.d.0","mul_d0__U1085.in1"],
          ["self.d.1","mul_d1__U1088.in1"],
          ["self.d.2","mul_d2__U1091.in1"],
          ["self.d.3","mul_d3__U1094.in1"],
          ["self.d.4","mul_d4__U1097.in1"]
        ]
      },
      "aff__U1108":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1111":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1114":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c0"]}
          },
          "_U1117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U1120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1123":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1126":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1127":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1128":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1129":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1110":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1113":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1116":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1119":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1122":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1124":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001c1f"]}
          },
          "mul_d0__U1109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1115":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1121":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1110.in","_U1111.out"],
          ["coeff_U1113.in","_U1114.out"],
          ["coeff_U1116.in","_U1117.out"],
          ["coeff_U1119.in","_U1120.out"],
          ["coeff_U1122.in","_U1123.out"],
          ["mul_d0__U1109.out","add_all__U1125.in0"],
          ["mul_d1__U1112.out","add_all__U1125.in1"],
          ["add_all__U1126.in0","add_all__U1125.out"],
          ["mul_d2__U1115.out","add_all__U1126.in1"],
          ["add_all__U1127.in0","add_all__U1126.out"],
          ["mul_d3__U1118.out","add_all__U1127.in1"],
          ["add_all__U1128.in0","add_all__U1127.out"],
          ["mul_d4__U1121.out","add_all__U1128.in1"],
          ["add_all__U1129.in0","add_all__U1128.out"],
          ["const_term_U1124.out","add_all__U1129.in1"],
          ["self.out","add_all__U1129.out"],
          ["self.clk","coeff_U1110.clk"],
          ["mul_d0__U1109.in0","coeff_U1110.out"],
          ["self.clk","coeff_U1113.clk"],
          ["mul_d1__U1112.in0","coeff_U1113.out"],
          ["self.clk","coeff_U1116.clk"],
          ["mul_d2__U1115.in0","coeff_U1116.out"],
          ["self.clk","coeff_U1119.clk"],
          ["mul_d3__U1118.in0","coeff_U1119.out"],
          ["self.clk","coeff_U1122.clk"],
          ["mul_d4__U1121.in0","coeff_U1122.out"],
          ["self.d.0","mul_d0__U1109.in1"],
          ["self.d.1","mul_d1__U1112.in1"],
          ["self.d.2","mul_d2__U1115.in1"],
          ["self.d.3","mul_d3__U1118.in1"],
          ["self.d.4","mul_d4__U1121.in1"]
        ]
      },
      "aff__U1143":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1146":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1149":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c0"]}
          },
          "_U1152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U1155":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1158":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1161":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1162":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1163":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1164":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1145":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1148":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1151":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1154":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1157":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1159":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1144":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1147":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1150":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1153":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1156":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1145.in","_U1146.out"],
          ["coeff_U1148.in","_U1149.out"],
          ["coeff_U1151.in","_U1152.out"],
          ["coeff_U1154.in","_U1155.out"],
          ["coeff_U1157.in","_U1158.out"],
          ["mul_d0__U1144.out","add_all__U1160.in0"],
          ["mul_d1__U1147.out","add_all__U1160.in1"],
          ["add_all__U1161.in0","add_all__U1160.out"],
          ["mul_d2__U1150.out","add_all__U1161.in1"],
          ["add_all__U1162.in0","add_all__U1161.out"],
          ["mul_d3__U1153.out","add_all__U1162.in1"],
          ["add_all__U1163.in0","add_all__U1162.out"],
          ["mul_d4__U1156.out","add_all__U1163.in1"],
          ["add_all__U1164.in0","add_all__U1163.out"],
          ["const_term_U1159.out","add_all__U1164.in1"],
          ["self.out","add_all__U1164.out"],
          ["self.clk","coeff_U1145.clk"],
          ["mul_d0__U1144.in0","coeff_U1145.out"],
          ["self.clk","coeff_U1148.clk"],
          ["mul_d1__U1147.in0","coeff_U1148.out"],
          ["self.clk","coeff_U1151.clk"],
          ["mul_d2__U1150.in0","coeff_U1151.out"],
          ["self.clk","coeff_U1154.clk"],
          ["mul_d3__U1153.in0","coeff_U1154.out"],
          ["self.clk","coeff_U1157.clk"],
          ["mul_d4__U1156.in0","coeff_U1157.out"],
          ["self.d.0","mul_d0__U1144.in1"],
          ["self.d.1","mul_d1__U1147.in1"],
          ["self.d.2","mul_d2__U1150.in1"],
          ["self.d.3","mul_d3__U1153.in1"],
          ["self.d.4","mul_d4__U1156.in1"]
        ]
      },
      "aff__U116":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U122":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000d2"]}
          },
          "_U125":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000e"]}
          },
          "_U128":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U134":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U136":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U137":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U138":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U139":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U140":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U141":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U118":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U121":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U124":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U127":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U130":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U133":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U135":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U117":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U120":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U123":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U126":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U129":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U132":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U118.in","_U119.out"],
          ["coeff_U121.in","_U122.out"],
          ["coeff_U124.in","_U125.out"],
          ["coeff_U127.in","_U128.out"],
          ["coeff_U130.in","_U131.out"],
          ["coeff_U133.in","_U134.out"],
          ["mul_d0__U117.out","add_all__U136.in0"],
          ["mul_d1__U120.out","add_all__U136.in1"],
          ["add_all__U137.in0","add_all__U136.out"],
          ["mul_d2__U123.out","add_all__U137.in1"],
          ["add_all__U138.in0","add_all__U137.out"],
          ["mul_d3__U126.out","add_all__U138.in1"],
          ["add_all__U139.in0","add_all__U138.out"],
          ["mul_d4__U129.out","add_all__U139.in1"],
          ["add_all__U140.in0","add_all__U139.out"],
          ["mul_d5__U132.out","add_all__U140.in1"],
          ["add_all__U141.in0","add_all__U140.out"],
          ["const_term_U135.out","add_all__U141.in1"],
          ["self.out","add_all__U141.out"],
          ["self.clk","coeff_U118.clk"],
          ["mul_d0__U117.in0","coeff_U118.out"],
          ["self.clk","coeff_U121.clk"],
          ["mul_d1__U120.in0","coeff_U121.out"],
          ["self.clk","coeff_U124.clk"],
          ["mul_d2__U123.in0","coeff_U124.out"],
          ["self.clk","coeff_U127.clk"],
          ["mul_d3__U126.in0","coeff_U127.out"],
          ["self.clk","coeff_U130.clk"],
          ["mul_d4__U129.in0","coeff_U130.out"],
          ["self.clk","coeff_U133.clk"],
          ["mul_d5__U132.in0","coeff_U133.out"],
          ["self.d.0","mul_d0__U117.in1"],
          ["self.d.1","mul_d1__U120.in1"],
          ["self.d.2","mul_d2__U123.in1"],
          ["self.d.3","mul_d3__U126.in1"],
          ["self.d.4","mul_d4__U129.in1"],
          ["self.d.5","mul_d5__U132.in1"]
        ]
      },
      "aff__U1232":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1235":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1238":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1241":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1243":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1244":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1245":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1234":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1237":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1240":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1242":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1233":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1236":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1239":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1234.in","_U1235.out"],
          ["coeff_U1237.in","_U1238.out"],
          ["coeff_U1240.in","_U1241.out"],
          ["mul_d0__U1233.out","add_all__U1243.in0"],
          ["mul_d1__U1236.out","add_all__U1243.in1"],
          ["add_all__U1244.in0","add_all__U1243.out"],
          ["mul_d2__U1239.out","add_all__U1244.in1"],
          ["add_all__U1245.in0","add_all__U1244.out"],
          ["const_term_U1242.out","add_all__U1245.in1"],
          ["self.out","add_all__U1245.out"],
          ["self.clk","coeff_U1234.clk"],
          ["mul_d0__U1233.in0","coeff_U1234.out"],
          ["self.clk","coeff_U1237.clk"],
          ["mul_d1__U1236.in0","coeff_U1237.out"],
          ["self.clk","coeff_U1240.clk"],
          ["mul_d2__U1239.in0","coeff_U1240.out"],
          ["self.d.0","mul_d0__U1233.in1"],
          ["self.d.1","mul_d1__U1236.in1"],
          ["self.d.2","mul_d2__U1239.in1"]
        ]
      },
      "aff__U1252":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1261":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1263":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1264":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1265":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1254":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1257":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1260":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1262":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1253":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1256":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1259":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1254.in","_U1255.out"],
          ["coeff_U1257.in","_U1258.out"],
          ["coeff_U1260.in","_U1261.out"],
          ["mul_d0__U1253.out","add_all__U1263.in0"],
          ["mul_d1__U1256.out","add_all__U1263.in1"],
          ["add_all__U1264.in0","add_all__U1263.out"],
          ["mul_d2__U1259.out","add_all__U1264.in1"],
          ["add_all__U1265.in0","add_all__U1264.out"],
          ["const_term_U1262.out","add_all__U1265.in1"],
          ["self.out","add_all__U1265.out"],
          ["self.clk","coeff_U1254.clk"],
          ["mul_d0__U1253.in0","coeff_U1254.out"],
          ["self.clk","coeff_U1257.clk"],
          ["mul_d1__U1256.in0","coeff_U1257.out"],
          ["self.clk","coeff_U1260.clk"],
          ["mul_d2__U1259.in0","coeff_U1260.out"],
          ["self.d.0","mul_d0__U1253.in1"],
          ["self.d.1","mul_d1__U1256.in1"],
          ["self.d.2","mul_d2__U1259.in1"]
        ]
      },
      "aff__U1268":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1271":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1274":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1279":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1280":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1281":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1270":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1273":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1276":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1278":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001c1f"]}
          },
          "mul_d0__U1269":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1272":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1275":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1270.in","_U1271.out"],
          ["coeff_U1273.in","_U1274.out"],
          ["coeff_U1276.in","_U1277.out"],
          ["mul_d0__U1269.out","add_all__U1279.in0"],
          ["mul_d1__U1272.out","add_all__U1279.in1"],
          ["add_all__U1280.in0","add_all__U1279.out"],
          ["mul_d2__U1275.out","add_all__U1280.in1"],
          ["add_all__U1281.in0","add_all__U1280.out"],
          ["const_term_U1278.out","add_all__U1281.in1"],
          ["self.out","add_all__U1281.out"],
          ["self.clk","coeff_U1270.clk"],
          ["mul_d0__U1269.in0","coeff_U1270.out"],
          ["self.clk","coeff_U1273.clk"],
          ["mul_d1__U1272.in0","coeff_U1273.out"],
          ["self.clk","coeff_U1276.clk"],
          ["mul_d2__U1275.in0","coeff_U1276.out"],
          ["self.d.0","mul_d0__U1269.in1"],
          ["self.d.1","mul_d1__U1272.in1"],
          ["self.d.2","mul_d2__U1275.in1"]
        ]
      },
      "aff__U1288":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1294":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1297":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1299":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1300":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1301":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1290":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1293":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1296":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1298":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1289":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1295":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1290.in","_U1291.out"],
          ["coeff_U1293.in","_U1294.out"],
          ["coeff_U1296.in","_U1297.out"],
          ["mul_d0__U1289.out","add_all__U1299.in0"],
          ["mul_d1__U1292.out","add_all__U1299.in1"],
          ["add_all__U1300.in0","add_all__U1299.out"],
          ["mul_d2__U1295.out","add_all__U1300.in1"],
          ["add_all__U1301.in0","add_all__U1300.out"],
          ["const_term_U1298.out","add_all__U1301.in1"],
          ["self.out","add_all__U1301.out"],
          ["self.clk","coeff_U1290.clk"],
          ["mul_d0__U1289.in0","coeff_U1290.out"],
          ["self.clk","coeff_U1293.clk"],
          ["mul_d1__U1292.in0","coeff_U1293.out"],
          ["self.clk","coeff_U1296.clk"],
          ["mul_d2__U1295.in0","coeff_U1296.out"],
          ["self.d.0","mul_d0__U1289.in1"],
          ["self.d.1","mul_d1__U1292.in1"],
          ["self.d.2","mul_d2__U1295.in1"]
        ]
      },
      "aff__U1369":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1372":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1375":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U1378":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1380":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1381":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1382":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1371":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1374":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1377":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1379":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1370":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1373":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1376":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1371.in","_U1372.out"],
          ["coeff_U1374.in","_U1375.out"],
          ["coeff_U1377.in","_U1378.out"],
          ["mul_d0__U1370.out","add_all__U1380.in0"],
          ["mul_d1__U1373.out","add_all__U1380.in1"],
          ["add_all__U1381.in0","add_all__U1380.out"],
          ["mul_d2__U1376.out","add_all__U1381.in1"],
          ["add_all__U1382.in0","add_all__U1381.out"],
          ["const_term_U1379.out","add_all__U1382.in1"],
          ["self.out","add_all__U1382.out"],
          ["self.clk","coeff_U1371.clk"],
          ["mul_d0__U1370.in0","coeff_U1371.out"],
          ["self.clk","coeff_U1374.clk"],
          ["mul_d1__U1373.in0","coeff_U1374.out"],
          ["self.clk","coeff_U1377.clk"],
          ["mul_d2__U1376.in0","coeff_U1377.out"],
          ["self.d.0","mul_d0__U1370.in1"],
          ["self.d.1","mul_d1__U1373.in1"],
          ["self.d.2","mul_d2__U1376.in1"]
        ]
      },
      "aff__U1389":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1392":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1395":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U1398":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1400":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1401":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1402":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1391":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1394":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1397":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1399":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1390":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1393":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1396":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1391.in","_U1392.out"],
          ["coeff_U1394.in","_U1395.out"],
          ["coeff_U1397.in","_U1398.out"],
          ["mul_d0__U1390.out","add_all__U1400.in0"],
          ["mul_d1__U1393.out","add_all__U1400.in1"],
          ["add_all__U1401.in0","add_all__U1400.out"],
          ["mul_d2__U1396.out","add_all__U1401.in1"],
          ["add_all__U1402.in0","add_all__U1401.out"],
          ["const_term_U1399.out","add_all__U1402.in1"],
          ["self.out","add_all__U1402.out"],
          ["self.clk","coeff_U1391.clk"],
          ["mul_d0__U1390.in0","coeff_U1391.out"],
          ["self.clk","coeff_U1394.clk"],
          ["mul_d1__U1393.in0","coeff_U1394.out"],
          ["self.clk","coeff_U1397.clk"],
          ["mul_d2__U1396.in0","coeff_U1397.out"],
          ["self.d.0","mul_d0__U1390.in1"],
          ["self.d.1","mul_d1__U1393.in1"],
          ["self.d.2","mul_d2__U1396.in1"]
        ]
      },
      "aff__U1405":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1408":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U1414":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1416":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1417":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1418":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1407":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1410":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1413":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1415":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001c1f"]}
          },
          "mul_d0__U1406":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1409":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1412":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1407.in","_U1408.out"],
          ["coeff_U1410.in","_U1411.out"],
          ["coeff_U1413.in","_U1414.out"],
          ["mul_d0__U1406.out","add_all__U1416.in0"],
          ["mul_d1__U1409.out","add_all__U1416.in1"],
          ["add_all__U1417.in0","add_all__U1416.out"],
          ["mul_d2__U1412.out","add_all__U1417.in1"],
          ["add_all__U1418.in0","add_all__U1417.out"],
          ["const_term_U1415.out","add_all__U1418.in1"],
          ["self.out","add_all__U1418.out"],
          ["self.clk","coeff_U1407.clk"],
          ["mul_d0__U1406.in0","coeff_U1407.out"],
          ["self.clk","coeff_U1410.clk"],
          ["mul_d1__U1409.in0","coeff_U1410.out"],
          ["self.clk","coeff_U1413.clk"],
          ["mul_d2__U1412.in0","coeff_U1413.out"],
          ["self.d.0","mul_d0__U1406.in1"],
          ["self.d.1","mul_d1__U1409.in1"],
          ["self.d.2","mul_d2__U1412.in1"]
        ]
      },
      "aff__U1425":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1428":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1431":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U1434":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1436":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1437":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1438":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1427":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1430":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1433":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1435":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1426":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1429":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1432":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1427.in","_U1428.out"],
          ["coeff_U1430.in","_U1431.out"],
          ["coeff_U1433.in","_U1434.out"],
          ["mul_d0__U1426.out","add_all__U1436.in0"],
          ["mul_d1__U1429.out","add_all__U1436.in1"],
          ["add_all__U1437.in0","add_all__U1436.out"],
          ["mul_d2__U1432.out","add_all__U1437.in1"],
          ["add_all__U1438.in0","add_all__U1437.out"],
          ["const_term_U1435.out","add_all__U1438.in1"],
          ["self.out","add_all__U1438.out"],
          ["self.clk","coeff_U1427.clk"],
          ["mul_d0__U1426.in0","coeff_U1427.out"],
          ["self.clk","coeff_U1430.clk"],
          ["mul_d1__U1429.in0","coeff_U1430.out"],
          ["self.clk","coeff_U1433.clk"],
          ["mul_d2__U1432.in0","coeff_U1433.out"],
          ["self.d.0","mul_d0__U1426.in1"],
          ["self.d.1","mul_d1__U1429.in1"],
          ["self.d.2","mul_d2__U1432.in1"]
        ]
      },
      "aff__U145":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U148":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U151":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U154":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U157":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U159":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U161":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U162":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U147":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U150":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U153":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U156":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U158":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U146":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U149":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U152":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U155":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U147.in","_U148.out"],
          ["coeff_U150.in","_U151.out"],
          ["coeff_U153.in","_U154.out"],
          ["coeff_U156.in","_U157.out"],
          ["mul_d0__U146.out","add_all__U159.in0"],
          ["mul_d1__U149.out","add_all__U159.in1"],
          ["add_all__U160.in0","add_all__U159.out"],
          ["mul_d2__U152.out","add_all__U160.in1"],
          ["add_all__U161.in0","add_all__U160.out"],
          ["mul_d3__U155.out","add_all__U161.in1"],
          ["add_all__U162.in0","add_all__U161.out"],
          ["const_term_U158.out","add_all__U162.in1"],
          ["self.out","add_all__U162.out"],
          ["self.clk","coeff_U147.clk"],
          ["mul_d0__U146.in0","coeff_U147.out"],
          ["self.clk","coeff_U150.clk"],
          ["mul_d1__U149.in0","coeff_U150.out"],
          ["self.clk","coeff_U153.clk"],
          ["mul_d2__U152.in0","coeff_U153.out"],
          ["self.clk","coeff_U156.clk"],
          ["mul_d3__U155.in0","coeff_U156.out"],
          ["self.d.0","mul_d0__U146.in1"],
          ["self.d.1","mul_d1__U149.in1"],
          ["self.d.2","mul_d2__U152.in1"],
          ["self.d.3","mul_d3__U155.in1"]
        ]
      },
      "aff__U1458":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1461":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1464":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001700"]}
          },
          "_U1467":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b80"]}
          },
          "_U1470":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000070"]}
          },
          "_U1473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1476":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1478":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1479":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1480":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1481":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1482":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1483":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1460":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1463":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1466":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1469":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1472":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1475":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1477":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002f80"]}
          },
          "mul_d0__U1459":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1462":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1465":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1468":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1471":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1474":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1460.in","_U1461.out"],
          ["coeff_U1463.in","_U1464.out"],
          ["coeff_U1466.in","_U1467.out"],
          ["coeff_U1469.in","_U1470.out"],
          ["coeff_U1472.in","_U1473.out"],
          ["coeff_U1475.in","_U1476.out"],
          ["mul_d0__U1459.out","add_all__U1478.in0"],
          ["mul_d1__U1462.out","add_all__U1478.in1"],
          ["add_all__U1479.in0","add_all__U1478.out"],
          ["mul_d2__U1465.out","add_all__U1479.in1"],
          ["add_all__U1480.in0","add_all__U1479.out"],
          ["mul_d3__U1468.out","add_all__U1480.in1"],
          ["add_all__U1481.in0","add_all__U1480.out"],
          ["mul_d4__U1471.out","add_all__U1481.in1"],
          ["add_all__U1482.in0","add_all__U1481.out"],
          ["mul_d5__U1474.out","add_all__U1482.in1"],
          ["add_all__U1483.in0","add_all__U1482.out"],
          ["const_term_U1477.out","add_all__U1483.in1"],
          ["self.out","add_all__U1483.out"],
          ["self.clk","coeff_U1460.clk"],
          ["mul_d0__U1459.in0","coeff_U1460.out"],
          ["self.clk","coeff_U1463.clk"],
          ["mul_d1__U1462.in0","coeff_U1463.out"],
          ["self.clk","coeff_U1466.clk"],
          ["mul_d2__U1465.in0","coeff_U1466.out"],
          ["self.clk","coeff_U1469.clk"],
          ["mul_d3__U1468.in0","coeff_U1469.out"],
          ["self.clk","coeff_U1472.clk"],
          ["mul_d4__U1471.in0","coeff_U1472.out"],
          ["self.clk","coeff_U1475.clk"],
          ["mul_d5__U1474.in0","coeff_U1475.out"],
          ["self.d.0","mul_d0__U1459.in1"],
          ["self.d.1","mul_d1__U1462.in1"],
          ["self.d.2","mul_d2__U1465.in1"],
          ["self.d.3","mul_d3__U1468.in1"],
          ["self.d.4","mul_d4__U1471.in1"],
          ["self.d.5","mul_d5__U1474.in1"]
        ]
      },
      "aff__U1502":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1505":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1508":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000620"]}
          },
          "_U1511":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000070"]}
          },
          "_U1514":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U1517":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1520":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1522":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1523":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1524":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1525":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1526":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1527":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1504":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1507":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1510":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1513":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1516":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1519":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1521":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1503":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1506":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1509":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1512":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1515":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1518":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1504.in","_U1505.out"],
          ["coeff_U1507.in","_U1508.out"],
          ["coeff_U1510.in","_U1511.out"],
          ["coeff_U1513.in","_U1514.out"],
          ["coeff_U1516.in","_U1517.out"],
          ["coeff_U1519.in","_U1520.out"],
          ["mul_d0__U1503.out","add_all__U1522.in0"],
          ["mul_d1__U1506.out","add_all__U1522.in1"],
          ["add_all__U1523.in0","add_all__U1522.out"],
          ["mul_d2__U1509.out","add_all__U1523.in1"],
          ["add_all__U1524.in0","add_all__U1523.out"],
          ["mul_d3__U1512.out","add_all__U1524.in1"],
          ["add_all__U1525.in0","add_all__U1524.out"],
          ["mul_d4__U1515.out","add_all__U1525.in1"],
          ["add_all__U1526.in0","add_all__U1525.out"],
          ["mul_d5__U1518.out","add_all__U1526.in1"],
          ["add_all__U1527.in0","add_all__U1526.out"],
          ["const_term_U1521.out","add_all__U1527.in1"],
          ["self.out","add_all__U1527.out"],
          ["self.clk","coeff_U1504.clk"],
          ["mul_d0__U1503.in0","coeff_U1504.out"],
          ["self.clk","coeff_U1507.clk"],
          ["mul_d1__U1506.in0","coeff_U1507.out"],
          ["self.clk","coeff_U1510.clk"],
          ["mul_d2__U1509.in0","coeff_U1510.out"],
          ["self.clk","coeff_U1513.clk"],
          ["mul_d3__U1512.in0","coeff_U1513.out"],
          ["self.clk","coeff_U1516.clk"],
          ["mul_d4__U1515.in0","coeff_U1516.out"],
          ["self.clk","coeff_U1519.clk"],
          ["mul_d5__U1518.in0","coeff_U1519.out"],
          ["self.d.0","mul_d0__U1503.in1"],
          ["self.d.1","mul_d1__U1506.in1"],
          ["self.d.2","mul_d2__U1509.in1"],
          ["self.d.3","mul_d3__U1512.in1"],
          ["self.d.4","mul_d4__U1515.in1"],
          ["self.d.5","mul_d5__U1518.in1"]
        ]
      },
      "aff__U1530":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1533":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1536":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U1539":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1542":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1544":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1545":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1546":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1547":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1532":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1535":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1538":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1541":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1543":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000830f"]}
          },
          "mul_d0__U1531":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1534":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1537":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1540":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1532.in","_U1533.out"],
          ["coeff_U1535.in","_U1536.out"],
          ["coeff_U1538.in","_U1539.out"],
          ["coeff_U1541.in","_U1542.out"],
          ["mul_d0__U1531.out","add_all__U1544.in0"],
          ["mul_d1__U1534.out","add_all__U1544.in1"],
          ["add_all__U1545.in0","add_all__U1544.out"],
          ["mul_d2__U1537.out","add_all__U1545.in1"],
          ["add_all__U1546.in0","add_all__U1545.out"],
          ["mul_d3__U1540.out","add_all__U1546.in1"],
          ["add_all__U1547.in0","add_all__U1546.out"],
          ["const_term_U1543.out","add_all__U1547.in1"],
          ["self.out","add_all__U1547.out"],
          ["self.clk","coeff_U1532.clk"],
          ["mul_d0__U1531.in0","coeff_U1532.out"],
          ["self.clk","coeff_U1535.clk"],
          ["mul_d1__U1534.in0","coeff_U1535.out"],
          ["self.clk","coeff_U1538.clk"],
          ["mul_d2__U1537.in0","coeff_U1538.out"],
          ["self.clk","coeff_U1541.clk"],
          ["mul_d3__U1540.in0","coeff_U1541.out"],
          ["self.d.0","mul_d0__U1531.in1"],
          ["self.d.1","mul_d1__U1534.in1"],
          ["self.d.2","mul_d2__U1537.in1"],
          ["self.d.3","mul_d3__U1540.in1"]
        ]
      },
      "aff__U1557":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1560":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1563":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U1566":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1569":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1571":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1572":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1573":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1574":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1559":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1562":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1565":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1568":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1570":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1558":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1561":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1564":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1567":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1559.in","_U1560.out"],
          ["coeff_U1562.in","_U1563.out"],
          ["coeff_U1565.in","_U1566.out"],
          ["coeff_U1568.in","_U1569.out"],
          ["mul_d0__U1558.out","add_all__U1571.in0"],
          ["mul_d1__U1561.out","add_all__U1571.in1"],
          ["add_all__U1572.in0","add_all__U1571.out"],
          ["mul_d2__U1564.out","add_all__U1572.in1"],
          ["add_all__U1573.in0","add_all__U1572.out"],
          ["mul_d3__U1567.out","add_all__U1573.in1"],
          ["add_all__U1574.in0","add_all__U1573.out"],
          ["const_term_U1570.out","add_all__U1574.in1"],
          ["self.out","add_all__U1574.out"],
          ["self.clk","coeff_U1559.clk"],
          ["mul_d0__U1558.in0","coeff_U1559.out"],
          ["self.clk","coeff_U1562.clk"],
          ["mul_d1__U1561.in0","coeff_U1562.out"],
          ["self.clk","coeff_U1565.clk"],
          ["mul_d2__U1564.in0","coeff_U1565.out"],
          ["self.clk","coeff_U1568.clk"],
          ["mul_d3__U1567.in0","coeff_U1568.out"],
          ["self.d.0","mul_d0__U1558.in1"],
          ["self.d.1","mul_d1__U1561.in1"],
          ["self.d.2","mul_d2__U1564.in1"],
          ["self.d.3","mul_d3__U1567.in1"]
        ]
      },
      "aff__U1578":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1581":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1584":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001700"]}
          },
          "_U1587":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b80"]}
          },
          "_U1590":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000070"]}
          },
          "_U1593":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1596":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1598":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1599":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1600":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1601":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1602":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1603":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1580":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1583":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1586":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1589":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1592":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1595":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1597":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002f80"]}
          },
          "mul_d0__U1579":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1582":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1585":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1588":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1591":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1594":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1580.in","_U1581.out"],
          ["coeff_U1583.in","_U1584.out"],
          ["coeff_U1586.in","_U1587.out"],
          ["coeff_U1589.in","_U1590.out"],
          ["coeff_U1592.in","_U1593.out"],
          ["coeff_U1595.in","_U1596.out"],
          ["mul_d0__U1579.out","add_all__U1598.in0"],
          ["mul_d1__U1582.out","add_all__U1598.in1"],
          ["add_all__U1599.in0","add_all__U1598.out"],
          ["mul_d2__U1585.out","add_all__U1599.in1"],
          ["add_all__U1600.in0","add_all__U1599.out"],
          ["mul_d3__U1588.out","add_all__U1600.in1"],
          ["add_all__U1601.in0","add_all__U1600.out"],
          ["mul_d4__U1591.out","add_all__U1601.in1"],
          ["add_all__U1602.in0","add_all__U1601.out"],
          ["mul_d5__U1594.out","add_all__U1602.in1"],
          ["add_all__U1603.in0","add_all__U1602.out"],
          ["const_term_U1597.out","add_all__U1603.in1"],
          ["self.out","add_all__U1603.out"],
          ["self.clk","coeff_U1580.clk"],
          ["mul_d0__U1579.in0","coeff_U1580.out"],
          ["self.clk","coeff_U1583.clk"],
          ["mul_d1__U1582.in0","coeff_U1583.out"],
          ["self.clk","coeff_U1586.clk"],
          ["mul_d2__U1585.in0","coeff_U1586.out"],
          ["self.clk","coeff_U1589.clk"],
          ["mul_d3__U1588.in0","coeff_U1589.out"],
          ["self.clk","coeff_U1592.clk"],
          ["mul_d4__U1591.in0","coeff_U1592.out"],
          ["self.clk","coeff_U1595.clk"],
          ["mul_d5__U1594.in0","coeff_U1595.out"],
          ["self.d.0","mul_d0__U1579.in1"],
          ["self.d.1","mul_d1__U1582.in1"],
          ["self.d.2","mul_d2__U1585.in1"],
          ["self.d.3","mul_d3__U1588.in1"],
          ["self.d.4","mul_d4__U1591.in1"],
          ["self.d.5","mul_d5__U1594.in1"]
        ]
      },
      "aff__U1622":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1625":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1628":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000620"]}
          },
          "_U1631":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000070"]}
          },
          "_U1634":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U1637":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1640":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1642":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1643":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1644":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1645":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1646":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1647":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1624":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1627":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1630":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1633":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1636":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1639":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1641":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1623":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1626":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1629":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1632":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1635":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1638":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1624.in","_U1625.out"],
          ["coeff_U1627.in","_U1628.out"],
          ["coeff_U1630.in","_U1631.out"],
          ["coeff_U1633.in","_U1634.out"],
          ["coeff_U1636.in","_U1637.out"],
          ["coeff_U1639.in","_U1640.out"],
          ["mul_d0__U1623.out","add_all__U1642.in0"],
          ["mul_d1__U1626.out","add_all__U1642.in1"],
          ["add_all__U1643.in0","add_all__U1642.out"],
          ["mul_d2__U1629.out","add_all__U1643.in1"],
          ["add_all__U1644.in0","add_all__U1643.out"],
          ["mul_d3__U1632.out","add_all__U1644.in1"],
          ["add_all__U1645.in0","add_all__U1644.out"],
          ["mul_d4__U1635.out","add_all__U1645.in1"],
          ["add_all__U1646.in0","add_all__U1645.out"],
          ["mul_d5__U1638.out","add_all__U1646.in1"],
          ["add_all__U1647.in0","add_all__U1646.out"],
          ["const_term_U1641.out","add_all__U1647.in1"],
          ["self.out","add_all__U1647.out"],
          ["self.clk","coeff_U1624.clk"],
          ["mul_d0__U1623.in0","coeff_U1624.out"],
          ["self.clk","coeff_U1627.clk"],
          ["mul_d1__U1626.in0","coeff_U1627.out"],
          ["self.clk","coeff_U1630.clk"],
          ["mul_d2__U1629.in0","coeff_U1630.out"],
          ["self.clk","coeff_U1633.clk"],
          ["mul_d3__U1632.in0","coeff_U1633.out"],
          ["self.clk","coeff_U1636.clk"],
          ["mul_d4__U1635.in0","coeff_U1636.out"],
          ["self.clk","coeff_U1639.clk"],
          ["mul_d5__U1638.in0","coeff_U1639.out"],
          ["self.d.0","mul_d0__U1623.in1"],
          ["self.d.1","mul_d1__U1626.in1"],
          ["self.d.2","mul_d2__U1629.in1"],
          ["self.d.3","mul_d3__U1632.in1"],
          ["self.d.4","mul_d4__U1635.in1"],
          ["self.d.5","mul_d5__U1638.in1"]
        ]
      },
      "aff__U1650":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1653":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1656":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U1659":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1662":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1664":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1665":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1666":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1667":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1652":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1655":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1658":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1661":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1663":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000830f"]}
          },
          "mul_d0__U1651":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1654":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1657":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1660":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1652.in","_U1653.out"],
          ["coeff_U1655.in","_U1656.out"],
          ["coeff_U1658.in","_U1659.out"],
          ["coeff_U1661.in","_U1662.out"],
          ["mul_d0__U1651.out","add_all__U1664.in0"],
          ["mul_d1__U1654.out","add_all__U1664.in1"],
          ["add_all__U1665.in0","add_all__U1664.out"],
          ["mul_d2__U1657.out","add_all__U1665.in1"],
          ["add_all__U1666.in0","add_all__U1665.out"],
          ["mul_d3__U1660.out","add_all__U1666.in1"],
          ["add_all__U1667.in0","add_all__U1666.out"],
          ["const_term_U1663.out","add_all__U1667.in1"],
          ["self.out","add_all__U1667.out"],
          ["self.clk","coeff_U1652.clk"],
          ["mul_d0__U1651.in0","coeff_U1652.out"],
          ["self.clk","coeff_U1655.clk"],
          ["mul_d1__U1654.in0","coeff_U1655.out"],
          ["self.clk","coeff_U1658.clk"],
          ["mul_d2__U1657.in0","coeff_U1658.out"],
          ["self.clk","coeff_U1661.clk"],
          ["mul_d3__U1660.in0","coeff_U1661.out"],
          ["self.d.0","mul_d0__U1651.in1"],
          ["self.d.1","mul_d1__U1654.in1"],
          ["self.d.2","mul_d2__U1657.in1"],
          ["self.d.3","mul_d3__U1660.in1"]
        ]
      },
      "aff__U1677":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1680":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1683":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U1686":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1689":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1691":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1692":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1693":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1694":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1679":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1682":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1685":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1688":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1690":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1678":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1681":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1684":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1687":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1679.in","_U1680.out"],
          ["coeff_U1682.in","_U1683.out"],
          ["coeff_U1685.in","_U1686.out"],
          ["coeff_U1688.in","_U1689.out"],
          ["mul_d0__U1678.out","add_all__U1691.in0"],
          ["mul_d1__U1681.out","add_all__U1691.in1"],
          ["add_all__U1692.in0","add_all__U1691.out"],
          ["mul_d2__U1684.out","add_all__U1692.in1"],
          ["add_all__U1693.in0","add_all__U1692.out"],
          ["mul_d3__U1687.out","add_all__U1693.in1"],
          ["add_all__U1694.in0","add_all__U1693.out"],
          ["const_term_U1690.out","add_all__U1694.in1"],
          ["self.out","add_all__U1694.out"],
          ["self.clk","coeff_U1679.clk"],
          ["mul_d0__U1678.in0","coeff_U1679.out"],
          ["self.clk","coeff_U1682.clk"],
          ["mul_d1__U1681.in0","coeff_U1682.out"],
          ["self.clk","coeff_U1685.clk"],
          ["mul_d2__U1684.in0","coeff_U1685.out"],
          ["self.clk","coeff_U1688.clk"],
          ["mul_d3__U1687.in0","coeff_U1688.out"],
          ["self.d.0","mul_d0__U1678.in1"],
          ["self.d.1","mul_d1__U1681.in1"],
          ["self.d.2","mul_d2__U1684.in1"],
          ["self.d.3","mul_d3__U1687.in1"]
        ]
      },
      "aff__U1698":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1701":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1704":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001700"]}
          },
          "_U1707":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b80"]}
          },
          "_U1710":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000070"]}
          },
          "_U1713":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1716":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1718":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1719":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1720":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1721":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1722":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1723":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1700":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1703":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1706":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1709":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1712":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1715":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1717":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002f80"]}
          },
          "mul_d0__U1699":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1702":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1705":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1708":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1711":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1714":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1700.in","_U1701.out"],
          ["coeff_U1703.in","_U1704.out"],
          ["coeff_U1706.in","_U1707.out"],
          ["coeff_U1709.in","_U1710.out"],
          ["coeff_U1712.in","_U1713.out"],
          ["coeff_U1715.in","_U1716.out"],
          ["mul_d0__U1699.out","add_all__U1718.in0"],
          ["mul_d1__U1702.out","add_all__U1718.in1"],
          ["add_all__U1719.in0","add_all__U1718.out"],
          ["mul_d2__U1705.out","add_all__U1719.in1"],
          ["add_all__U1720.in0","add_all__U1719.out"],
          ["mul_d3__U1708.out","add_all__U1720.in1"],
          ["add_all__U1721.in0","add_all__U1720.out"],
          ["mul_d4__U1711.out","add_all__U1721.in1"],
          ["add_all__U1722.in0","add_all__U1721.out"],
          ["mul_d5__U1714.out","add_all__U1722.in1"],
          ["add_all__U1723.in0","add_all__U1722.out"],
          ["const_term_U1717.out","add_all__U1723.in1"],
          ["self.out","add_all__U1723.out"],
          ["self.clk","coeff_U1700.clk"],
          ["mul_d0__U1699.in0","coeff_U1700.out"],
          ["self.clk","coeff_U1703.clk"],
          ["mul_d1__U1702.in0","coeff_U1703.out"],
          ["self.clk","coeff_U1706.clk"],
          ["mul_d2__U1705.in0","coeff_U1706.out"],
          ["self.clk","coeff_U1709.clk"],
          ["mul_d3__U1708.in0","coeff_U1709.out"],
          ["self.clk","coeff_U1712.clk"],
          ["mul_d4__U1711.in0","coeff_U1712.out"],
          ["self.clk","coeff_U1715.clk"],
          ["mul_d5__U1714.in0","coeff_U1715.out"],
          ["self.d.0","mul_d0__U1699.in1"],
          ["self.d.1","mul_d1__U1702.in1"],
          ["self.d.2","mul_d2__U1705.in1"],
          ["self.d.3","mul_d3__U1708.in1"],
          ["self.d.4","mul_d4__U1711.in1"],
          ["self.d.5","mul_d5__U1714.in1"]
        ]
      },
      "aff__U172":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U175":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U178":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U181":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U186":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U187":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U188":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U189":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U174":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U177":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U180":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U183":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U185":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U173":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U176":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U179":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U174.in","_U175.out"],
          ["coeff_U177.in","_U178.out"],
          ["coeff_U180.in","_U181.out"],
          ["coeff_U183.in","_U184.out"],
          ["mul_d0__U173.out","add_all__U186.in0"],
          ["mul_d1__U176.out","add_all__U186.in1"],
          ["add_all__U187.in0","add_all__U186.out"],
          ["mul_d2__U179.out","add_all__U187.in1"],
          ["add_all__U188.in0","add_all__U187.out"],
          ["mul_d3__U182.out","add_all__U188.in1"],
          ["add_all__U189.in0","add_all__U188.out"],
          ["const_term_U185.out","add_all__U189.in1"],
          ["self.out","add_all__U189.out"],
          ["self.clk","coeff_U174.clk"],
          ["mul_d0__U173.in0","coeff_U174.out"],
          ["self.clk","coeff_U177.clk"],
          ["mul_d1__U176.in0","coeff_U177.out"],
          ["self.clk","coeff_U180.clk"],
          ["mul_d2__U179.in0","coeff_U180.out"],
          ["self.clk","coeff_U183.clk"],
          ["mul_d3__U182.in0","coeff_U183.out"],
          ["self.d.0","mul_d0__U173.in1"],
          ["self.d.1","mul_d1__U176.in1"],
          ["self.d.2","mul_d2__U179.in1"],
          ["self.d.3","mul_d3__U182.in1"]
        ]
      },
      "aff__U1742":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1745":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1748":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000620"]}
          },
          "_U1751":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000070"]}
          },
          "_U1754":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U1757":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1760":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1762":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1763":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1764":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1765":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1767":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1744":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1747":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1750":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1753":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1756":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1759":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1761":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1743":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1746":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1749":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1752":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1755":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1758":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1744.in","_U1745.out"],
          ["coeff_U1747.in","_U1748.out"],
          ["coeff_U1750.in","_U1751.out"],
          ["coeff_U1753.in","_U1754.out"],
          ["coeff_U1756.in","_U1757.out"],
          ["coeff_U1759.in","_U1760.out"],
          ["mul_d0__U1743.out","add_all__U1762.in0"],
          ["mul_d1__U1746.out","add_all__U1762.in1"],
          ["add_all__U1763.in0","add_all__U1762.out"],
          ["mul_d2__U1749.out","add_all__U1763.in1"],
          ["add_all__U1764.in0","add_all__U1763.out"],
          ["mul_d3__U1752.out","add_all__U1764.in1"],
          ["add_all__U1765.in0","add_all__U1764.out"],
          ["mul_d4__U1755.out","add_all__U1765.in1"],
          ["add_all__U1766.in0","add_all__U1765.out"],
          ["mul_d5__U1758.out","add_all__U1766.in1"],
          ["add_all__U1767.in0","add_all__U1766.out"],
          ["const_term_U1761.out","add_all__U1767.in1"],
          ["self.out","add_all__U1767.out"],
          ["self.clk","coeff_U1744.clk"],
          ["mul_d0__U1743.in0","coeff_U1744.out"],
          ["self.clk","coeff_U1747.clk"],
          ["mul_d1__U1746.in0","coeff_U1747.out"],
          ["self.clk","coeff_U1750.clk"],
          ["mul_d2__U1749.in0","coeff_U1750.out"],
          ["self.clk","coeff_U1753.clk"],
          ["mul_d3__U1752.in0","coeff_U1753.out"],
          ["self.clk","coeff_U1756.clk"],
          ["mul_d4__U1755.in0","coeff_U1756.out"],
          ["self.clk","coeff_U1759.clk"],
          ["mul_d5__U1758.in0","coeff_U1759.out"],
          ["self.d.0","mul_d0__U1743.in1"],
          ["self.d.1","mul_d1__U1746.in1"],
          ["self.d.2","mul_d2__U1749.in1"],
          ["self.d.3","mul_d3__U1752.in1"],
          ["self.d.4","mul_d4__U1755.in1"],
          ["self.d.5","mul_d5__U1758.in1"]
        ]
      },
      "aff__U1770":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1773":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1776":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U1779":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1782":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1784":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1785":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1786":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1787":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1772":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1775":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1778":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1781":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1783":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000830f"]}
          },
          "mul_d0__U1771":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1774":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1777":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1780":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1772.in","_U1773.out"],
          ["coeff_U1775.in","_U1776.out"],
          ["coeff_U1778.in","_U1779.out"],
          ["coeff_U1781.in","_U1782.out"],
          ["mul_d0__U1771.out","add_all__U1784.in0"],
          ["mul_d1__U1774.out","add_all__U1784.in1"],
          ["add_all__U1785.in0","add_all__U1784.out"],
          ["mul_d2__U1777.out","add_all__U1785.in1"],
          ["add_all__U1786.in0","add_all__U1785.out"],
          ["mul_d3__U1780.out","add_all__U1786.in1"],
          ["add_all__U1787.in0","add_all__U1786.out"],
          ["const_term_U1783.out","add_all__U1787.in1"],
          ["self.out","add_all__U1787.out"],
          ["self.clk","coeff_U1772.clk"],
          ["mul_d0__U1771.in0","coeff_U1772.out"],
          ["self.clk","coeff_U1775.clk"],
          ["mul_d1__U1774.in0","coeff_U1775.out"],
          ["self.clk","coeff_U1778.clk"],
          ["mul_d2__U1777.in0","coeff_U1778.out"],
          ["self.clk","coeff_U1781.clk"],
          ["mul_d3__U1780.in0","coeff_U1781.out"],
          ["self.d.0","mul_d0__U1771.in1"],
          ["self.d.1","mul_d1__U1774.in1"],
          ["self.d.2","mul_d2__U1777.in1"],
          ["self.d.3","mul_d3__U1780.in1"]
        ]
      },
      "aff__U1797":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1800":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1803":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U1806":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1809":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1811":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1812":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1813":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1814":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1799":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1802":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1805":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1808":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1810":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1798":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1801":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1804":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1807":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1799.in","_U1800.out"],
          ["coeff_U1802.in","_U1803.out"],
          ["coeff_U1805.in","_U1806.out"],
          ["coeff_U1808.in","_U1809.out"],
          ["mul_d0__U1798.out","add_all__U1811.in0"],
          ["mul_d1__U1801.out","add_all__U1811.in1"],
          ["add_all__U1812.in0","add_all__U1811.out"],
          ["mul_d2__U1804.out","add_all__U1812.in1"],
          ["add_all__U1813.in0","add_all__U1812.out"],
          ["mul_d3__U1807.out","add_all__U1813.in1"],
          ["add_all__U1814.in0","add_all__U1813.out"],
          ["const_term_U1810.out","add_all__U1814.in1"],
          ["self.out","add_all__U1814.out"],
          ["self.clk","coeff_U1799.clk"],
          ["mul_d0__U1798.in0","coeff_U1799.out"],
          ["self.clk","coeff_U1802.clk"],
          ["mul_d1__U1801.in0","coeff_U1802.out"],
          ["self.clk","coeff_U1805.clk"],
          ["mul_d2__U1804.in0","coeff_U1805.out"],
          ["self.clk","coeff_U1808.clk"],
          ["mul_d3__U1807.in0","coeff_U1808.out"],
          ["self.d.0","mul_d0__U1798.in1"],
          ["self.d.1","mul_d1__U1801.in1"],
          ["self.d.2","mul_d2__U1804.in1"],
          ["self.d.3","mul_d3__U1807.in1"]
        ]
      },
      "aff__U1818":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1821":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1824":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001700"]}
          },
          "_U1827":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b80"]}
          },
          "_U1830":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000070"]}
          },
          "_U1833":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1836":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1841":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1842":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1843":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1820":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1823":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1826":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1829":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1832":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1835":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1837":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002f80"]}
          },
          "mul_d0__U1819":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1822":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1825":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1828":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1834":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1820.in","_U1821.out"],
          ["coeff_U1823.in","_U1824.out"],
          ["coeff_U1826.in","_U1827.out"],
          ["coeff_U1829.in","_U1830.out"],
          ["coeff_U1832.in","_U1833.out"],
          ["coeff_U1835.in","_U1836.out"],
          ["mul_d0__U1819.out","add_all__U1838.in0"],
          ["mul_d1__U1822.out","add_all__U1838.in1"],
          ["add_all__U1839.in0","add_all__U1838.out"],
          ["mul_d2__U1825.out","add_all__U1839.in1"],
          ["add_all__U1840.in0","add_all__U1839.out"],
          ["mul_d3__U1828.out","add_all__U1840.in1"],
          ["add_all__U1841.in0","add_all__U1840.out"],
          ["mul_d4__U1831.out","add_all__U1841.in1"],
          ["add_all__U1842.in0","add_all__U1841.out"],
          ["mul_d5__U1834.out","add_all__U1842.in1"],
          ["add_all__U1843.in0","add_all__U1842.out"],
          ["const_term_U1837.out","add_all__U1843.in1"],
          ["self.out","add_all__U1843.out"],
          ["self.clk","coeff_U1820.clk"],
          ["mul_d0__U1819.in0","coeff_U1820.out"],
          ["self.clk","coeff_U1823.clk"],
          ["mul_d1__U1822.in0","coeff_U1823.out"],
          ["self.clk","coeff_U1826.clk"],
          ["mul_d2__U1825.in0","coeff_U1826.out"],
          ["self.clk","coeff_U1829.clk"],
          ["mul_d3__U1828.in0","coeff_U1829.out"],
          ["self.clk","coeff_U1832.clk"],
          ["mul_d4__U1831.in0","coeff_U1832.out"],
          ["self.clk","coeff_U1835.clk"],
          ["mul_d5__U1834.in0","coeff_U1835.out"],
          ["self.d.0","mul_d0__U1819.in1"],
          ["self.d.1","mul_d1__U1822.in1"],
          ["self.d.2","mul_d2__U1825.in1"],
          ["self.d.3","mul_d3__U1828.in1"],
          ["self.d.4","mul_d4__U1831.in1"],
          ["self.d.5","mul_d5__U1834.in1"]
        ]
      },
      "aff__U1862":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1865":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1868":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000620"]}
          },
          "_U1871":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000070"]}
          },
          "_U1874":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U1877":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1880":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1882":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1883":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1884":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1885":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1886":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1887":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1864":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1867":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1870":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1873":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1876":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1879":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1881":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1863":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1866":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1869":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1872":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1875":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1878":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1864.in","_U1865.out"],
          ["coeff_U1867.in","_U1868.out"],
          ["coeff_U1870.in","_U1871.out"],
          ["coeff_U1873.in","_U1874.out"],
          ["coeff_U1876.in","_U1877.out"],
          ["coeff_U1879.in","_U1880.out"],
          ["mul_d0__U1863.out","add_all__U1882.in0"],
          ["mul_d1__U1866.out","add_all__U1882.in1"],
          ["add_all__U1883.in0","add_all__U1882.out"],
          ["mul_d2__U1869.out","add_all__U1883.in1"],
          ["add_all__U1884.in0","add_all__U1883.out"],
          ["mul_d3__U1872.out","add_all__U1884.in1"],
          ["add_all__U1885.in0","add_all__U1884.out"],
          ["mul_d4__U1875.out","add_all__U1885.in1"],
          ["add_all__U1886.in0","add_all__U1885.out"],
          ["mul_d5__U1878.out","add_all__U1886.in1"],
          ["add_all__U1887.in0","add_all__U1886.out"],
          ["const_term_U1881.out","add_all__U1887.in1"],
          ["self.out","add_all__U1887.out"],
          ["self.clk","coeff_U1864.clk"],
          ["mul_d0__U1863.in0","coeff_U1864.out"],
          ["self.clk","coeff_U1867.clk"],
          ["mul_d1__U1866.in0","coeff_U1867.out"],
          ["self.clk","coeff_U1870.clk"],
          ["mul_d2__U1869.in0","coeff_U1870.out"],
          ["self.clk","coeff_U1873.clk"],
          ["mul_d3__U1872.in0","coeff_U1873.out"],
          ["self.clk","coeff_U1876.clk"],
          ["mul_d4__U1875.in0","coeff_U1876.out"],
          ["self.clk","coeff_U1879.clk"],
          ["mul_d5__U1878.in0","coeff_U1879.out"],
          ["self.d.0","mul_d0__U1863.in1"],
          ["self.d.1","mul_d1__U1866.in1"],
          ["self.d.2","mul_d2__U1869.in1"],
          ["self.d.3","mul_d3__U1872.in1"],
          ["self.d.4","mul_d4__U1875.in1"],
          ["self.d.5","mul_d5__U1878.in1"]
        ]
      },
      "aff__U1890":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1893":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1896":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U1899":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1902":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1904":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1905":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1906":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1907":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1892":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1895":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1898":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1901":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1903":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000830f"]}
          },
          "mul_d0__U1891":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1894":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1897":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1900":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1892.in","_U1893.out"],
          ["coeff_U1895.in","_U1896.out"],
          ["coeff_U1898.in","_U1899.out"],
          ["coeff_U1901.in","_U1902.out"],
          ["mul_d0__U1891.out","add_all__U1904.in0"],
          ["mul_d1__U1894.out","add_all__U1904.in1"],
          ["add_all__U1905.in0","add_all__U1904.out"],
          ["mul_d2__U1897.out","add_all__U1905.in1"],
          ["add_all__U1906.in0","add_all__U1905.out"],
          ["mul_d3__U1900.out","add_all__U1906.in1"],
          ["add_all__U1907.in0","add_all__U1906.out"],
          ["const_term_U1903.out","add_all__U1907.in1"],
          ["self.out","add_all__U1907.out"],
          ["self.clk","coeff_U1892.clk"],
          ["mul_d0__U1891.in0","coeff_U1892.out"],
          ["self.clk","coeff_U1895.clk"],
          ["mul_d1__U1894.in0","coeff_U1895.out"],
          ["self.clk","coeff_U1898.clk"],
          ["mul_d2__U1897.in0","coeff_U1898.out"],
          ["self.clk","coeff_U1901.clk"],
          ["mul_d3__U1900.in0","coeff_U1901.out"],
          ["self.d.0","mul_d0__U1891.in1"],
          ["self.d.1","mul_d1__U1894.in1"],
          ["self.d.2","mul_d2__U1897.in1"],
          ["self.d.3","mul_d3__U1900.in1"]
        ]
      },
      "aff__U1917":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1920":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1923":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U1926":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1929":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1933":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1934":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1919":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1922":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1925":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1928":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1930":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1918":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1921":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1924":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1927":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1919.in","_U1920.out"],
          ["coeff_U1922.in","_U1923.out"],
          ["coeff_U1925.in","_U1926.out"],
          ["coeff_U1928.in","_U1929.out"],
          ["mul_d0__U1918.out","add_all__U1931.in0"],
          ["mul_d1__U1921.out","add_all__U1931.in1"],
          ["add_all__U1932.in0","add_all__U1931.out"],
          ["mul_d2__U1924.out","add_all__U1932.in1"],
          ["add_all__U1933.in0","add_all__U1932.out"],
          ["mul_d3__U1927.out","add_all__U1933.in1"],
          ["add_all__U1934.in0","add_all__U1933.out"],
          ["const_term_U1930.out","add_all__U1934.in1"],
          ["self.out","add_all__U1934.out"],
          ["self.clk","coeff_U1919.clk"],
          ["mul_d0__U1918.in0","coeff_U1919.out"],
          ["self.clk","coeff_U1922.clk"],
          ["mul_d1__U1921.in0","coeff_U1922.out"],
          ["self.clk","coeff_U1925.clk"],
          ["mul_d2__U1924.in0","coeff_U1925.out"],
          ["self.clk","coeff_U1928.clk"],
          ["mul_d3__U1927.in0","coeff_U1928.out"],
          ["self.d.0","mul_d0__U1918.in1"],
          ["self.d.1","mul_d1__U1921.in1"],
          ["self.d.2","mul_d2__U1924.in1"],
          ["self.d.3","mul_d3__U1927.in1"]
        ]
      },
      "aff__U192":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U195":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U198":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001700"]}
          },
          "_U201":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b80"]}
          },
          "_U204":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000b4"]}
          },
          "_U207":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000014"]}
          },
          "_U210":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U212":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U213":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U214":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U215":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U216":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U217":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U194":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U197":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U200":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U203":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U206":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U209":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U211":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001e63"]}
          },
          "mul_d0__U193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U196":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U199":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U202":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U205":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U208":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U194.in","_U195.out"],
          ["coeff_U197.in","_U198.out"],
          ["coeff_U200.in","_U201.out"],
          ["coeff_U203.in","_U204.out"],
          ["coeff_U206.in","_U207.out"],
          ["coeff_U209.in","_U210.out"],
          ["mul_d0__U193.out","add_all__U212.in0"],
          ["mul_d1__U196.out","add_all__U212.in1"],
          ["add_all__U213.in0","add_all__U212.out"],
          ["mul_d2__U199.out","add_all__U213.in1"],
          ["add_all__U214.in0","add_all__U213.out"],
          ["mul_d3__U202.out","add_all__U214.in1"],
          ["add_all__U215.in0","add_all__U214.out"],
          ["mul_d4__U205.out","add_all__U215.in1"],
          ["add_all__U216.in0","add_all__U215.out"],
          ["mul_d5__U208.out","add_all__U216.in1"],
          ["add_all__U217.in0","add_all__U216.out"],
          ["const_term_U211.out","add_all__U217.in1"],
          ["self.out","add_all__U217.out"],
          ["self.clk","coeff_U194.clk"],
          ["mul_d0__U193.in0","coeff_U194.out"],
          ["self.clk","coeff_U197.clk"],
          ["mul_d1__U196.in0","coeff_U197.out"],
          ["self.clk","coeff_U200.clk"],
          ["mul_d2__U199.in0","coeff_U200.out"],
          ["self.clk","coeff_U203.clk"],
          ["mul_d3__U202.in0","coeff_U203.out"],
          ["self.clk","coeff_U206.clk"],
          ["mul_d4__U205.in0","coeff_U206.out"],
          ["self.clk","coeff_U209.clk"],
          ["mul_d5__U208.in0","coeff_U209.out"],
          ["self.d.0","mul_d0__U193.in1"],
          ["self.d.1","mul_d1__U196.in1"],
          ["self.d.2","mul_d2__U199.in1"],
          ["self.d.3","mul_d3__U202.in1"],
          ["self.d.4","mul_d4__U205.in1"],
          ["self.d.5","mul_d5__U208.in1"]
        ]
      },
      "aff__U1938":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1941":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1944":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001700"]}
          },
          "_U1947":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b80"]}
          },
          "_U1950":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000070"]}
          },
          "_U1953":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U1956":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1958":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1959":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1960":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1961":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1962":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1963":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1940":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1943":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1946":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1949":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1952":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1955":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1957":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002f80"]}
          },
          "mul_d0__U1939":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1942":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1945":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1948":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1951":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1954":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1940.in","_U1941.out"],
          ["coeff_U1943.in","_U1944.out"],
          ["coeff_U1946.in","_U1947.out"],
          ["coeff_U1949.in","_U1950.out"],
          ["coeff_U1952.in","_U1953.out"],
          ["coeff_U1955.in","_U1956.out"],
          ["mul_d0__U1939.out","add_all__U1958.in0"],
          ["mul_d1__U1942.out","add_all__U1958.in1"],
          ["add_all__U1959.in0","add_all__U1958.out"],
          ["mul_d2__U1945.out","add_all__U1959.in1"],
          ["add_all__U1960.in0","add_all__U1959.out"],
          ["mul_d3__U1948.out","add_all__U1960.in1"],
          ["add_all__U1961.in0","add_all__U1960.out"],
          ["mul_d4__U1951.out","add_all__U1961.in1"],
          ["add_all__U1962.in0","add_all__U1961.out"],
          ["mul_d5__U1954.out","add_all__U1962.in1"],
          ["add_all__U1963.in0","add_all__U1962.out"],
          ["const_term_U1957.out","add_all__U1963.in1"],
          ["self.out","add_all__U1963.out"],
          ["self.clk","coeff_U1940.clk"],
          ["mul_d0__U1939.in0","coeff_U1940.out"],
          ["self.clk","coeff_U1943.clk"],
          ["mul_d1__U1942.in0","coeff_U1943.out"],
          ["self.clk","coeff_U1946.clk"],
          ["mul_d2__U1945.in0","coeff_U1946.out"],
          ["self.clk","coeff_U1949.clk"],
          ["mul_d3__U1948.in0","coeff_U1949.out"],
          ["self.clk","coeff_U1952.clk"],
          ["mul_d4__U1951.in0","coeff_U1952.out"],
          ["self.clk","coeff_U1955.clk"],
          ["mul_d5__U1954.in0","coeff_U1955.out"],
          ["self.d.0","mul_d0__U1939.in1"],
          ["self.d.1","mul_d1__U1942.in1"],
          ["self.d.2","mul_d2__U1945.in1"],
          ["self.d.3","mul_d3__U1948.in1"],
          ["self.d.4","mul_d4__U1951.in1"],
          ["self.d.5","mul_d5__U1954.in1"]
        ]
      },
      "aff__U1982":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1985":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1988":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000620"]}
          },
          "_U1991":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000070"]}
          },
          "_U1994":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U1997":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U2000":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2002":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2003":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2004":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2005":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2006":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2007":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1984":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1987":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1990":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1993":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1996":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1999":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2001":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1983":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1986":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1989":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1992":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1995":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1998":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1984.in","_U1985.out"],
          ["coeff_U1987.in","_U1988.out"],
          ["coeff_U1990.in","_U1991.out"],
          ["coeff_U1993.in","_U1994.out"],
          ["coeff_U1996.in","_U1997.out"],
          ["coeff_U1999.in","_U2000.out"],
          ["mul_d0__U1983.out","add_all__U2002.in0"],
          ["mul_d1__U1986.out","add_all__U2002.in1"],
          ["add_all__U2003.in0","add_all__U2002.out"],
          ["mul_d2__U1989.out","add_all__U2003.in1"],
          ["add_all__U2004.in0","add_all__U2003.out"],
          ["mul_d3__U1992.out","add_all__U2004.in1"],
          ["add_all__U2005.in0","add_all__U2004.out"],
          ["mul_d4__U1995.out","add_all__U2005.in1"],
          ["add_all__U2006.in0","add_all__U2005.out"],
          ["mul_d5__U1998.out","add_all__U2006.in1"],
          ["add_all__U2007.in0","add_all__U2006.out"],
          ["const_term_U2001.out","add_all__U2007.in1"],
          ["self.out","add_all__U2007.out"],
          ["self.clk","coeff_U1984.clk"],
          ["mul_d0__U1983.in0","coeff_U1984.out"],
          ["self.clk","coeff_U1987.clk"],
          ["mul_d1__U1986.in0","coeff_U1987.out"],
          ["self.clk","coeff_U1990.clk"],
          ["mul_d2__U1989.in0","coeff_U1990.out"],
          ["self.clk","coeff_U1993.clk"],
          ["mul_d3__U1992.in0","coeff_U1993.out"],
          ["self.clk","coeff_U1996.clk"],
          ["mul_d4__U1995.in0","coeff_U1996.out"],
          ["self.clk","coeff_U1999.clk"],
          ["mul_d5__U1998.in0","coeff_U1999.out"],
          ["self.d.0","mul_d0__U1983.in1"],
          ["self.d.1","mul_d1__U1986.in1"],
          ["self.d.2","mul_d2__U1989.in1"],
          ["self.d.3","mul_d3__U1992.in1"],
          ["self.d.4","mul_d4__U1995.in1"],
          ["self.d.5","mul_d5__U1998.in1"]
        ]
      },
      "aff__U2010":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2013":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2016":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U2019":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U2022":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2024":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2025":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2026":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2027":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2012":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2015":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2018":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2021":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2023":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000830f"]}
          },
          "mul_d0__U2011":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2014":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2017":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2020":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2012.in","_U2013.out"],
          ["coeff_U2015.in","_U2016.out"],
          ["coeff_U2018.in","_U2019.out"],
          ["coeff_U2021.in","_U2022.out"],
          ["mul_d0__U2011.out","add_all__U2024.in0"],
          ["mul_d1__U2014.out","add_all__U2024.in1"],
          ["add_all__U2025.in0","add_all__U2024.out"],
          ["mul_d2__U2017.out","add_all__U2025.in1"],
          ["add_all__U2026.in0","add_all__U2025.out"],
          ["mul_d3__U2020.out","add_all__U2026.in1"],
          ["add_all__U2027.in0","add_all__U2026.out"],
          ["const_term_U2023.out","add_all__U2027.in1"],
          ["self.out","add_all__U2027.out"],
          ["self.clk","coeff_U2012.clk"],
          ["mul_d0__U2011.in0","coeff_U2012.out"],
          ["self.clk","coeff_U2015.clk"],
          ["mul_d1__U2014.in0","coeff_U2015.out"],
          ["self.clk","coeff_U2018.clk"],
          ["mul_d2__U2017.in0","coeff_U2018.out"],
          ["self.clk","coeff_U2021.clk"],
          ["mul_d3__U2020.in0","coeff_U2021.out"],
          ["self.d.0","mul_d0__U2011.in1"],
          ["self.d.1","mul_d1__U2014.in1"],
          ["self.d.2","mul_d2__U2017.in1"],
          ["self.d.3","mul_d3__U2020.in1"]
        ]
      },
      "aff__U2037":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2040":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2043":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U2046":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U2049":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2051":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2052":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2053":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2054":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2039":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2042":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2045":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2048":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2050":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U2038":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2041":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2044":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2047":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2039.in","_U2040.out"],
          ["coeff_U2042.in","_U2043.out"],
          ["coeff_U2045.in","_U2046.out"],
          ["coeff_U2048.in","_U2049.out"],
          ["mul_d0__U2038.out","add_all__U2051.in0"],
          ["mul_d1__U2041.out","add_all__U2051.in1"],
          ["add_all__U2052.in0","add_all__U2051.out"],
          ["mul_d2__U2044.out","add_all__U2052.in1"],
          ["add_all__U2053.in0","add_all__U2052.out"],
          ["mul_d3__U2047.out","add_all__U2053.in1"],
          ["add_all__U2054.in0","add_all__U2053.out"],
          ["const_term_U2050.out","add_all__U2054.in1"],
          ["self.out","add_all__U2054.out"],
          ["self.clk","coeff_U2039.clk"],
          ["mul_d0__U2038.in0","coeff_U2039.out"],
          ["self.clk","coeff_U2042.clk"],
          ["mul_d1__U2041.in0","coeff_U2042.out"],
          ["self.clk","coeff_U2045.clk"],
          ["mul_d2__U2044.in0","coeff_U2045.out"],
          ["self.clk","coeff_U2048.clk"],
          ["mul_d3__U2047.in0","coeff_U2048.out"],
          ["self.d.0","mul_d0__U2038.in1"],
          ["self.d.1","mul_d1__U2041.in1"],
          ["self.d.2","mul_d2__U2044.in1"],
          ["self.d.3","mul_d3__U2047.in1"]
        ]
      },
      "aff__U2058":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2061":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2064":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001700"]}
          },
          "_U2067":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b80"]}
          },
          "_U2070":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000070"]}
          },
          "_U2073":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U2076":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2078":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2079":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2080":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2081":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2082":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2083":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2060":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2063":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2066":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2069":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2072":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2075":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2077":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002f80"]}
          },
          "mul_d0__U2059":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2062":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2065":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2068":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U2071":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U2074":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2060.in","_U2061.out"],
          ["coeff_U2063.in","_U2064.out"],
          ["coeff_U2066.in","_U2067.out"],
          ["coeff_U2069.in","_U2070.out"],
          ["coeff_U2072.in","_U2073.out"],
          ["coeff_U2075.in","_U2076.out"],
          ["mul_d0__U2059.out","add_all__U2078.in0"],
          ["mul_d1__U2062.out","add_all__U2078.in1"],
          ["add_all__U2079.in0","add_all__U2078.out"],
          ["mul_d2__U2065.out","add_all__U2079.in1"],
          ["add_all__U2080.in0","add_all__U2079.out"],
          ["mul_d3__U2068.out","add_all__U2080.in1"],
          ["add_all__U2081.in0","add_all__U2080.out"],
          ["mul_d4__U2071.out","add_all__U2081.in1"],
          ["add_all__U2082.in0","add_all__U2081.out"],
          ["mul_d5__U2074.out","add_all__U2082.in1"],
          ["add_all__U2083.in0","add_all__U2082.out"],
          ["const_term_U2077.out","add_all__U2083.in1"],
          ["self.out","add_all__U2083.out"],
          ["self.clk","coeff_U2060.clk"],
          ["mul_d0__U2059.in0","coeff_U2060.out"],
          ["self.clk","coeff_U2063.clk"],
          ["mul_d1__U2062.in0","coeff_U2063.out"],
          ["self.clk","coeff_U2066.clk"],
          ["mul_d2__U2065.in0","coeff_U2066.out"],
          ["self.clk","coeff_U2069.clk"],
          ["mul_d3__U2068.in0","coeff_U2069.out"],
          ["self.clk","coeff_U2072.clk"],
          ["mul_d4__U2071.in0","coeff_U2072.out"],
          ["self.clk","coeff_U2075.clk"],
          ["mul_d5__U2074.in0","coeff_U2075.out"],
          ["self.d.0","mul_d0__U2059.in1"],
          ["self.d.1","mul_d1__U2062.in1"],
          ["self.d.2","mul_d2__U2065.in1"],
          ["self.d.3","mul_d3__U2068.in1"],
          ["self.d.4","mul_d4__U2071.in1"],
          ["self.d.5","mul_d5__U2074.in1"]
        ]
      },
      "aff__U2102":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2105":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2108":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000620"]}
          },
          "_U2111":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000070"]}
          },
          "_U2114":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U2117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U2120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2126":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2127":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2104":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2107":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2110":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2113":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2116":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2119":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2121":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U2103":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2106":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U2115":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U2118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2104.in","_U2105.out"],
          ["coeff_U2107.in","_U2108.out"],
          ["coeff_U2110.in","_U2111.out"],
          ["coeff_U2113.in","_U2114.out"],
          ["coeff_U2116.in","_U2117.out"],
          ["coeff_U2119.in","_U2120.out"],
          ["mul_d0__U2103.out","add_all__U2122.in0"],
          ["mul_d1__U2106.out","add_all__U2122.in1"],
          ["add_all__U2123.in0","add_all__U2122.out"],
          ["mul_d2__U2109.out","add_all__U2123.in1"],
          ["add_all__U2124.in0","add_all__U2123.out"],
          ["mul_d3__U2112.out","add_all__U2124.in1"],
          ["add_all__U2125.in0","add_all__U2124.out"],
          ["mul_d4__U2115.out","add_all__U2125.in1"],
          ["add_all__U2126.in0","add_all__U2125.out"],
          ["mul_d5__U2118.out","add_all__U2126.in1"],
          ["add_all__U2127.in0","add_all__U2126.out"],
          ["const_term_U2121.out","add_all__U2127.in1"],
          ["self.out","add_all__U2127.out"],
          ["self.clk","coeff_U2104.clk"],
          ["mul_d0__U2103.in0","coeff_U2104.out"],
          ["self.clk","coeff_U2107.clk"],
          ["mul_d1__U2106.in0","coeff_U2107.out"],
          ["self.clk","coeff_U2110.clk"],
          ["mul_d2__U2109.in0","coeff_U2110.out"],
          ["self.clk","coeff_U2113.clk"],
          ["mul_d3__U2112.in0","coeff_U2113.out"],
          ["self.clk","coeff_U2116.clk"],
          ["mul_d4__U2115.in0","coeff_U2116.out"],
          ["self.clk","coeff_U2119.clk"],
          ["mul_d5__U2118.in0","coeff_U2119.out"],
          ["self.d.0","mul_d0__U2103.in1"],
          ["self.d.1","mul_d1__U2106.in1"],
          ["self.d.2","mul_d2__U2109.in1"],
          ["self.d.3","mul_d3__U2112.in1"],
          ["self.d.4","mul_d4__U2115.in1"],
          ["self.d.5","mul_d5__U2118.in1"]
        ]
      },
      "aff__U2130":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2136":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U2139":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U2142":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2144":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2145":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2146":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2147":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2132":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2135":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2138":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2141":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2143":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000830f"]}
          },
          "mul_d0__U2131":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2137":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2140":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2132.in","_U2133.out"],
          ["coeff_U2135.in","_U2136.out"],
          ["coeff_U2138.in","_U2139.out"],
          ["coeff_U2141.in","_U2142.out"],
          ["mul_d0__U2131.out","add_all__U2144.in0"],
          ["mul_d1__U2134.out","add_all__U2144.in1"],
          ["add_all__U2145.in0","add_all__U2144.out"],
          ["mul_d2__U2137.out","add_all__U2145.in1"],
          ["add_all__U2146.in0","add_all__U2145.out"],
          ["mul_d3__U2140.out","add_all__U2146.in1"],
          ["add_all__U2147.in0","add_all__U2146.out"],
          ["const_term_U2143.out","add_all__U2147.in1"],
          ["self.out","add_all__U2147.out"],
          ["self.clk","coeff_U2132.clk"],
          ["mul_d0__U2131.in0","coeff_U2132.out"],
          ["self.clk","coeff_U2135.clk"],
          ["mul_d1__U2134.in0","coeff_U2135.out"],
          ["self.clk","coeff_U2138.clk"],
          ["mul_d2__U2137.in0","coeff_U2138.out"],
          ["self.clk","coeff_U2141.clk"],
          ["mul_d3__U2140.in0","coeff_U2141.out"],
          ["self.d.0","mul_d0__U2131.in1"],
          ["self.d.1","mul_d1__U2134.in1"],
          ["self.d.2","mul_d2__U2137.in1"],
          ["self.d.3","mul_d3__U2140.in1"]
        ]
      },
      "aff__U2157":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2160":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2163":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U2166":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U2169":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2171":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2172":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2173":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2174":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2159":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2162":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2165":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2168":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2170":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U2158":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2161":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2164":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2167":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2159.in","_U2160.out"],
          ["coeff_U2162.in","_U2163.out"],
          ["coeff_U2165.in","_U2166.out"],
          ["coeff_U2168.in","_U2169.out"],
          ["mul_d0__U2158.out","add_all__U2171.in0"],
          ["mul_d1__U2161.out","add_all__U2171.in1"],
          ["add_all__U2172.in0","add_all__U2171.out"],
          ["mul_d2__U2164.out","add_all__U2172.in1"],
          ["add_all__U2173.in0","add_all__U2172.out"],
          ["mul_d3__U2167.out","add_all__U2173.in1"],
          ["add_all__U2174.in0","add_all__U2173.out"],
          ["const_term_U2170.out","add_all__U2174.in1"],
          ["self.out","add_all__U2174.out"],
          ["self.clk","coeff_U2159.clk"],
          ["mul_d0__U2158.in0","coeff_U2159.out"],
          ["self.clk","coeff_U2162.clk"],
          ["mul_d1__U2161.in0","coeff_U2162.out"],
          ["self.clk","coeff_U2165.clk"],
          ["mul_d2__U2164.in0","coeff_U2165.out"],
          ["self.clk","coeff_U2168.clk"],
          ["mul_d3__U2167.in0","coeff_U2168.out"],
          ["self.d.0","mul_d0__U2158.in1"],
          ["self.d.1","mul_d1__U2161.in1"],
          ["self.d.2","mul_d2__U2164.in1"],
          ["self.d.3","mul_d3__U2167.in1"]
        ]
      },
      "aff__U2178":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2181":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001700"]}
          },
          "_U2187":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b80"]}
          },
          "_U2190":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000070"]}
          },
          "_U2193":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U2196":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2198":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2199":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2200":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2201":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2202":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2203":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2180":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2183":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2186":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2189":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2192":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2195":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2197":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002f80"]}
          },
          "mul_d0__U2179":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2185":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2188":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U2191":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U2194":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2180.in","_U2181.out"],
          ["coeff_U2183.in","_U2184.out"],
          ["coeff_U2186.in","_U2187.out"],
          ["coeff_U2189.in","_U2190.out"],
          ["coeff_U2192.in","_U2193.out"],
          ["coeff_U2195.in","_U2196.out"],
          ["mul_d0__U2179.out","add_all__U2198.in0"],
          ["mul_d1__U2182.out","add_all__U2198.in1"],
          ["add_all__U2199.in0","add_all__U2198.out"],
          ["mul_d2__U2185.out","add_all__U2199.in1"],
          ["add_all__U2200.in0","add_all__U2199.out"],
          ["mul_d3__U2188.out","add_all__U2200.in1"],
          ["add_all__U2201.in0","add_all__U2200.out"],
          ["mul_d4__U2191.out","add_all__U2201.in1"],
          ["add_all__U2202.in0","add_all__U2201.out"],
          ["mul_d5__U2194.out","add_all__U2202.in1"],
          ["add_all__U2203.in0","add_all__U2202.out"],
          ["const_term_U2197.out","add_all__U2203.in1"],
          ["self.out","add_all__U2203.out"],
          ["self.clk","coeff_U2180.clk"],
          ["mul_d0__U2179.in0","coeff_U2180.out"],
          ["self.clk","coeff_U2183.clk"],
          ["mul_d1__U2182.in0","coeff_U2183.out"],
          ["self.clk","coeff_U2186.clk"],
          ["mul_d2__U2185.in0","coeff_U2186.out"],
          ["self.clk","coeff_U2189.clk"],
          ["mul_d3__U2188.in0","coeff_U2189.out"],
          ["self.clk","coeff_U2192.clk"],
          ["mul_d4__U2191.in0","coeff_U2192.out"],
          ["self.clk","coeff_U2195.clk"],
          ["mul_d5__U2194.in0","coeff_U2195.out"],
          ["self.d.0","mul_d0__U2179.in1"],
          ["self.d.1","mul_d1__U2182.in1"],
          ["self.d.2","mul_d2__U2185.in1"],
          ["self.d.3","mul_d3__U2188.in1"],
          ["self.d.4","mul_d4__U2191.in1"],
          ["self.d.5","mul_d5__U2194.in1"]
        ]
      },
      "aff__U2222":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2225":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2228":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000620"]}
          },
          "_U2231":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000070"]}
          },
          "_U2234":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U2237":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U2240":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2242":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2243":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2244":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2245":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2246":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2247":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2224":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2227":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2230":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2233":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2236":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2239":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2241":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U2223":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2226":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2229":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2232":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U2235":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U2238":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2224.in","_U2225.out"],
          ["coeff_U2227.in","_U2228.out"],
          ["coeff_U2230.in","_U2231.out"],
          ["coeff_U2233.in","_U2234.out"],
          ["coeff_U2236.in","_U2237.out"],
          ["coeff_U2239.in","_U2240.out"],
          ["mul_d0__U2223.out","add_all__U2242.in0"],
          ["mul_d1__U2226.out","add_all__U2242.in1"],
          ["add_all__U2243.in0","add_all__U2242.out"],
          ["mul_d2__U2229.out","add_all__U2243.in1"],
          ["add_all__U2244.in0","add_all__U2243.out"],
          ["mul_d3__U2232.out","add_all__U2244.in1"],
          ["add_all__U2245.in0","add_all__U2244.out"],
          ["mul_d4__U2235.out","add_all__U2245.in1"],
          ["add_all__U2246.in0","add_all__U2245.out"],
          ["mul_d5__U2238.out","add_all__U2246.in1"],
          ["add_all__U2247.in0","add_all__U2246.out"],
          ["const_term_U2241.out","add_all__U2247.in1"],
          ["self.out","add_all__U2247.out"],
          ["self.clk","coeff_U2224.clk"],
          ["mul_d0__U2223.in0","coeff_U2224.out"],
          ["self.clk","coeff_U2227.clk"],
          ["mul_d1__U2226.in0","coeff_U2227.out"],
          ["self.clk","coeff_U2230.clk"],
          ["mul_d2__U2229.in0","coeff_U2230.out"],
          ["self.clk","coeff_U2233.clk"],
          ["mul_d3__U2232.in0","coeff_U2233.out"],
          ["self.clk","coeff_U2236.clk"],
          ["mul_d4__U2235.in0","coeff_U2236.out"],
          ["self.clk","coeff_U2239.clk"],
          ["mul_d5__U2238.in0","coeff_U2239.out"],
          ["self.d.0","mul_d0__U2223.in1"],
          ["self.d.1","mul_d1__U2226.in1"],
          ["self.d.2","mul_d2__U2229.in1"],
          ["self.d.3","mul_d3__U2232.in1"],
          ["self.d.4","mul_d4__U2235.in1"],
          ["self.d.5","mul_d5__U2238.in1"]
        ]
      },
      "aff__U2250":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2253":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2256":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U2259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U2262":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2264":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2265":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2266":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2252":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2255":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2258":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2261":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2263":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000830f"]}
          },
          "mul_d0__U2251":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2254":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2257":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2252.in","_U2253.out"],
          ["coeff_U2255.in","_U2256.out"],
          ["coeff_U2258.in","_U2259.out"],
          ["coeff_U2261.in","_U2262.out"],
          ["mul_d0__U2251.out","add_all__U2264.in0"],
          ["mul_d1__U2254.out","add_all__U2264.in1"],
          ["add_all__U2265.in0","add_all__U2264.out"],
          ["mul_d2__U2257.out","add_all__U2265.in1"],
          ["add_all__U2266.in0","add_all__U2265.out"],
          ["mul_d3__U2260.out","add_all__U2266.in1"],
          ["add_all__U2267.in0","add_all__U2266.out"],
          ["const_term_U2263.out","add_all__U2267.in1"],
          ["self.out","add_all__U2267.out"],
          ["self.clk","coeff_U2252.clk"],
          ["mul_d0__U2251.in0","coeff_U2252.out"],
          ["self.clk","coeff_U2255.clk"],
          ["mul_d1__U2254.in0","coeff_U2255.out"],
          ["self.clk","coeff_U2258.clk"],
          ["mul_d2__U2257.in0","coeff_U2258.out"],
          ["self.clk","coeff_U2261.clk"],
          ["mul_d3__U2260.in0","coeff_U2261.out"],
          ["self.d.0","mul_d0__U2251.in1"],
          ["self.d.1","mul_d1__U2254.in1"],
          ["self.d.2","mul_d2__U2257.in1"],
          ["self.d.3","mul_d3__U2260.in1"]
        ]
      },
      "aff__U2277":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2280":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U2286":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U2289":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2291":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2292":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2293":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2294":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2279":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2282":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2285":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2288":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2290":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U2278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2281":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2284":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2287":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2279.in","_U2280.out"],
          ["coeff_U2282.in","_U2283.out"],
          ["coeff_U2285.in","_U2286.out"],
          ["coeff_U2288.in","_U2289.out"],
          ["mul_d0__U2278.out","add_all__U2291.in0"],
          ["mul_d1__U2281.out","add_all__U2291.in1"],
          ["add_all__U2292.in0","add_all__U2291.out"],
          ["mul_d2__U2284.out","add_all__U2292.in1"],
          ["add_all__U2293.in0","add_all__U2292.out"],
          ["mul_d3__U2287.out","add_all__U2293.in1"],
          ["add_all__U2294.in0","add_all__U2293.out"],
          ["const_term_U2290.out","add_all__U2294.in1"],
          ["self.out","add_all__U2294.out"],
          ["self.clk","coeff_U2279.clk"],
          ["mul_d0__U2278.in0","coeff_U2279.out"],
          ["self.clk","coeff_U2282.clk"],
          ["mul_d1__U2281.in0","coeff_U2282.out"],
          ["self.clk","coeff_U2285.clk"],
          ["mul_d2__U2284.in0","coeff_U2285.out"],
          ["self.clk","coeff_U2288.clk"],
          ["mul_d3__U2287.in0","coeff_U2288.out"],
          ["self.d.0","mul_d0__U2278.in1"],
          ["self.d.1","mul_d1__U2281.in1"],
          ["self.d.2","mul_d2__U2284.in1"],
          ["self.d.3","mul_d3__U2287.in1"]
        ]
      },
      "aff__U2298":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2301":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2304":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001700"]}
          },
          "_U2307":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b80"]}
          },
          "_U2310":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000070"]}
          },
          "_U2313":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U2316":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2318":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2319":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2320":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2321":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2322":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2323":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2300":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2303":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2306":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2309":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2312":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2315":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2317":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002f80"]}
          },
          "mul_d0__U2299":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2302":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2305":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2308":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U2311":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U2314":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2300.in","_U2301.out"],
          ["coeff_U2303.in","_U2304.out"],
          ["coeff_U2306.in","_U2307.out"],
          ["coeff_U2309.in","_U2310.out"],
          ["coeff_U2312.in","_U2313.out"],
          ["coeff_U2315.in","_U2316.out"],
          ["mul_d0__U2299.out","add_all__U2318.in0"],
          ["mul_d1__U2302.out","add_all__U2318.in1"],
          ["add_all__U2319.in0","add_all__U2318.out"],
          ["mul_d2__U2305.out","add_all__U2319.in1"],
          ["add_all__U2320.in0","add_all__U2319.out"],
          ["mul_d3__U2308.out","add_all__U2320.in1"],
          ["add_all__U2321.in0","add_all__U2320.out"],
          ["mul_d4__U2311.out","add_all__U2321.in1"],
          ["add_all__U2322.in0","add_all__U2321.out"],
          ["mul_d5__U2314.out","add_all__U2322.in1"],
          ["add_all__U2323.in0","add_all__U2322.out"],
          ["const_term_U2317.out","add_all__U2323.in1"],
          ["self.out","add_all__U2323.out"],
          ["self.clk","coeff_U2300.clk"],
          ["mul_d0__U2299.in0","coeff_U2300.out"],
          ["self.clk","coeff_U2303.clk"],
          ["mul_d1__U2302.in0","coeff_U2303.out"],
          ["self.clk","coeff_U2306.clk"],
          ["mul_d2__U2305.in0","coeff_U2306.out"],
          ["self.clk","coeff_U2309.clk"],
          ["mul_d3__U2308.in0","coeff_U2309.out"],
          ["self.clk","coeff_U2312.clk"],
          ["mul_d4__U2311.in0","coeff_U2312.out"],
          ["self.clk","coeff_U2315.clk"],
          ["mul_d5__U2314.in0","coeff_U2315.out"],
          ["self.d.0","mul_d0__U2299.in1"],
          ["self.d.1","mul_d1__U2302.in1"],
          ["self.d.2","mul_d2__U2305.in1"],
          ["self.d.3","mul_d3__U2308.in1"],
          ["self.d.4","mul_d4__U2311.in1"],
          ["self.d.5","mul_d5__U2314.in1"]
        ]
      },
      "aff__U2342":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2345":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2348":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000620"]}
          },
          "_U2351":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000070"]}
          },
          "_U2354":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U2357":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U2360":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2362":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2363":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2364":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2365":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2366":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2367":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2344":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2347":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2350":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2353":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2356":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2359":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2361":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U2343":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2346":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2349":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2352":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U2355":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U2358":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2344.in","_U2345.out"],
          ["coeff_U2347.in","_U2348.out"],
          ["coeff_U2350.in","_U2351.out"],
          ["coeff_U2353.in","_U2354.out"],
          ["coeff_U2356.in","_U2357.out"],
          ["coeff_U2359.in","_U2360.out"],
          ["mul_d0__U2343.out","add_all__U2362.in0"],
          ["mul_d1__U2346.out","add_all__U2362.in1"],
          ["add_all__U2363.in0","add_all__U2362.out"],
          ["mul_d2__U2349.out","add_all__U2363.in1"],
          ["add_all__U2364.in0","add_all__U2363.out"],
          ["mul_d3__U2352.out","add_all__U2364.in1"],
          ["add_all__U2365.in0","add_all__U2364.out"],
          ["mul_d4__U2355.out","add_all__U2365.in1"],
          ["add_all__U2366.in0","add_all__U2365.out"],
          ["mul_d5__U2358.out","add_all__U2366.in1"],
          ["add_all__U2367.in0","add_all__U2366.out"],
          ["const_term_U2361.out","add_all__U2367.in1"],
          ["self.out","add_all__U2367.out"],
          ["self.clk","coeff_U2344.clk"],
          ["mul_d0__U2343.in0","coeff_U2344.out"],
          ["self.clk","coeff_U2347.clk"],
          ["mul_d1__U2346.in0","coeff_U2347.out"],
          ["self.clk","coeff_U2350.clk"],
          ["mul_d2__U2349.in0","coeff_U2350.out"],
          ["self.clk","coeff_U2353.clk"],
          ["mul_d3__U2352.in0","coeff_U2353.out"],
          ["self.clk","coeff_U2356.clk"],
          ["mul_d4__U2355.in0","coeff_U2356.out"],
          ["self.clk","coeff_U2359.clk"],
          ["mul_d5__U2358.in0","coeff_U2359.out"],
          ["self.d.0","mul_d0__U2343.in1"],
          ["self.d.1","mul_d1__U2346.in1"],
          ["self.d.2","mul_d2__U2349.in1"],
          ["self.d.3","mul_d3__U2352.in1"],
          ["self.d.4","mul_d4__U2355.in1"],
          ["self.d.5","mul_d5__U2358.in1"]
        ]
      },
      "aff__U236":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U239":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U242":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000d2"]}
          },
          "_U245":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000e"]}
          },
          "_U248":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U251":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U254":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U256":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U257":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U258":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U259":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U260":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U261":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U238":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U241":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U244":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U247":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U250":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U253":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U237":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U240":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U243":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U246":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U249":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U252":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U238.in","_U239.out"],
          ["coeff_U241.in","_U242.out"],
          ["coeff_U244.in","_U245.out"],
          ["coeff_U247.in","_U248.out"],
          ["coeff_U250.in","_U251.out"],
          ["coeff_U253.in","_U254.out"],
          ["mul_d0__U237.out","add_all__U256.in0"],
          ["mul_d1__U240.out","add_all__U256.in1"],
          ["add_all__U257.in0","add_all__U256.out"],
          ["mul_d2__U243.out","add_all__U257.in1"],
          ["add_all__U258.in0","add_all__U257.out"],
          ["mul_d3__U246.out","add_all__U258.in1"],
          ["add_all__U259.in0","add_all__U258.out"],
          ["mul_d4__U249.out","add_all__U259.in1"],
          ["add_all__U260.in0","add_all__U259.out"],
          ["mul_d5__U252.out","add_all__U260.in1"],
          ["add_all__U261.in0","add_all__U260.out"],
          ["const_term_U255.out","add_all__U261.in1"],
          ["self.out","add_all__U261.out"],
          ["self.clk","coeff_U238.clk"],
          ["mul_d0__U237.in0","coeff_U238.out"],
          ["self.clk","coeff_U241.clk"],
          ["mul_d1__U240.in0","coeff_U241.out"],
          ["self.clk","coeff_U244.clk"],
          ["mul_d2__U243.in0","coeff_U244.out"],
          ["self.clk","coeff_U247.clk"],
          ["mul_d3__U246.in0","coeff_U247.out"],
          ["self.clk","coeff_U250.clk"],
          ["mul_d4__U249.in0","coeff_U250.out"],
          ["self.clk","coeff_U253.clk"],
          ["mul_d5__U252.in0","coeff_U253.out"],
          ["self.d.0","mul_d0__U237.in1"],
          ["self.d.1","mul_d1__U240.in1"],
          ["self.d.2","mul_d2__U243.in1"],
          ["self.d.3","mul_d3__U246.in1"],
          ["self.d.4","mul_d4__U249.in1"],
          ["self.d.5","mul_d5__U252.in1"]
        ]
      },
      "aff__U2370":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2376":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U2379":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U2382":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2384":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2385":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2386":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2387":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2372":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2375":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2378":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2381":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000830f"]}
          },
          "mul_d0__U2371":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2374":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2377":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2380":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2372.in","_U2373.out"],
          ["coeff_U2375.in","_U2376.out"],
          ["coeff_U2378.in","_U2379.out"],
          ["coeff_U2381.in","_U2382.out"],
          ["mul_d0__U2371.out","add_all__U2384.in0"],
          ["mul_d1__U2374.out","add_all__U2384.in1"],
          ["add_all__U2385.in0","add_all__U2384.out"],
          ["mul_d2__U2377.out","add_all__U2385.in1"],
          ["add_all__U2386.in0","add_all__U2385.out"],
          ["mul_d3__U2380.out","add_all__U2386.in1"],
          ["add_all__U2387.in0","add_all__U2386.out"],
          ["const_term_U2383.out","add_all__U2387.in1"],
          ["self.out","add_all__U2387.out"],
          ["self.clk","coeff_U2372.clk"],
          ["mul_d0__U2371.in0","coeff_U2372.out"],
          ["self.clk","coeff_U2375.clk"],
          ["mul_d1__U2374.in0","coeff_U2375.out"],
          ["self.clk","coeff_U2378.clk"],
          ["mul_d2__U2377.in0","coeff_U2378.out"],
          ["self.clk","coeff_U2381.clk"],
          ["mul_d3__U2380.in0","coeff_U2381.out"],
          ["self.d.0","mul_d0__U2371.in1"],
          ["self.d.1","mul_d1__U2374.in1"],
          ["self.d.2","mul_d2__U2377.in1"],
          ["self.d.3","mul_d3__U2380.in1"]
        ]
      },
      "aff__U2397":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U2400":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U2403":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000e0"]}
          },
          "_U2406":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U2409":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U2411":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2412":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2413":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U2414":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U2399":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2402":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2405":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U2408":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U2410":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U2398":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U2401":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U2404":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U2407":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U2399.in","_U2400.out"],
          ["coeff_U2402.in","_U2403.out"],
          ["coeff_U2405.in","_U2406.out"],
          ["coeff_U2408.in","_U2409.out"],
          ["mul_d0__U2398.out","add_all__U2411.in0"],
          ["mul_d1__U2401.out","add_all__U2411.in1"],
          ["add_all__U2412.in0","add_all__U2411.out"],
          ["mul_d2__U2404.out","add_all__U2412.in1"],
          ["add_all__U2413.in0","add_all__U2412.out"],
          ["mul_d3__U2407.out","add_all__U2413.in1"],
          ["add_all__U2414.in0","add_all__U2413.out"],
          ["const_term_U2410.out","add_all__U2414.in1"],
          ["self.out","add_all__U2414.out"],
          ["self.clk","coeff_U2399.clk"],
          ["mul_d0__U2398.in0","coeff_U2399.out"],
          ["self.clk","coeff_U2402.clk"],
          ["mul_d1__U2401.in0","coeff_U2402.out"],
          ["self.clk","coeff_U2405.clk"],
          ["mul_d2__U2404.in0","coeff_U2405.out"],
          ["self.clk","coeff_U2408.clk"],
          ["mul_d3__U2407.in0","coeff_U2408.out"],
          ["self.d.0","mul_d0__U2398.in1"],
          ["self.d.1","mul_d1__U2401.in1"],
          ["self.d.2","mul_d2__U2404.in1"],
          ["self.d.3","mul_d3__U2407.in1"]
        ]
      },
      "aff__U25":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U28":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U31":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U34":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U37":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U39":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U40":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U41":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U42":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U27":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U30":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U33":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U36":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U38":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U26":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U29":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U32":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U35":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U27.in","_U28.out"],
          ["coeff_U30.in","_U31.out"],
          ["coeff_U33.in","_U34.out"],
          ["coeff_U36.in","_U37.out"],
          ["mul_d0__U26.out","add_all__U39.in0"],
          ["mul_d1__U29.out","add_all__U39.in1"],
          ["add_all__U40.in0","add_all__U39.out"],
          ["mul_d2__U32.out","add_all__U40.in1"],
          ["add_all__U41.in0","add_all__U40.out"],
          ["mul_d3__U35.out","add_all__U41.in1"],
          ["add_all__U42.in0","add_all__U41.out"],
          ["const_term_U38.out","add_all__U42.in1"],
          ["self.out","add_all__U42.out"],
          ["self.clk","coeff_U27.clk"],
          ["mul_d0__U26.in0","coeff_U27.out"],
          ["self.clk","coeff_U30.clk"],
          ["mul_d1__U29.in0","coeff_U30.out"],
          ["self.clk","coeff_U33.clk"],
          ["mul_d2__U32.in0","coeff_U33.out"],
          ["self.clk","coeff_U36.clk"],
          ["mul_d3__U35.in0","coeff_U36.out"],
          ["self.d.0","mul_d0__U26.in1"],
          ["self.d.1","mul_d1__U29.in1"],
          ["self.d.2","mul_d2__U32.in1"],
          ["self.d.3","mul_d3__U35.in1"]
        ]
      },
      "aff__U265":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U268":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U271":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U274":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U279":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U280":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U281":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U282":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U267":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U270":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U273":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U276":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U278":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U266":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U269":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U272":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U275":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U267.in","_U268.out"],
          ["coeff_U270.in","_U271.out"],
          ["coeff_U273.in","_U274.out"],
          ["coeff_U276.in","_U277.out"],
          ["mul_d0__U266.out","add_all__U279.in0"],
          ["mul_d1__U269.out","add_all__U279.in1"],
          ["add_all__U280.in0","add_all__U279.out"],
          ["mul_d2__U272.out","add_all__U280.in1"],
          ["add_all__U281.in0","add_all__U280.out"],
          ["mul_d3__U275.out","add_all__U281.in1"],
          ["add_all__U282.in0","add_all__U281.out"],
          ["const_term_U278.out","add_all__U282.in1"],
          ["self.out","add_all__U282.out"],
          ["self.clk","coeff_U267.clk"],
          ["mul_d0__U266.in0","coeff_U267.out"],
          ["self.clk","coeff_U270.clk"],
          ["mul_d1__U269.in0","coeff_U270.out"],
          ["self.clk","coeff_U273.clk"],
          ["mul_d2__U272.in0","coeff_U273.out"],
          ["self.clk","coeff_U276.clk"],
          ["mul_d3__U275.in0","coeff_U276.out"],
          ["self.d.0","mul_d0__U266.in1"],
          ["self.d.1","mul_d1__U269.in1"],
          ["self.d.2","mul_d2__U272.in1"],
          ["self.d.3","mul_d3__U275.in1"]
        ]
      },
      "aff__U292":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U295":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U298":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U301":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U304":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U306":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U307":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U308":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U309":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U294":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U297":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U300":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U303":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U305":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U293":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U296":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U299":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U302":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U294.in","_U295.out"],
          ["coeff_U297.in","_U298.out"],
          ["coeff_U300.in","_U301.out"],
          ["coeff_U303.in","_U304.out"],
          ["mul_d0__U293.out","add_all__U306.in0"],
          ["mul_d1__U296.out","add_all__U306.in1"],
          ["add_all__U307.in0","add_all__U306.out"],
          ["mul_d2__U299.out","add_all__U307.in1"],
          ["add_all__U308.in0","add_all__U307.out"],
          ["mul_d3__U302.out","add_all__U308.in1"],
          ["add_all__U309.in0","add_all__U308.out"],
          ["const_term_U305.out","add_all__U309.in1"],
          ["self.out","add_all__U309.out"],
          ["self.clk","coeff_U294.clk"],
          ["mul_d0__U293.in0","coeff_U294.out"],
          ["self.clk","coeff_U297.clk"],
          ["mul_d1__U296.in0","coeff_U297.out"],
          ["self.clk","coeff_U300.clk"],
          ["mul_d2__U299.in0","coeff_U300.out"],
          ["self.clk","coeff_U303.clk"],
          ["mul_d3__U302.in0","coeff_U303.out"],
          ["self.d.0","mul_d0__U293.in1"],
          ["self.d.1","mul_d1__U296.in1"],
          ["self.d.2","mul_d2__U299.in1"],
          ["self.d.3","mul_d3__U302.in1"]
        ]
      },
      "aff__U312":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U315":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001700"]}
          },
          "_U321":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b80"]}
          },
          "_U324":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000b4"]}
          },
          "_U327":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000014"]}
          },
          "_U330":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U333":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U334":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U335":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U336":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U337":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U314":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U317":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U320":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U323":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U326":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U329":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U331":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001e63"]}
          },
          "mul_d0__U313":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U316":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U319":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U322":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U325":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U328":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U314.in","_U315.out"],
          ["coeff_U317.in","_U318.out"],
          ["coeff_U320.in","_U321.out"],
          ["coeff_U323.in","_U324.out"],
          ["coeff_U326.in","_U327.out"],
          ["coeff_U329.in","_U330.out"],
          ["mul_d0__U313.out","add_all__U332.in0"],
          ["mul_d1__U316.out","add_all__U332.in1"],
          ["add_all__U333.in0","add_all__U332.out"],
          ["mul_d2__U319.out","add_all__U333.in1"],
          ["add_all__U334.in0","add_all__U333.out"],
          ["mul_d3__U322.out","add_all__U334.in1"],
          ["add_all__U335.in0","add_all__U334.out"],
          ["mul_d4__U325.out","add_all__U335.in1"],
          ["add_all__U336.in0","add_all__U335.out"],
          ["mul_d5__U328.out","add_all__U336.in1"],
          ["add_all__U337.in0","add_all__U336.out"],
          ["const_term_U331.out","add_all__U337.in1"],
          ["self.out","add_all__U337.out"],
          ["self.clk","coeff_U314.clk"],
          ["mul_d0__U313.in0","coeff_U314.out"],
          ["self.clk","coeff_U317.clk"],
          ["mul_d1__U316.in0","coeff_U317.out"],
          ["self.clk","coeff_U320.clk"],
          ["mul_d2__U319.in0","coeff_U320.out"],
          ["self.clk","coeff_U323.clk"],
          ["mul_d3__U322.in0","coeff_U323.out"],
          ["self.clk","coeff_U326.clk"],
          ["mul_d4__U325.in0","coeff_U326.out"],
          ["self.clk","coeff_U329.clk"],
          ["mul_d5__U328.in0","coeff_U329.out"],
          ["self.d.0","mul_d0__U313.in1"],
          ["self.d.1","mul_d1__U316.in1"],
          ["self.d.2","mul_d2__U319.in1"],
          ["self.d.3","mul_d3__U322.in1"],
          ["self.d.4","mul_d4__U325.in1"],
          ["self.d.5","mul_d5__U328.in1"]
        ]
      },
      "aff__U356":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U359":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U362":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000d2"]}
          },
          "_U365":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000e"]}
          },
          "_U368":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U371":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U374":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U376":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U377":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U378":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U379":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U380":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U381":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U358":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U361":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U364":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U367":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U370":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U373":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U375":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U357":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U360":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U363":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U366":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U369":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U372":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U358.in","_U359.out"],
          ["coeff_U361.in","_U362.out"],
          ["coeff_U364.in","_U365.out"],
          ["coeff_U367.in","_U368.out"],
          ["coeff_U370.in","_U371.out"],
          ["coeff_U373.in","_U374.out"],
          ["mul_d0__U357.out","add_all__U376.in0"],
          ["mul_d1__U360.out","add_all__U376.in1"],
          ["add_all__U377.in0","add_all__U376.out"],
          ["mul_d2__U363.out","add_all__U377.in1"],
          ["add_all__U378.in0","add_all__U377.out"],
          ["mul_d3__U366.out","add_all__U378.in1"],
          ["add_all__U379.in0","add_all__U378.out"],
          ["mul_d4__U369.out","add_all__U379.in1"],
          ["add_all__U380.in0","add_all__U379.out"],
          ["mul_d5__U372.out","add_all__U380.in1"],
          ["add_all__U381.in0","add_all__U380.out"],
          ["const_term_U375.out","add_all__U381.in1"],
          ["self.out","add_all__U381.out"],
          ["self.clk","coeff_U358.clk"],
          ["mul_d0__U357.in0","coeff_U358.out"],
          ["self.clk","coeff_U361.clk"],
          ["mul_d1__U360.in0","coeff_U361.out"],
          ["self.clk","coeff_U364.clk"],
          ["mul_d2__U363.in0","coeff_U364.out"],
          ["self.clk","coeff_U367.clk"],
          ["mul_d3__U366.in0","coeff_U367.out"],
          ["self.clk","coeff_U370.clk"],
          ["mul_d4__U369.in0","coeff_U370.out"],
          ["self.clk","coeff_U373.clk"],
          ["mul_d5__U372.in0","coeff_U373.out"],
          ["self.d.0","mul_d0__U357.in1"],
          ["self.d.1","mul_d1__U360.in1"],
          ["self.d.2","mul_d2__U363.in1"],
          ["self.d.3","mul_d3__U366.in1"],
          ["self.d.4","mul_d4__U369.in1"],
          ["self.d.5","mul_d5__U372.in1"]
        ]
      },
      "aff__U385":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U388":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U391":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U394":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U397":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U399":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U400":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U401":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U402":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U387":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U390":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U393":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U396":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U398":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U386":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U389":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U392":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U395":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U387.in","_U388.out"],
          ["coeff_U390.in","_U391.out"],
          ["coeff_U393.in","_U394.out"],
          ["coeff_U396.in","_U397.out"],
          ["mul_d0__U386.out","add_all__U399.in0"],
          ["mul_d1__U389.out","add_all__U399.in1"],
          ["add_all__U400.in0","add_all__U399.out"],
          ["mul_d2__U392.out","add_all__U400.in1"],
          ["add_all__U401.in0","add_all__U400.out"],
          ["mul_d3__U395.out","add_all__U401.in1"],
          ["add_all__U402.in0","add_all__U401.out"],
          ["const_term_U398.out","add_all__U402.in1"],
          ["self.out","add_all__U402.out"],
          ["self.clk","coeff_U387.clk"],
          ["mul_d0__U386.in0","coeff_U387.out"],
          ["self.clk","coeff_U390.clk"],
          ["mul_d1__U389.in0","coeff_U390.out"],
          ["self.clk","coeff_U393.clk"],
          ["mul_d2__U392.in0","coeff_U393.out"],
          ["self.clk","coeff_U396.clk"],
          ["mul_d3__U395.in0","coeff_U396.out"],
          ["self.d.0","mul_d0__U386.in1"],
          ["self.d.1","mul_d1__U389.in1"],
          ["self.d.2","mul_d2__U392.in1"],
          ["self.d.3","mul_d3__U395.in1"]
        ]
      },
      "aff__U412":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U415":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U418":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U421":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U424":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U426":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U427":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U428":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U429":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U414":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U417":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U420":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U423":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U425":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U413":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U416":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U419":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U422":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U414.in","_U415.out"],
          ["coeff_U417.in","_U418.out"],
          ["coeff_U420.in","_U421.out"],
          ["coeff_U423.in","_U424.out"],
          ["mul_d0__U413.out","add_all__U426.in0"],
          ["mul_d1__U416.out","add_all__U426.in1"],
          ["add_all__U427.in0","add_all__U426.out"],
          ["mul_d2__U419.out","add_all__U427.in1"],
          ["add_all__U428.in0","add_all__U427.out"],
          ["mul_d3__U422.out","add_all__U428.in1"],
          ["add_all__U429.in0","add_all__U428.out"],
          ["const_term_U425.out","add_all__U429.in1"],
          ["self.out","add_all__U429.out"],
          ["self.clk","coeff_U414.clk"],
          ["mul_d0__U413.in0","coeff_U414.out"],
          ["self.clk","coeff_U417.clk"],
          ["mul_d1__U416.in0","coeff_U417.out"],
          ["self.clk","coeff_U420.clk"],
          ["mul_d2__U419.in0","coeff_U420.out"],
          ["self.clk","coeff_U423.clk"],
          ["mul_d3__U422.in0","coeff_U423.out"],
          ["self.d.0","mul_d0__U413.in1"],
          ["self.d.1","mul_d1__U416.in1"],
          ["self.d.2","mul_d2__U419.in1"],
          ["self.d.3","mul_d3__U422.in1"]
        ]
      },
      "aff__U432":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U435":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U438":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001700"]}
          },
          "_U441":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b80"]}
          },
          "_U444":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000b4"]}
          },
          "_U447":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000014"]}
          },
          "_U450":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U452":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U453":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U454":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U455":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U456":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U457":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U434":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U437":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U440":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U443":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U446":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U449":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U451":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001e63"]}
          },
          "mul_d0__U433":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U436":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U439":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U442":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U445":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U448":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U434.in","_U435.out"],
          ["coeff_U437.in","_U438.out"],
          ["coeff_U440.in","_U441.out"],
          ["coeff_U443.in","_U444.out"],
          ["coeff_U446.in","_U447.out"],
          ["coeff_U449.in","_U450.out"],
          ["mul_d0__U433.out","add_all__U452.in0"],
          ["mul_d1__U436.out","add_all__U452.in1"],
          ["add_all__U453.in0","add_all__U452.out"],
          ["mul_d2__U439.out","add_all__U453.in1"],
          ["add_all__U454.in0","add_all__U453.out"],
          ["mul_d3__U442.out","add_all__U454.in1"],
          ["add_all__U455.in0","add_all__U454.out"],
          ["mul_d4__U445.out","add_all__U455.in1"],
          ["add_all__U456.in0","add_all__U455.out"],
          ["mul_d5__U448.out","add_all__U456.in1"],
          ["add_all__U457.in0","add_all__U456.out"],
          ["const_term_U451.out","add_all__U457.in1"],
          ["self.out","add_all__U457.out"],
          ["self.clk","coeff_U434.clk"],
          ["mul_d0__U433.in0","coeff_U434.out"],
          ["self.clk","coeff_U437.clk"],
          ["mul_d1__U436.in0","coeff_U437.out"],
          ["self.clk","coeff_U440.clk"],
          ["mul_d2__U439.in0","coeff_U440.out"],
          ["self.clk","coeff_U443.clk"],
          ["mul_d3__U442.in0","coeff_U443.out"],
          ["self.clk","coeff_U446.clk"],
          ["mul_d4__U445.in0","coeff_U446.out"],
          ["self.clk","coeff_U449.clk"],
          ["mul_d5__U448.in0","coeff_U449.out"],
          ["self.d.0","mul_d0__U433.in1"],
          ["self.d.1","mul_d1__U436.in1"],
          ["self.d.2","mul_d2__U439.in1"],
          ["self.d.3","mul_d3__U442.in1"],
          ["self.d.4","mul_d4__U445.in1"],
          ["self.d.5","mul_d5__U448.in1"]
        ]
      },
      "aff__U476":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U479":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U482":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000d2"]}
          },
          "_U485":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000e"]}
          },
          "_U488":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U491":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U494":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U496":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U497":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U498":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U499":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U500":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U501":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U478":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U481":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U484":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U487":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U490":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U493":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U495":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U477":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U480":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U483":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U486":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U489":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U492":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U478.in","_U479.out"],
          ["coeff_U481.in","_U482.out"],
          ["coeff_U484.in","_U485.out"],
          ["coeff_U487.in","_U488.out"],
          ["coeff_U490.in","_U491.out"],
          ["coeff_U493.in","_U494.out"],
          ["mul_d0__U477.out","add_all__U496.in0"],
          ["mul_d1__U480.out","add_all__U496.in1"],
          ["add_all__U497.in0","add_all__U496.out"],
          ["mul_d2__U483.out","add_all__U497.in1"],
          ["add_all__U498.in0","add_all__U497.out"],
          ["mul_d3__U486.out","add_all__U498.in1"],
          ["add_all__U499.in0","add_all__U498.out"],
          ["mul_d4__U489.out","add_all__U499.in1"],
          ["add_all__U500.in0","add_all__U499.out"],
          ["mul_d5__U492.out","add_all__U500.in1"],
          ["add_all__U501.in0","add_all__U500.out"],
          ["const_term_U495.out","add_all__U501.in1"],
          ["self.out","add_all__U501.out"],
          ["self.clk","coeff_U478.clk"],
          ["mul_d0__U477.in0","coeff_U478.out"],
          ["self.clk","coeff_U481.clk"],
          ["mul_d1__U480.in0","coeff_U481.out"],
          ["self.clk","coeff_U484.clk"],
          ["mul_d2__U483.in0","coeff_U484.out"],
          ["self.clk","coeff_U487.clk"],
          ["mul_d3__U486.in0","coeff_U487.out"],
          ["self.clk","coeff_U490.clk"],
          ["mul_d4__U489.in0","coeff_U490.out"],
          ["self.clk","coeff_U493.clk"],
          ["mul_d5__U492.in0","coeff_U493.out"],
          ["self.d.0","mul_d0__U477.in1"],
          ["self.d.1","mul_d1__U480.in1"],
          ["self.d.2","mul_d2__U483.in1"],
          ["self.d.3","mul_d3__U486.in1"],
          ["self.d.4","mul_d4__U489.in1"],
          ["self.d.5","mul_d5__U492.in1"]
        ]
      },
      "aff__U505":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U508":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U511":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U514":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U517":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U519":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U520":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U521":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U522":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U507":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U510":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U513":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U516":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U518":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U506":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U509":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U512":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U515":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U507.in","_U508.out"],
          ["coeff_U510.in","_U511.out"],
          ["coeff_U513.in","_U514.out"],
          ["coeff_U516.in","_U517.out"],
          ["mul_d0__U506.out","add_all__U519.in0"],
          ["mul_d1__U509.out","add_all__U519.in1"],
          ["add_all__U520.in0","add_all__U519.out"],
          ["mul_d2__U512.out","add_all__U520.in1"],
          ["add_all__U521.in0","add_all__U520.out"],
          ["mul_d3__U515.out","add_all__U521.in1"],
          ["add_all__U522.in0","add_all__U521.out"],
          ["const_term_U518.out","add_all__U522.in1"],
          ["self.out","add_all__U522.out"],
          ["self.clk","coeff_U507.clk"],
          ["mul_d0__U506.in0","coeff_U507.out"],
          ["self.clk","coeff_U510.clk"],
          ["mul_d1__U509.in0","coeff_U510.out"],
          ["self.clk","coeff_U513.clk"],
          ["mul_d2__U512.in0","coeff_U513.out"],
          ["self.clk","coeff_U516.clk"],
          ["mul_d3__U515.in0","coeff_U516.out"],
          ["self.d.0","mul_d0__U506.in1"],
          ["self.d.1","mul_d1__U509.in1"],
          ["self.d.2","mul_d2__U512.in1"],
          ["self.d.3","mul_d3__U515.in1"]
        ]
      },
      "aff__U52":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U55":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U58":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U61":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U64":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U66":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U67":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U68":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U69":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U54":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U57":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U60":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U63":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U65":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U53":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U56":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U59":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U62":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U54.in","_U55.out"],
          ["coeff_U57.in","_U58.out"],
          ["coeff_U60.in","_U61.out"],
          ["coeff_U63.in","_U64.out"],
          ["mul_d0__U53.out","add_all__U66.in0"],
          ["mul_d1__U56.out","add_all__U66.in1"],
          ["add_all__U67.in0","add_all__U66.out"],
          ["mul_d2__U59.out","add_all__U67.in1"],
          ["add_all__U68.in0","add_all__U67.out"],
          ["mul_d3__U62.out","add_all__U68.in1"],
          ["add_all__U69.in0","add_all__U68.out"],
          ["const_term_U65.out","add_all__U69.in1"],
          ["self.out","add_all__U69.out"],
          ["self.clk","coeff_U54.clk"],
          ["mul_d0__U53.in0","coeff_U54.out"],
          ["self.clk","coeff_U57.clk"],
          ["mul_d1__U56.in0","coeff_U57.out"],
          ["self.clk","coeff_U60.clk"],
          ["mul_d2__U59.in0","coeff_U60.out"],
          ["self.clk","coeff_U63.clk"],
          ["mul_d3__U62.in0","coeff_U63.out"],
          ["self.d.0","mul_d0__U53.in1"],
          ["self.d.1","mul_d1__U56.in1"],
          ["self.d.2","mul_d2__U59.in1"],
          ["self.d.3","mul_d3__U62.in1"]
        ]
      },
      "aff__U532":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U535":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U538":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U541":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U544":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U546":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U547":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U548":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U549":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U534":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U537":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U540":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U543":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U545":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U533":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U536":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U539":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U542":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U534.in","_U535.out"],
          ["coeff_U537.in","_U538.out"],
          ["coeff_U540.in","_U541.out"],
          ["coeff_U543.in","_U544.out"],
          ["mul_d0__U533.out","add_all__U546.in0"],
          ["mul_d1__U536.out","add_all__U546.in1"],
          ["add_all__U547.in0","add_all__U546.out"],
          ["mul_d2__U539.out","add_all__U547.in1"],
          ["add_all__U548.in0","add_all__U547.out"],
          ["mul_d3__U542.out","add_all__U548.in1"],
          ["add_all__U549.in0","add_all__U548.out"],
          ["const_term_U545.out","add_all__U549.in1"],
          ["self.out","add_all__U549.out"],
          ["self.clk","coeff_U534.clk"],
          ["mul_d0__U533.in0","coeff_U534.out"],
          ["self.clk","coeff_U537.clk"],
          ["mul_d1__U536.in0","coeff_U537.out"],
          ["self.clk","coeff_U540.clk"],
          ["mul_d2__U539.in0","coeff_U540.out"],
          ["self.clk","coeff_U543.clk"],
          ["mul_d3__U542.in0","coeff_U543.out"],
          ["self.d.0","mul_d0__U533.in1"],
          ["self.d.1","mul_d1__U536.in1"],
          ["self.d.2","mul_d2__U539.in1"],
          ["self.d.3","mul_d3__U542.in1"]
        ]
      },
      "aff__U552":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U555":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U558":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001700"]}
          },
          "_U561":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b80"]}
          },
          "_U564":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000b4"]}
          },
          "_U567":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000014"]}
          },
          "_U570":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U572":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U573":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U574":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U575":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U576":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U577":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U554":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U557":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U560":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U563":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U566":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U569":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U571":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001e63"]}
          },
          "mul_d0__U553":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U556":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U559":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U562":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U565":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U568":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U554.in","_U555.out"],
          ["coeff_U557.in","_U558.out"],
          ["coeff_U560.in","_U561.out"],
          ["coeff_U563.in","_U564.out"],
          ["coeff_U566.in","_U567.out"],
          ["coeff_U569.in","_U570.out"],
          ["mul_d0__U553.out","add_all__U572.in0"],
          ["mul_d1__U556.out","add_all__U572.in1"],
          ["add_all__U573.in0","add_all__U572.out"],
          ["mul_d2__U559.out","add_all__U573.in1"],
          ["add_all__U574.in0","add_all__U573.out"],
          ["mul_d3__U562.out","add_all__U574.in1"],
          ["add_all__U575.in0","add_all__U574.out"],
          ["mul_d4__U565.out","add_all__U575.in1"],
          ["add_all__U576.in0","add_all__U575.out"],
          ["mul_d5__U568.out","add_all__U576.in1"],
          ["add_all__U577.in0","add_all__U576.out"],
          ["const_term_U571.out","add_all__U577.in1"],
          ["self.out","add_all__U577.out"],
          ["self.clk","coeff_U554.clk"],
          ["mul_d0__U553.in0","coeff_U554.out"],
          ["self.clk","coeff_U557.clk"],
          ["mul_d1__U556.in0","coeff_U557.out"],
          ["self.clk","coeff_U560.clk"],
          ["mul_d2__U559.in0","coeff_U560.out"],
          ["self.clk","coeff_U563.clk"],
          ["mul_d3__U562.in0","coeff_U563.out"],
          ["self.clk","coeff_U566.clk"],
          ["mul_d4__U565.in0","coeff_U566.out"],
          ["self.clk","coeff_U569.clk"],
          ["mul_d5__U568.in0","coeff_U569.out"],
          ["self.d.0","mul_d0__U553.in1"],
          ["self.d.1","mul_d1__U556.in1"],
          ["self.d.2","mul_d2__U559.in1"],
          ["self.d.3","mul_d3__U562.in1"],
          ["self.d.4","mul_d4__U565.in1"],
          ["self.d.5","mul_d5__U568.in1"]
        ]
      },
      "aff__U596":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U599":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U602":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000d2"]}
          },
          "_U605":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000e"]}
          },
          "_U608":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U611":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U614":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U616":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U617":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U618":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U619":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U620":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U621":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U598":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U601":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U604":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U607":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U610":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U613":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U615":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U597":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U600":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U603":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U606":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U609":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U612":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U598.in","_U599.out"],
          ["coeff_U601.in","_U602.out"],
          ["coeff_U604.in","_U605.out"],
          ["coeff_U607.in","_U608.out"],
          ["coeff_U610.in","_U611.out"],
          ["coeff_U613.in","_U614.out"],
          ["mul_d0__U597.out","add_all__U616.in0"],
          ["mul_d1__U600.out","add_all__U616.in1"],
          ["add_all__U617.in0","add_all__U616.out"],
          ["mul_d2__U603.out","add_all__U617.in1"],
          ["add_all__U618.in0","add_all__U617.out"],
          ["mul_d3__U606.out","add_all__U618.in1"],
          ["add_all__U619.in0","add_all__U618.out"],
          ["mul_d4__U609.out","add_all__U619.in1"],
          ["add_all__U620.in0","add_all__U619.out"],
          ["mul_d5__U612.out","add_all__U620.in1"],
          ["add_all__U621.in0","add_all__U620.out"],
          ["const_term_U615.out","add_all__U621.in1"],
          ["self.out","add_all__U621.out"],
          ["self.clk","coeff_U598.clk"],
          ["mul_d0__U597.in0","coeff_U598.out"],
          ["self.clk","coeff_U601.clk"],
          ["mul_d1__U600.in0","coeff_U601.out"],
          ["self.clk","coeff_U604.clk"],
          ["mul_d2__U603.in0","coeff_U604.out"],
          ["self.clk","coeff_U607.clk"],
          ["mul_d3__U606.in0","coeff_U607.out"],
          ["self.clk","coeff_U610.clk"],
          ["mul_d4__U609.in0","coeff_U610.out"],
          ["self.clk","coeff_U613.clk"],
          ["mul_d5__U612.in0","coeff_U613.out"],
          ["self.d.0","mul_d0__U597.in1"],
          ["self.d.1","mul_d1__U600.in1"],
          ["self.d.2","mul_d2__U603.in1"],
          ["self.d.3","mul_d3__U606.in1"],
          ["self.d.4","mul_d4__U609.in1"],
          ["self.d.5","mul_d5__U612.in1"]
        ]
      },
      "aff__U625":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U628":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U631":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U634":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U637":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U639":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U640":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U641":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U642":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U627":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U630":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U633":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U636":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U638":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U626":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U629":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U632":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U635":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U627.in","_U628.out"],
          ["coeff_U630.in","_U631.out"],
          ["coeff_U633.in","_U634.out"],
          ["coeff_U636.in","_U637.out"],
          ["mul_d0__U626.out","add_all__U639.in0"],
          ["mul_d1__U629.out","add_all__U639.in1"],
          ["add_all__U640.in0","add_all__U639.out"],
          ["mul_d2__U632.out","add_all__U640.in1"],
          ["add_all__U641.in0","add_all__U640.out"],
          ["mul_d3__U635.out","add_all__U641.in1"],
          ["add_all__U642.in0","add_all__U641.out"],
          ["const_term_U638.out","add_all__U642.in1"],
          ["self.out","add_all__U642.out"],
          ["self.clk","coeff_U627.clk"],
          ["mul_d0__U626.in0","coeff_U627.out"],
          ["self.clk","coeff_U630.clk"],
          ["mul_d1__U629.in0","coeff_U630.out"],
          ["self.clk","coeff_U633.clk"],
          ["mul_d2__U632.in0","coeff_U633.out"],
          ["self.clk","coeff_U636.clk"],
          ["mul_d3__U635.in0","coeff_U636.out"],
          ["self.d.0","mul_d0__U626.in1"],
          ["self.d.1","mul_d1__U629.in1"],
          ["self.d.2","mul_d2__U632.in1"],
          ["self.d.3","mul_d3__U635.in1"]
        ]
      },
      "aff__U652":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U655":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U658":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U661":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U664":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U666":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U667":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U668":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U669":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U654":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U657":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U660":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U663":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U665":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U653":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U656":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U659":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U662":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U654.in","_U655.out"],
          ["coeff_U657.in","_U658.out"],
          ["coeff_U660.in","_U661.out"],
          ["coeff_U663.in","_U664.out"],
          ["mul_d0__U653.out","add_all__U666.in0"],
          ["mul_d1__U656.out","add_all__U666.in1"],
          ["add_all__U667.in0","add_all__U666.out"],
          ["mul_d2__U659.out","add_all__U667.in1"],
          ["add_all__U668.in0","add_all__U667.out"],
          ["mul_d3__U662.out","add_all__U668.in1"],
          ["add_all__U669.in0","add_all__U668.out"],
          ["const_term_U665.out","add_all__U669.in1"],
          ["self.out","add_all__U669.out"],
          ["self.clk","coeff_U654.clk"],
          ["mul_d0__U653.in0","coeff_U654.out"],
          ["self.clk","coeff_U657.clk"],
          ["mul_d1__U656.in0","coeff_U657.out"],
          ["self.clk","coeff_U660.clk"],
          ["mul_d2__U659.in0","coeff_U660.out"],
          ["self.clk","coeff_U663.clk"],
          ["mul_d3__U662.in0","coeff_U663.out"],
          ["self.d.0","mul_d0__U653.in1"],
          ["self.d.1","mul_d1__U656.in1"],
          ["self.d.2","mul_d2__U659.in1"],
          ["self.d.3","mul_d3__U662.in1"]
        ]
      },
      "aff__U672":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U675":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U678":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001700"]}
          },
          "_U681":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b80"]}
          },
          "_U684":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000b4"]}
          },
          "_U687":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000014"]}
          },
          "_U690":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U692":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U693":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U694":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U695":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U696":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U697":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U674":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U677":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U680":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U683":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U686":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U689":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U691":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001e63"]}
          },
          "mul_d0__U673":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U676":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U679":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U682":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U685":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U688":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U674.in","_U675.out"],
          ["coeff_U677.in","_U678.out"],
          ["coeff_U680.in","_U681.out"],
          ["coeff_U683.in","_U684.out"],
          ["coeff_U686.in","_U687.out"],
          ["coeff_U689.in","_U690.out"],
          ["mul_d0__U673.out","add_all__U692.in0"],
          ["mul_d1__U676.out","add_all__U692.in1"],
          ["add_all__U693.in0","add_all__U692.out"],
          ["mul_d2__U679.out","add_all__U693.in1"],
          ["add_all__U694.in0","add_all__U693.out"],
          ["mul_d3__U682.out","add_all__U694.in1"],
          ["add_all__U695.in0","add_all__U694.out"],
          ["mul_d4__U685.out","add_all__U695.in1"],
          ["add_all__U696.in0","add_all__U695.out"],
          ["mul_d5__U688.out","add_all__U696.in1"],
          ["add_all__U697.in0","add_all__U696.out"],
          ["const_term_U691.out","add_all__U697.in1"],
          ["self.out","add_all__U697.out"],
          ["self.clk","coeff_U674.clk"],
          ["mul_d0__U673.in0","coeff_U674.out"],
          ["self.clk","coeff_U677.clk"],
          ["mul_d1__U676.in0","coeff_U677.out"],
          ["self.clk","coeff_U680.clk"],
          ["mul_d2__U679.in0","coeff_U680.out"],
          ["self.clk","coeff_U683.clk"],
          ["mul_d3__U682.in0","coeff_U683.out"],
          ["self.clk","coeff_U686.clk"],
          ["mul_d4__U685.in0","coeff_U686.out"],
          ["self.clk","coeff_U689.clk"],
          ["mul_d5__U688.in0","coeff_U689.out"],
          ["self.d.0","mul_d0__U673.in1"],
          ["self.d.1","mul_d1__U676.in1"],
          ["self.d.2","mul_d2__U679.in1"],
          ["self.d.3","mul_d3__U682.in1"],
          ["self.d.4","mul_d4__U685.in1"],
          ["self.d.5","mul_d5__U688.in1"]
        ]
      },
      "aff__U716":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U719":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U722":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000d2"]}
          },
          "_U725":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000e"]}
          },
          "_U728":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U731":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U734":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U736":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U737":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U738":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U739":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U740":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U741":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U718":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U721":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U724":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U727":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U730":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U733":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U735":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U717":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U720":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U723":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U726":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U729":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U732":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U718.in","_U719.out"],
          ["coeff_U721.in","_U722.out"],
          ["coeff_U724.in","_U725.out"],
          ["coeff_U727.in","_U728.out"],
          ["coeff_U730.in","_U731.out"],
          ["coeff_U733.in","_U734.out"],
          ["mul_d0__U717.out","add_all__U736.in0"],
          ["mul_d1__U720.out","add_all__U736.in1"],
          ["add_all__U737.in0","add_all__U736.out"],
          ["mul_d2__U723.out","add_all__U737.in1"],
          ["add_all__U738.in0","add_all__U737.out"],
          ["mul_d3__U726.out","add_all__U738.in1"],
          ["add_all__U739.in0","add_all__U738.out"],
          ["mul_d4__U729.out","add_all__U739.in1"],
          ["add_all__U740.in0","add_all__U739.out"],
          ["mul_d5__U732.out","add_all__U740.in1"],
          ["add_all__U741.in0","add_all__U740.out"],
          ["const_term_U735.out","add_all__U741.in1"],
          ["self.out","add_all__U741.out"],
          ["self.clk","coeff_U718.clk"],
          ["mul_d0__U717.in0","coeff_U718.out"],
          ["self.clk","coeff_U721.clk"],
          ["mul_d1__U720.in0","coeff_U721.out"],
          ["self.clk","coeff_U724.clk"],
          ["mul_d2__U723.in0","coeff_U724.out"],
          ["self.clk","coeff_U727.clk"],
          ["mul_d3__U726.in0","coeff_U727.out"],
          ["self.clk","coeff_U730.clk"],
          ["mul_d4__U729.in0","coeff_U730.out"],
          ["self.clk","coeff_U733.clk"],
          ["mul_d5__U732.in0","coeff_U733.out"],
          ["self.d.0","mul_d0__U717.in1"],
          ["self.d.1","mul_d1__U720.in1"],
          ["self.d.2","mul_d2__U723.in1"],
          ["self.d.3","mul_d3__U726.in1"],
          ["self.d.4","mul_d4__U729.in1"],
          ["self.d.5","mul_d5__U732.in1"]
        ]
      },
      "aff__U72":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U75":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U78":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001700"]}
          },
          "_U81":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b80"]}
          },
          "_U84":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000b4"]}
          },
          "_U87":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000014"]}
          },
          "_U90":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U92":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U93":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U94":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U95":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U96":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U97":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U74":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U77":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U80":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U83":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U86":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U89":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U91":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001e63"]}
          },
          "mul_d0__U73":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U76":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U79":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U82":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U85":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U88":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U74.in","_U75.out"],
          ["coeff_U77.in","_U78.out"],
          ["coeff_U80.in","_U81.out"],
          ["coeff_U83.in","_U84.out"],
          ["coeff_U86.in","_U87.out"],
          ["coeff_U89.in","_U90.out"],
          ["mul_d0__U73.out","add_all__U92.in0"],
          ["mul_d1__U76.out","add_all__U92.in1"],
          ["add_all__U93.in0","add_all__U92.out"],
          ["mul_d2__U79.out","add_all__U93.in1"],
          ["add_all__U94.in0","add_all__U93.out"],
          ["mul_d3__U82.out","add_all__U94.in1"],
          ["add_all__U95.in0","add_all__U94.out"],
          ["mul_d4__U85.out","add_all__U95.in1"],
          ["add_all__U96.in0","add_all__U95.out"],
          ["mul_d5__U88.out","add_all__U96.in1"],
          ["add_all__U97.in0","add_all__U96.out"],
          ["const_term_U91.out","add_all__U97.in1"],
          ["self.out","add_all__U97.out"],
          ["self.clk","coeff_U74.clk"],
          ["mul_d0__U73.in0","coeff_U74.out"],
          ["self.clk","coeff_U77.clk"],
          ["mul_d1__U76.in0","coeff_U77.out"],
          ["self.clk","coeff_U80.clk"],
          ["mul_d2__U79.in0","coeff_U80.out"],
          ["self.clk","coeff_U83.clk"],
          ["mul_d3__U82.in0","coeff_U83.out"],
          ["self.clk","coeff_U86.clk"],
          ["mul_d4__U85.in0","coeff_U86.out"],
          ["self.clk","coeff_U89.clk"],
          ["mul_d5__U88.in0","coeff_U89.out"],
          ["self.d.0","mul_d0__U73.in1"],
          ["self.d.1","mul_d1__U76.in1"],
          ["self.d.2","mul_d2__U79.in1"],
          ["self.d.3","mul_d3__U82.in1"],
          ["self.d.4","mul_d4__U85.in1"],
          ["self.d.5","mul_d5__U88.in1"]
        ]
      },
      "aff__U745":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U748":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U751":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U754":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U757":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U759":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U760":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U761":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U762":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U747":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U750":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U753":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U756":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U758":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U746":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U749":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U752":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U755":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U747.in","_U748.out"],
          ["coeff_U750.in","_U751.out"],
          ["coeff_U753.in","_U754.out"],
          ["coeff_U756.in","_U757.out"],
          ["mul_d0__U746.out","add_all__U759.in0"],
          ["mul_d1__U749.out","add_all__U759.in1"],
          ["add_all__U760.in0","add_all__U759.out"],
          ["mul_d2__U752.out","add_all__U760.in1"],
          ["add_all__U761.in0","add_all__U760.out"],
          ["mul_d3__U755.out","add_all__U761.in1"],
          ["add_all__U762.in0","add_all__U761.out"],
          ["const_term_U758.out","add_all__U762.in1"],
          ["self.out","add_all__U762.out"],
          ["self.clk","coeff_U747.clk"],
          ["mul_d0__U746.in0","coeff_U747.out"],
          ["self.clk","coeff_U750.clk"],
          ["mul_d1__U749.in0","coeff_U750.out"],
          ["self.clk","coeff_U753.clk"],
          ["mul_d2__U752.in0","coeff_U753.out"],
          ["self.clk","coeff_U756.clk"],
          ["mul_d3__U755.in0","coeff_U756.out"],
          ["self.d.0","mul_d0__U746.in1"],
          ["self.d.1","mul_d1__U749.in1"],
          ["self.d.2","mul_d2__U752.in1"],
          ["self.d.3","mul_d3__U755.in1"]
        ]
      },
      "aff__U772":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U775":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U778":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U781":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U784":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U786":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U787":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U788":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U789":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U774":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U777":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U780":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U783":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U785":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U773":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U776":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U779":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U782":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U774.in","_U775.out"],
          ["coeff_U777.in","_U778.out"],
          ["coeff_U780.in","_U781.out"],
          ["coeff_U783.in","_U784.out"],
          ["mul_d0__U773.out","add_all__U786.in0"],
          ["mul_d1__U776.out","add_all__U786.in1"],
          ["add_all__U787.in0","add_all__U786.out"],
          ["mul_d2__U779.out","add_all__U787.in1"],
          ["add_all__U788.in0","add_all__U787.out"],
          ["mul_d3__U782.out","add_all__U788.in1"],
          ["add_all__U789.in0","add_all__U788.out"],
          ["const_term_U785.out","add_all__U789.in1"],
          ["self.out","add_all__U789.out"],
          ["self.clk","coeff_U774.clk"],
          ["mul_d0__U773.in0","coeff_U774.out"],
          ["self.clk","coeff_U777.clk"],
          ["mul_d1__U776.in0","coeff_U777.out"],
          ["self.clk","coeff_U780.clk"],
          ["mul_d2__U779.in0","coeff_U780.out"],
          ["self.clk","coeff_U783.clk"],
          ["mul_d3__U782.in0","coeff_U783.out"],
          ["self.d.0","mul_d0__U773.in1"],
          ["self.d.1","mul_d1__U776.in1"],
          ["self.d.2","mul_d2__U779.in1"],
          ["self.d.3","mul_d3__U782.in1"]
        ]
      },
      "aff__U792":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U795":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U798":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001700"]}
          },
          "_U801":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b80"]}
          },
          "_U804":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000b4"]}
          },
          "_U807":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000014"]}
          },
          "_U810":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U812":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U813":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U814":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U815":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U816":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U817":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U794":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U797":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U800":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U803":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U806":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U809":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U811":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001e63"]}
          },
          "mul_d0__U793":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U796":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U799":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U802":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U805":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U808":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U794.in","_U795.out"],
          ["coeff_U797.in","_U798.out"],
          ["coeff_U800.in","_U801.out"],
          ["coeff_U803.in","_U804.out"],
          ["coeff_U806.in","_U807.out"],
          ["coeff_U809.in","_U810.out"],
          ["mul_d0__U793.out","add_all__U812.in0"],
          ["mul_d1__U796.out","add_all__U812.in1"],
          ["add_all__U813.in0","add_all__U812.out"],
          ["mul_d2__U799.out","add_all__U813.in1"],
          ["add_all__U814.in0","add_all__U813.out"],
          ["mul_d3__U802.out","add_all__U814.in1"],
          ["add_all__U815.in0","add_all__U814.out"],
          ["mul_d4__U805.out","add_all__U815.in1"],
          ["add_all__U816.in0","add_all__U815.out"],
          ["mul_d5__U808.out","add_all__U816.in1"],
          ["add_all__U817.in0","add_all__U816.out"],
          ["const_term_U811.out","add_all__U817.in1"],
          ["self.out","add_all__U817.out"],
          ["self.clk","coeff_U794.clk"],
          ["mul_d0__U793.in0","coeff_U794.out"],
          ["self.clk","coeff_U797.clk"],
          ["mul_d1__U796.in0","coeff_U797.out"],
          ["self.clk","coeff_U800.clk"],
          ["mul_d2__U799.in0","coeff_U800.out"],
          ["self.clk","coeff_U803.clk"],
          ["mul_d3__U802.in0","coeff_U803.out"],
          ["self.clk","coeff_U806.clk"],
          ["mul_d4__U805.in0","coeff_U806.out"],
          ["self.clk","coeff_U809.clk"],
          ["mul_d5__U808.in0","coeff_U809.out"],
          ["self.d.0","mul_d0__U793.in1"],
          ["self.d.1","mul_d1__U796.in1"],
          ["self.d.2","mul_d2__U799.in1"],
          ["self.d.3","mul_d3__U802.in1"],
          ["self.d.4","mul_d4__U805.in1"],
          ["self.d.5","mul_d5__U808.in1"]
        ]
      },
      "aff__U836":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U839":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U842":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000d2"]}
          },
          "_U845":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000e"]}
          },
          "_U848":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U851":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U854":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U856":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U857":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U858":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U859":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U860":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U861":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U838":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U841":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U844":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U847":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U850":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U853":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U855":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U837":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U840":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U843":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U846":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U849":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U852":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U838.in","_U839.out"],
          ["coeff_U841.in","_U842.out"],
          ["coeff_U844.in","_U845.out"],
          ["coeff_U847.in","_U848.out"],
          ["coeff_U850.in","_U851.out"],
          ["coeff_U853.in","_U854.out"],
          ["mul_d0__U837.out","add_all__U856.in0"],
          ["mul_d1__U840.out","add_all__U856.in1"],
          ["add_all__U857.in0","add_all__U856.out"],
          ["mul_d2__U843.out","add_all__U857.in1"],
          ["add_all__U858.in0","add_all__U857.out"],
          ["mul_d3__U846.out","add_all__U858.in1"],
          ["add_all__U859.in0","add_all__U858.out"],
          ["mul_d4__U849.out","add_all__U859.in1"],
          ["add_all__U860.in0","add_all__U859.out"],
          ["mul_d5__U852.out","add_all__U860.in1"],
          ["add_all__U861.in0","add_all__U860.out"],
          ["const_term_U855.out","add_all__U861.in1"],
          ["self.out","add_all__U861.out"],
          ["self.clk","coeff_U838.clk"],
          ["mul_d0__U837.in0","coeff_U838.out"],
          ["self.clk","coeff_U841.clk"],
          ["mul_d1__U840.in0","coeff_U841.out"],
          ["self.clk","coeff_U844.clk"],
          ["mul_d2__U843.in0","coeff_U844.out"],
          ["self.clk","coeff_U847.clk"],
          ["mul_d3__U846.in0","coeff_U847.out"],
          ["self.clk","coeff_U850.clk"],
          ["mul_d4__U849.in0","coeff_U850.out"],
          ["self.clk","coeff_U853.clk"],
          ["mul_d5__U852.in0","coeff_U853.out"],
          ["self.d.0","mul_d0__U837.in1"],
          ["self.d.1","mul_d1__U840.in1"],
          ["self.d.2","mul_d2__U843.in1"],
          ["self.d.3","mul_d3__U846.in1"],
          ["self.d.4","mul_d4__U849.in1"],
          ["self.d.5","mul_d5__U852.in1"]
        ]
      },
      "aff__U865":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U868":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U871":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U874":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U877":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U879":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U880":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U881":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U882":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U867":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U870":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U873":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U876":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U878":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U866":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U869":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U872":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U875":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U867.in","_U868.out"],
          ["coeff_U870.in","_U871.out"],
          ["coeff_U873.in","_U874.out"],
          ["coeff_U876.in","_U877.out"],
          ["mul_d0__U866.out","add_all__U879.in0"],
          ["mul_d1__U869.out","add_all__U879.in1"],
          ["add_all__U880.in0","add_all__U879.out"],
          ["mul_d2__U872.out","add_all__U880.in1"],
          ["add_all__U881.in0","add_all__U880.out"],
          ["mul_d3__U875.out","add_all__U881.in1"],
          ["add_all__U882.in0","add_all__U881.out"],
          ["const_term_U878.out","add_all__U882.in1"],
          ["self.out","add_all__U882.out"],
          ["self.clk","coeff_U867.clk"],
          ["mul_d0__U866.in0","coeff_U867.out"],
          ["self.clk","coeff_U870.clk"],
          ["mul_d1__U869.in0","coeff_U870.out"],
          ["self.clk","coeff_U873.clk"],
          ["mul_d2__U872.in0","coeff_U873.out"],
          ["self.clk","coeff_U876.clk"],
          ["mul_d3__U875.in0","coeff_U876.out"],
          ["self.d.0","mul_d0__U866.in1"],
          ["self.d.1","mul_d1__U869.in1"],
          ["self.d.2","mul_d2__U872.in1"],
          ["self.d.3","mul_d3__U875.in1"]
        ]
      },
      "aff__U892":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U895":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U898":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U901":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U904":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U906":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U907":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U908":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U909":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U894":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U897":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U900":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U903":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U905":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U893":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U896":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U899":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U902":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U894.in","_U895.out"],
          ["coeff_U897.in","_U898.out"],
          ["coeff_U900.in","_U901.out"],
          ["coeff_U903.in","_U904.out"],
          ["mul_d0__U893.out","add_all__U906.in0"],
          ["mul_d1__U896.out","add_all__U906.in1"],
          ["add_all__U907.in0","add_all__U906.out"],
          ["mul_d2__U899.out","add_all__U907.in1"],
          ["add_all__U908.in0","add_all__U907.out"],
          ["mul_d3__U902.out","add_all__U908.in1"],
          ["add_all__U909.in0","add_all__U908.out"],
          ["const_term_U905.out","add_all__U909.in1"],
          ["self.out","add_all__U909.out"],
          ["self.clk","coeff_U894.clk"],
          ["mul_d0__U893.in0","coeff_U894.out"],
          ["self.clk","coeff_U897.clk"],
          ["mul_d1__U896.in0","coeff_U897.out"],
          ["self.clk","coeff_U900.clk"],
          ["mul_d2__U899.in0","coeff_U900.out"],
          ["self.clk","coeff_U903.clk"],
          ["mul_d3__U902.in0","coeff_U903.out"],
          ["self.d.0","mul_d0__U893.in1"],
          ["self.d.1","mul_d1__U896.in1"],
          ["self.d.2","mul_d2__U899.in1"],
          ["self.d.3","mul_d3__U902.in1"]
        ]
      },
      "aff__U912":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U915":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U918":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001700"]}
          },
          "_U921":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000b80"]}
          },
          "_U924":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000b4"]}
          },
          "_U927":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000014"]}
          },
          "_U930":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U933":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U934":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U935":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U936":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U937":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U914":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U917":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U920":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U923":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U926":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U929":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U931":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001e63"]}
          },
          "mul_d0__U913":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U916":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U919":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U922":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U925":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U928":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U914.in","_U915.out"],
          ["coeff_U917.in","_U918.out"],
          ["coeff_U920.in","_U921.out"],
          ["coeff_U923.in","_U924.out"],
          ["coeff_U926.in","_U927.out"],
          ["coeff_U929.in","_U930.out"],
          ["mul_d0__U913.out","add_all__U932.in0"],
          ["mul_d1__U916.out","add_all__U932.in1"],
          ["add_all__U933.in0","add_all__U932.out"],
          ["mul_d2__U919.out","add_all__U933.in1"],
          ["add_all__U934.in0","add_all__U933.out"],
          ["mul_d3__U922.out","add_all__U934.in1"],
          ["add_all__U935.in0","add_all__U934.out"],
          ["mul_d4__U925.out","add_all__U935.in1"],
          ["add_all__U936.in0","add_all__U935.out"],
          ["mul_d5__U928.out","add_all__U936.in1"],
          ["add_all__U937.in0","add_all__U936.out"],
          ["const_term_U931.out","add_all__U937.in1"],
          ["self.out","add_all__U937.out"],
          ["self.clk","coeff_U914.clk"],
          ["mul_d0__U913.in0","coeff_U914.out"],
          ["self.clk","coeff_U917.clk"],
          ["mul_d1__U916.in0","coeff_U917.out"],
          ["self.clk","coeff_U920.clk"],
          ["mul_d2__U919.in0","coeff_U920.out"],
          ["self.clk","coeff_U923.clk"],
          ["mul_d3__U922.in0","coeff_U923.out"],
          ["self.clk","coeff_U926.clk"],
          ["mul_d4__U925.in0","coeff_U926.out"],
          ["self.clk","coeff_U929.clk"],
          ["mul_d5__U928.in0","coeff_U929.out"],
          ["self.d.0","mul_d0__U913.in1"],
          ["self.d.1","mul_d1__U916.in1"],
          ["self.d.2","mul_d2__U919.in1"],
          ["self.d.3","mul_d3__U922.in1"],
          ["self.d.4","mul_d4__U925.in1"],
          ["self.d.5","mul_d5__U928.in1"]
        ]
      },
      "aff__U956":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U959":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U962":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000d2"]}
          },
          "_U965":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000e"]}
          },
          "_U968":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000384"]}
          },
          "_U971":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001e"]}
          },
          "_U974":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U976":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U977":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U978":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U979":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U980":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U981":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U958":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U961":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U964":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U967":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U970":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U973":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U975":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U957":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U960":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U963":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U966":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U969":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U972":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U958.in","_U959.out"],
          ["coeff_U961.in","_U962.out"],
          ["coeff_U964.in","_U965.out"],
          ["coeff_U967.in","_U968.out"],
          ["coeff_U970.in","_U971.out"],
          ["coeff_U973.in","_U974.out"],
          ["mul_d0__U957.out","add_all__U976.in0"],
          ["mul_d1__U960.out","add_all__U976.in1"],
          ["add_all__U977.in0","add_all__U976.out"],
          ["mul_d2__U963.out","add_all__U977.in1"],
          ["add_all__U978.in0","add_all__U977.out"],
          ["mul_d3__U966.out","add_all__U978.in1"],
          ["add_all__U979.in0","add_all__U978.out"],
          ["mul_d4__U969.out","add_all__U979.in1"],
          ["add_all__U980.in0","add_all__U979.out"],
          ["mul_d5__U972.out","add_all__U980.in1"],
          ["add_all__U981.in0","add_all__U980.out"],
          ["const_term_U975.out","add_all__U981.in1"],
          ["self.out","add_all__U981.out"],
          ["self.clk","coeff_U958.clk"],
          ["mul_d0__U957.in0","coeff_U958.out"],
          ["self.clk","coeff_U961.clk"],
          ["mul_d1__U960.in0","coeff_U961.out"],
          ["self.clk","coeff_U964.clk"],
          ["mul_d2__U963.in0","coeff_U964.out"],
          ["self.clk","coeff_U967.clk"],
          ["mul_d3__U966.in0","coeff_U967.out"],
          ["self.clk","coeff_U970.clk"],
          ["mul_d4__U969.in0","coeff_U970.out"],
          ["self.clk","coeff_U973.clk"],
          ["mul_d5__U972.in0","coeff_U973.out"],
          ["self.d.0","mul_d0__U957.in1"],
          ["self.d.1","mul_d1__U960.in1"],
          ["self.d.2","mul_d2__U963.in1"],
          ["self.d.3","mul_d3__U966.in1"],
          ["self.d.4","mul_d4__U969.in1"],
          ["self.d.5","mul_d5__U972.in1"]
        ]
      },
      "affine_controller__U1048":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1071":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1072":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1049"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1073":{
            "modref":"corebit.and"
          },
          "d_0_am__U1074":{
            "modref":"corebit.and"
          },
          "d_0_am__U1075":{
            "modref":"corebit.and"
          },
          "d_0_am__U1076":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1077":{
            "modref":"corebit.and"
          },
          "d_1_am__U1078":{
            "modref":"corebit.and"
          },
          "d_1_am__U1079":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1080":{
            "modref":"corebit.and"
          },
          "d_2_am__U1081":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1082":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1071.out"],
          ["d_1_inc.in1","_U1071.out"],
          ["d_2_inc.in1","_U1071.out"],
          ["d_3_inc.in1","_U1071.out"],
          ["d_4_inc.in1","_U1071.out"],
          ["cmp_time.in1","_U1072.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1073.in0"],
          ["d_1_at_max.out","d_0_am__U1073.in1"],
          ["d_0_am__U1074.in0","d_0_am__U1073.out"],
          ["d_2_at_max.out","d_0_am__U1074.in1"],
          ["d_0_am__U1075.in0","d_0_am__U1074.out"],
          ["d_3_at_max.out","d_0_am__U1075.in1"],
          ["d_0_am__U1076.in0","d_0_am__U1075.out"],
          ["d_4_at_max.out","d_0_am__U1076.in1"],
          ["d_0_next_value.sel","d_0_am__U1076.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1077.in0"],
          ["d_2_at_max.out","d_1_am__U1077.in1"],
          ["d_1_am__U1078.in0","d_1_am__U1077.out"],
          ["d_3_at_max.out","d_1_am__U1078.in1"],
          ["d_1_am__U1079.in0","d_1_am__U1078.out"],
          ["d_4_at_max.out","d_1_am__U1079.in1"],
          ["d_1_next_value.sel","d_1_am__U1079.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1080.in0"],
          ["d_3_at_max.out","d_2_am__U1080.in1"],
          ["d_2_am__U1081.in0","d_2_am__U1080.out"],
          ["d_4_at_max.out","d_2_am__U1081.in1"],
          ["d_2_next_value.sel","d_2_am__U1081.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1082.in0"],
          ["d_4_at_max.out","d_3_am__U1082.in1"],
          ["d_3_next_value.sel","d_3_am__U1082.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U1107":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1130":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1108"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1132":{
            "modref":"corebit.and"
          },
          "d_0_am__U1133":{
            "modref":"corebit.and"
          },
          "d_0_am__U1134":{
            "modref":"corebit.and"
          },
          "d_0_am__U1135":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1136":{
            "modref":"corebit.and"
          },
          "d_1_am__U1137":{
            "modref":"corebit.and"
          },
          "d_1_am__U1138":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1139":{
            "modref":"corebit.and"
          },
          "d_2_am__U1140":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1141":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1130.out"],
          ["d_1_inc.in1","_U1130.out"],
          ["d_2_inc.in1","_U1130.out"],
          ["d_3_inc.in1","_U1130.out"],
          ["d_4_inc.in1","_U1130.out"],
          ["cmp_time.in1","_U1131.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1132.in0"],
          ["d_1_at_max.out","d_0_am__U1132.in1"],
          ["d_0_am__U1133.in0","d_0_am__U1132.out"],
          ["d_2_at_max.out","d_0_am__U1133.in1"],
          ["d_0_am__U1134.in0","d_0_am__U1133.out"],
          ["d_3_at_max.out","d_0_am__U1134.in1"],
          ["d_0_am__U1135.in0","d_0_am__U1134.out"],
          ["d_4_at_max.out","d_0_am__U1135.in1"],
          ["d_0_next_value.sel","d_0_am__U1135.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1136.in0"],
          ["d_2_at_max.out","d_1_am__U1136.in1"],
          ["d_1_am__U1137.in0","d_1_am__U1136.out"],
          ["d_3_at_max.out","d_1_am__U1137.in1"],
          ["d_1_am__U1138.in0","d_1_am__U1137.out"],
          ["d_4_at_max.out","d_1_am__U1138.in1"],
          ["d_1_next_value.sel","d_1_am__U1138.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1139.in0"],
          ["d_3_at_max.out","d_2_am__U1139.in1"],
          ["d_2_am__U1140.in0","d_2_am__U1139.out"],
          ["d_4_at_max.out","d_2_am__U1140.in1"],
          ["d_2_next_value.sel","d_2_am__U1140.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1141.in0"],
          ["d_4_at_max.out","d_3_am__U1141.in1"],
          ["d_3_next_value.sel","d_3_am__U1141.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U1231":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1246":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1247":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1232"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1248":{
            "modref":"corebit.and"
          },
          "d_0_am__U1249":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1250":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1246.out"],
          ["d_1_inc.in1","_U1246.out"],
          ["d_2_inc.in1","_U1246.out"],
          ["cmp_time.in1","_U1247.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1248.in0"],
          ["d_1_at_max.out","d_0_am__U1248.in1"],
          ["d_0_am__U1249.in0","d_0_am__U1248.out"],
          ["d_2_at_max.out","d_0_am__U1249.in1"],
          ["d_0_next_value.sel","d_0_am__U1249.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1250.in0"],
          ["d_2_at_max.out","d_1_am__U1250.in1"],
          ["d_1_next_value.sel","d_1_am__U1250.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U1267":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1282":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1268"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1284":{
            "modref":"corebit.and"
          },
          "d_0_am__U1285":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1286":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1282.out"],
          ["d_1_inc.in1","_U1282.out"],
          ["d_2_inc.in1","_U1282.out"],
          ["cmp_time.in1","_U1283.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1284.in0"],
          ["d_1_at_max.out","d_0_am__U1284.in1"],
          ["d_0_am__U1285.in0","d_0_am__U1284.out"],
          ["d_2_at_max.out","d_0_am__U1285.in1"],
          ["d_0_next_value.sel","d_0_am__U1285.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1286.in0"],
          ["d_2_at_max.out","d_1_am__U1286.in1"],
          ["d_1_next_value.sel","d_1_am__U1286.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U1368":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1384":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1369"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1385":{
            "modref":"corebit.and"
          },
          "d_0_am__U1386":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1387":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1383.out"],
          ["d_1_inc.in1","_U1383.out"],
          ["d_2_inc.in1","_U1383.out"],
          ["cmp_time.in1","_U1384.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1385.in0"],
          ["d_1_at_max.out","d_0_am__U1385.in1"],
          ["d_0_am__U1386.in0","d_0_am__U1385.out"],
          ["d_2_at_max.out","d_0_am__U1386.in1"],
          ["d_0_next_value.sel","d_0_am__U1386.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1387.in0"],
          ["d_2_at_max.out","d_1_am__U1387.in1"],
          ["d_1_next_value.sel","d_1_am__U1387.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U1404":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1419":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1420":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1405"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1421":{
            "modref":"corebit.and"
          },
          "d_0_am__U1422":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1423":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1419.out"],
          ["d_1_inc.in1","_U1419.out"],
          ["d_2_inc.in1","_U1419.out"],
          ["cmp_time.in1","_U1420.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1421.in0"],
          ["d_1_at_max.out","d_0_am__U1421.in1"],
          ["d_0_am__U1422.in0","d_0_am__U1421.out"],
          ["d_2_at_max.out","d_0_am__U1422.in1"],
          ["d_0_next_value.sel","d_0_am__U1422.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1423.in0"],
          ["d_2_at_max.out","d_1_am__U1423.in1"],
          ["d_1_next_value.sel","d_1_am__U1423.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U144":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U163":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U164":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U145"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U165":{
            "modref":"corebit.and"
          },
          "d_0_am__U166":{
            "modref":"corebit.and"
          },
          "d_0_am__U167":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U168":{
            "modref":"corebit.and"
          },
          "d_1_am__U169":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U170":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001d"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U163.out"],
          ["d_1_inc.in1","_U163.out"],
          ["d_2_inc.in1","_U163.out"],
          ["d_3_inc.in1","_U163.out"],
          ["cmp_time.in1","_U164.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U165.in0"],
          ["d_1_at_max.out","d_0_am__U165.in1"],
          ["d_0_am__U166.in0","d_0_am__U165.out"],
          ["d_2_at_max.out","d_0_am__U166.in1"],
          ["d_0_am__U167.in0","d_0_am__U166.out"],
          ["d_3_at_max.out","d_0_am__U167.in1"],
          ["d_0_next_value.sel","d_0_am__U167.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U168.in0"],
          ["d_2_at_max.out","d_1_am__U168.in1"],
          ["d_1_am__U169.in0","d_1_am__U168.out"],
          ["d_3_at_max.out","d_1_am__U169.in1"],
          ["d_1_next_value.sel","d_1_am__U169.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U170.in0"],
          ["d_3_at_max.out","d_2_am__U170.in1"],
          ["d_2_next_value.sel","d_2_am__U170.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U1457":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1484":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1485":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1458"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1486":{
            "modref":"corebit.and"
          },
          "d_0_am__U1487":{
            "modref":"corebit.and"
          },
          "d_0_am__U1488":{
            "modref":"corebit.and"
          },
          "d_0_am__U1489":{
            "modref":"corebit.and"
          },
          "d_0_am__U1490":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1491":{
            "modref":"corebit.and"
          },
          "d_1_am__U1492":{
            "modref":"corebit.and"
          },
          "d_1_am__U1493":{
            "modref":"corebit.and"
          },
          "d_1_am__U1494":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1495":{
            "modref":"corebit.and"
          },
          "d_2_am__U1496":{
            "modref":"corebit.and"
          },
          "d_2_am__U1497":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1498":{
            "modref":"corebit.and"
          },
          "d_3_am__U1499":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U1500":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000d"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1484.out"],
          ["d_1_inc.in1","_U1484.out"],
          ["d_2_inc.in1","_U1484.out"],
          ["d_3_inc.in1","_U1484.out"],
          ["d_4_inc.in1","_U1484.out"],
          ["d_5_inc.in1","_U1484.out"],
          ["cmp_time.in1","_U1485.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1486.in0"],
          ["d_1_at_max.out","d_0_am__U1486.in1"],
          ["d_0_am__U1487.in0","d_0_am__U1486.out"],
          ["d_2_at_max.out","d_0_am__U1487.in1"],
          ["d_0_am__U1488.in0","d_0_am__U1487.out"],
          ["d_3_at_max.out","d_0_am__U1488.in1"],
          ["d_0_am__U1489.in0","d_0_am__U1488.out"],
          ["d_4_at_max.out","d_0_am__U1489.in1"],
          ["d_0_am__U1490.in0","d_0_am__U1489.out"],
          ["d_5_at_max.out","d_0_am__U1490.in1"],
          ["d_0_next_value.sel","d_0_am__U1490.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1491.in0"],
          ["d_2_at_max.out","d_1_am__U1491.in1"],
          ["d_1_am__U1492.in0","d_1_am__U1491.out"],
          ["d_3_at_max.out","d_1_am__U1492.in1"],
          ["d_1_am__U1493.in0","d_1_am__U1492.out"],
          ["d_4_at_max.out","d_1_am__U1493.in1"],
          ["d_1_am__U1494.in0","d_1_am__U1493.out"],
          ["d_5_at_max.out","d_1_am__U1494.in1"],
          ["d_1_next_value.sel","d_1_am__U1494.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1495.in0"],
          ["d_3_at_max.out","d_2_am__U1495.in1"],
          ["d_2_am__U1496.in0","d_2_am__U1495.out"],
          ["d_4_at_max.out","d_2_am__U1496.in1"],
          ["d_2_am__U1497.in0","d_2_am__U1496.out"],
          ["d_5_at_max.out","d_2_am__U1497.in1"],
          ["d_2_next_value.sel","d_2_am__U1497.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1498.in0"],
          ["d_4_at_max.out","d_3_am__U1498.in1"],
          ["d_3_am__U1499.in0","d_3_am__U1498.out"],
          ["d_5_at_max.out","d_3_am__U1499.in1"],
          ["d_3_next_value.sel","d_3_am__U1499.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U1500.in0"],
          ["d_5_at_max.out","d_4_am__U1500.in1"],
          ["d_4_next_value.sel","d_4_am__U1500.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U1529":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1548":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1549":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1530"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1550":{
            "modref":"corebit.and"
          },
          "d_0_am__U1551":{
            "modref":"corebit.and"
          },
          "d_0_am__U1552":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1553":{
            "modref":"corebit.and"
          },
          "d_1_am__U1554":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1555":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1548.out"],
          ["d_1_inc.in1","_U1548.out"],
          ["d_2_inc.in1","_U1548.out"],
          ["d_3_inc.in1","_U1548.out"],
          ["cmp_time.in1","_U1549.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1550.in0"],
          ["d_1_at_max.out","d_0_am__U1550.in1"],
          ["d_0_am__U1551.in0","d_0_am__U1550.out"],
          ["d_2_at_max.out","d_0_am__U1551.in1"],
          ["d_0_am__U1552.in0","d_0_am__U1551.out"],
          ["d_3_at_max.out","d_0_am__U1552.in1"],
          ["d_0_next_value.sel","d_0_am__U1552.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1553.in0"],
          ["d_2_at_max.out","d_1_am__U1553.in1"],
          ["d_1_am__U1554.in0","d_1_am__U1553.out"],
          ["d_3_at_max.out","d_1_am__U1554.in1"],
          ["d_1_next_value.sel","d_1_am__U1554.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1555.in0"],
          ["d_3_at_max.out","d_2_am__U1555.in1"],
          ["d_2_next_value.sel","d_2_am__U1555.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U1577":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1604":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1605":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1578"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1606":{
            "modref":"corebit.and"
          },
          "d_0_am__U1607":{
            "modref":"corebit.and"
          },
          "d_0_am__U1608":{
            "modref":"corebit.and"
          },
          "d_0_am__U1609":{
            "modref":"corebit.and"
          },
          "d_0_am__U1610":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1611":{
            "modref":"corebit.and"
          },
          "d_1_am__U1612":{
            "modref":"corebit.and"
          },
          "d_1_am__U1613":{
            "modref":"corebit.and"
          },
          "d_1_am__U1614":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1615":{
            "modref":"corebit.and"
          },
          "d_2_am__U1616":{
            "modref":"corebit.and"
          },
          "d_2_am__U1617":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1618":{
            "modref":"corebit.and"
          },
          "d_3_am__U1619":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U1620":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000d"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1604.out"],
          ["d_1_inc.in1","_U1604.out"],
          ["d_2_inc.in1","_U1604.out"],
          ["d_3_inc.in1","_U1604.out"],
          ["d_4_inc.in1","_U1604.out"],
          ["d_5_inc.in1","_U1604.out"],
          ["cmp_time.in1","_U1605.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1606.in0"],
          ["d_1_at_max.out","d_0_am__U1606.in1"],
          ["d_0_am__U1607.in0","d_0_am__U1606.out"],
          ["d_2_at_max.out","d_0_am__U1607.in1"],
          ["d_0_am__U1608.in0","d_0_am__U1607.out"],
          ["d_3_at_max.out","d_0_am__U1608.in1"],
          ["d_0_am__U1609.in0","d_0_am__U1608.out"],
          ["d_4_at_max.out","d_0_am__U1609.in1"],
          ["d_0_am__U1610.in0","d_0_am__U1609.out"],
          ["d_5_at_max.out","d_0_am__U1610.in1"],
          ["d_0_next_value.sel","d_0_am__U1610.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1611.in0"],
          ["d_2_at_max.out","d_1_am__U1611.in1"],
          ["d_1_am__U1612.in0","d_1_am__U1611.out"],
          ["d_3_at_max.out","d_1_am__U1612.in1"],
          ["d_1_am__U1613.in0","d_1_am__U1612.out"],
          ["d_4_at_max.out","d_1_am__U1613.in1"],
          ["d_1_am__U1614.in0","d_1_am__U1613.out"],
          ["d_5_at_max.out","d_1_am__U1614.in1"],
          ["d_1_next_value.sel","d_1_am__U1614.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1615.in0"],
          ["d_3_at_max.out","d_2_am__U1615.in1"],
          ["d_2_am__U1616.in0","d_2_am__U1615.out"],
          ["d_4_at_max.out","d_2_am__U1616.in1"],
          ["d_2_am__U1617.in0","d_2_am__U1616.out"],
          ["d_5_at_max.out","d_2_am__U1617.in1"],
          ["d_2_next_value.sel","d_2_am__U1617.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1618.in0"],
          ["d_4_at_max.out","d_3_am__U1618.in1"],
          ["d_3_am__U1619.in0","d_3_am__U1618.out"],
          ["d_5_at_max.out","d_3_am__U1619.in1"],
          ["d_3_next_value.sel","d_3_am__U1619.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U1620.in0"],
          ["d_5_at_max.out","d_4_am__U1620.in1"],
          ["d_4_next_value.sel","d_4_am__U1620.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U1649":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1668":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1669":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1650"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1670":{
            "modref":"corebit.and"
          },
          "d_0_am__U1671":{
            "modref":"corebit.and"
          },
          "d_0_am__U1672":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1673":{
            "modref":"corebit.and"
          },
          "d_1_am__U1674":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1675":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1668.out"],
          ["d_1_inc.in1","_U1668.out"],
          ["d_2_inc.in1","_U1668.out"],
          ["d_3_inc.in1","_U1668.out"],
          ["cmp_time.in1","_U1669.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1670.in0"],
          ["d_1_at_max.out","d_0_am__U1670.in1"],
          ["d_0_am__U1671.in0","d_0_am__U1670.out"],
          ["d_2_at_max.out","d_0_am__U1671.in1"],
          ["d_0_am__U1672.in0","d_0_am__U1671.out"],
          ["d_3_at_max.out","d_0_am__U1672.in1"],
          ["d_0_next_value.sel","d_0_am__U1672.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1673.in0"],
          ["d_2_at_max.out","d_1_am__U1673.in1"],
          ["d_1_am__U1674.in0","d_1_am__U1673.out"],
          ["d_3_at_max.out","d_1_am__U1674.in1"],
          ["d_1_next_value.sel","d_1_am__U1674.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1675.in0"],
          ["d_3_at_max.out","d_2_am__U1675.in1"],
          ["d_2_next_value.sel","d_2_am__U1675.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U1697":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1724":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1725":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1698"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1726":{
            "modref":"corebit.and"
          },
          "d_0_am__U1727":{
            "modref":"corebit.and"
          },
          "d_0_am__U1728":{
            "modref":"corebit.and"
          },
          "d_0_am__U1729":{
            "modref":"corebit.and"
          },
          "d_0_am__U1730":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1731":{
            "modref":"corebit.and"
          },
          "d_1_am__U1732":{
            "modref":"corebit.and"
          },
          "d_1_am__U1733":{
            "modref":"corebit.and"
          },
          "d_1_am__U1734":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1735":{
            "modref":"corebit.and"
          },
          "d_2_am__U1736":{
            "modref":"corebit.and"
          },
          "d_2_am__U1737":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1738":{
            "modref":"corebit.and"
          },
          "d_3_am__U1739":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U1740":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000d"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1724.out"],
          ["d_1_inc.in1","_U1724.out"],
          ["d_2_inc.in1","_U1724.out"],
          ["d_3_inc.in1","_U1724.out"],
          ["d_4_inc.in1","_U1724.out"],
          ["d_5_inc.in1","_U1724.out"],
          ["cmp_time.in1","_U1725.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1726.in0"],
          ["d_1_at_max.out","d_0_am__U1726.in1"],
          ["d_0_am__U1727.in0","d_0_am__U1726.out"],
          ["d_2_at_max.out","d_0_am__U1727.in1"],
          ["d_0_am__U1728.in0","d_0_am__U1727.out"],
          ["d_3_at_max.out","d_0_am__U1728.in1"],
          ["d_0_am__U1729.in0","d_0_am__U1728.out"],
          ["d_4_at_max.out","d_0_am__U1729.in1"],
          ["d_0_am__U1730.in0","d_0_am__U1729.out"],
          ["d_5_at_max.out","d_0_am__U1730.in1"],
          ["d_0_next_value.sel","d_0_am__U1730.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1731.in0"],
          ["d_2_at_max.out","d_1_am__U1731.in1"],
          ["d_1_am__U1732.in0","d_1_am__U1731.out"],
          ["d_3_at_max.out","d_1_am__U1732.in1"],
          ["d_1_am__U1733.in0","d_1_am__U1732.out"],
          ["d_4_at_max.out","d_1_am__U1733.in1"],
          ["d_1_am__U1734.in0","d_1_am__U1733.out"],
          ["d_5_at_max.out","d_1_am__U1734.in1"],
          ["d_1_next_value.sel","d_1_am__U1734.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1735.in0"],
          ["d_3_at_max.out","d_2_am__U1735.in1"],
          ["d_2_am__U1736.in0","d_2_am__U1735.out"],
          ["d_4_at_max.out","d_2_am__U1736.in1"],
          ["d_2_am__U1737.in0","d_2_am__U1736.out"],
          ["d_5_at_max.out","d_2_am__U1737.in1"],
          ["d_2_next_value.sel","d_2_am__U1737.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1738.in0"],
          ["d_4_at_max.out","d_3_am__U1738.in1"],
          ["d_3_am__U1739.in0","d_3_am__U1738.out"],
          ["d_5_at_max.out","d_3_am__U1739.in1"],
          ["d_3_next_value.sel","d_3_am__U1739.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U1740.in0"],
          ["d_5_at_max.out","d_4_am__U1740.in1"],
          ["d_4_next_value.sel","d_4_am__U1740.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U1769":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1788":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1789":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1770"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1790":{
            "modref":"corebit.and"
          },
          "d_0_am__U1791":{
            "modref":"corebit.and"
          },
          "d_0_am__U1792":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1793":{
            "modref":"corebit.and"
          },
          "d_1_am__U1794":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1795":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1788.out"],
          ["d_1_inc.in1","_U1788.out"],
          ["d_2_inc.in1","_U1788.out"],
          ["d_3_inc.in1","_U1788.out"],
          ["cmp_time.in1","_U1789.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1790.in0"],
          ["d_1_at_max.out","d_0_am__U1790.in1"],
          ["d_0_am__U1791.in0","d_0_am__U1790.out"],
          ["d_2_at_max.out","d_0_am__U1791.in1"],
          ["d_0_am__U1792.in0","d_0_am__U1791.out"],
          ["d_3_at_max.out","d_0_am__U1792.in1"],
          ["d_0_next_value.sel","d_0_am__U1792.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1793.in0"],
          ["d_2_at_max.out","d_1_am__U1793.in1"],
          ["d_1_am__U1794.in0","d_1_am__U1793.out"],
          ["d_3_at_max.out","d_1_am__U1794.in1"],
          ["d_1_next_value.sel","d_1_am__U1794.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1795.in0"],
          ["d_3_at_max.out","d_2_am__U1795.in1"],
          ["d_2_next_value.sel","d_2_am__U1795.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U1817":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1844":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1845":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1818"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1846":{
            "modref":"corebit.and"
          },
          "d_0_am__U1847":{
            "modref":"corebit.and"
          },
          "d_0_am__U1848":{
            "modref":"corebit.and"
          },
          "d_0_am__U1849":{
            "modref":"corebit.and"
          },
          "d_0_am__U1850":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1851":{
            "modref":"corebit.and"
          },
          "d_1_am__U1852":{
            "modref":"corebit.and"
          },
          "d_1_am__U1853":{
            "modref":"corebit.and"
          },
          "d_1_am__U1854":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1855":{
            "modref":"corebit.and"
          },
          "d_2_am__U1856":{
            "modref":"corebit.and"
          },
          "d_2_am__U1857":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1858":{
            "modref":"corebit.and"
          },
          "d_3_am__U1859":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U1860":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000d"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1844.out"],
          ["d_1_inc.in1","_U1844.out"],
          ["d_2_inc.in1","_U1844.out"],
          ["d_3_inc.in1","_U1844.out"],
          ["d_4_inc.in1","_U1844.out"],
          ["d_5_inc.in1","_U1844.out"],
          ["cmp_time.in1","_U1845.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1846.in0"],
          ["d_1_at_max.out","d_0_am__U1846.in1"],
          ["d_0_am__U1847.in0","d_0_am__U1846.out"],
          ["d_2_at_max.out","d_0_am__U1847.in1"],
          ["d_0_am__U1848.in0","d_0_am__U1847.out"],
          ["d_3_at_max.out","d_0_am__U1848.in1"],
          ["d_0_am__U1849.in0","d_0_am__U1848.out"],
          ["d_4_at_max.out","d_0_am__U1849.in1"],
          ["d_0_am__U1850.in0","d_0_am__U1849.out"],
          ["d_5_at_max.out","d_0_am__U1850.in1"],
          ["d_0_next_value.sel","d_0_am__U1850.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1851.in0"],
          ["d_2_at_max.out","d_1_am__U1851.in1"],
          ["d_1_am__U1852.in0","d_1_am__U1851.out"],
          ["d_3_at_max.out","d_1_am__U1852.in1"],
          ["d_1_am__U1853.in0","d_1_am__U1852.out"],
          ["d_4_at_max.out","d_1_am__U1853.in1"],
          ["d_1_am__U1854.in0","d_1_am__U1853.out"],
          ["d_5_at_max.out","d_1_am__U1854.in1"],
          ["d_1_next_value.sel","d_1_am__U1854.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1855.in0"],
          ["d_3_at_max.out","d_2_am__U1855.in1"],
          ["d_2_am__U1856.in0","d_2_am__U1855.out"],
          ["d_4_at_max.out","d_2_am__U1856.in1"],
          ["d_2_am__U1857.in0","d_2_am__U1856.out"],
          ["d_5_at_max.out","d_2_am__U1857.in1"],
          ["d_2_next_value.sel","d_2_am__U1857.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1858.in0"],
          ["d_4_at_max.out","d_3_am__U1858.in1"],
          ["d_3_am__U1859.in0","d_3_am__U1858.out"],
          ["d_5_at_max.out","d_3_am__U1859.in1"],
          ["d_3_next_value.sel","d_3_am__U1859.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U1860.in0"],
          ["d_5_at_max.out","d_4_am__U1860.in1"],
          ["d_4_next_value.sel","d_4_am__U1860.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U1889":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1908":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1909":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1890"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1910":{
            "modref":"corebit.and"
          },
          "d_0_am__U1911":{
            "modref":"corebit.and"
          },
          "d_0_am__U1912":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1913":{
            "modref":"corebit.and"
          },
          "d_1_am__U1914":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1915":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1908.out"],
          ["d_1_inc.in1","_U1908.out"],
          ["d_2_inc.in1","_U1908.out"],
          ["d_3_inc.in1","_U1908.out"],
          ["cmp_time.in1","_U1909.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1910.in0"],
          ["d_1_at_max.out","d_0_am__U1910.in1"],
          ["d_0_am__U1911.in0","d_0_am__U1910.out"],
          ["d_2_at_max.out","d_0_am__U1911.in1"],
          ["d_0_am__U1912.in0","d_0_am__U1911.out"],
          ["d_3_at_max.out","d_0_am__U1912.in1"],
          ["d_0_next_value.sel","d_0_am__U1912.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1913.in0"],
          ["d_2_at_max.out","d_1_am__U1913.in1"],
          ["d_1_am__U1914.in0","d_1_am__U1913.out"],
          ["d_3_at_max.out","d_1_am__U1914.in1"],
          ["d_1_next_value.sel","d_1_am__U1914.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1915.in0"],
          ["d_3_at_max.out","d_2_am__U1915.in1"],
          ["d_2_next_value.sel","d_2_am__U1915.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U191":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U218":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U219":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U192"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U220":{
            "modref":"corebit.and"
          },
          "d_0_am__U221":{
            "modref":"corebit.and"
          },
          "d_0_am__U222":{
            "modref":"corebit.and"
          },
          "d_0_am__U223":{
            "modref":"corebit.and"
          },
          "d_0_am__U224":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U225":{
            "modref":"corebit.and"
          },
          "d_1_am__U226":{
            "modref":"corebit.and"
          },
          "d_1_am__U227":{
            "modref":"corebit.and"
          },
          "d_1_am__U228":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U229":{
            "modref":"corebit.and"
          },
          "d_2_am__U230":{
            "modref":"corebit.and"
          },
          "d_2_am__U231":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U232":{
            "modref":"corebit.and"
          },
          "d_3_am__U233":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U234":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U218.out"],
          ["d_1_inc.in1","_U218.out"],
          ["d_2_inc.in1","_U218.out"],
          ["d_3_inc.in1","_U218.out"],
          ["d_4_inc.in1","_U218.out"],
          ["d_5_inc.in1","_U218.out"],
          ["cmp_time.in1","_U219.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U220.in0"],
          ["d_1_at_max.out","d_0_am__U220.in1"],
          ["d_0_am__U221.in0","d_0_am__U220.out"],
          ["d_2_at_max.out","d_0_am__U221.in1"],
          ["d_0_am__U222.in0","d_0_am__U221.out"],
          ["d_3_at_max.out","d_0_am__U222.in1"],
          ["d_0_am__U223.in0","d_0_am__U222.out"],
          ["d_4_at_max.out","d_0_am__U223.in1"],
          ["d_0_am__U224.in0","d_0_am__U223.out"],
          ["d_5_at_max.out","d_0_am__U224.in1"],
          ["d_0_next_value.sel","d_0_am__U224.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U225.in0"],
          ["d_2_at_max.out","d_1_am__U225.in1"],
          ["d_1_am__U226.in0","d_1_am__U225.out"],
          ["d_3_at_max.out","d_1_am__U226.in1"],
          ["d_1_am__U227.in0","d_1_am__U226.out"],
          ["d_4_at_max.out","d_1_am__U227.in1"],
          ["d_1_am__U228.in0","d_1_am__U227.out"],
          ["d_5_at_max.out","d_1_am__U228.in1"],
          ["d_1_next_value.sel","d_1_am__U228.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U229.in0"],
          ["d_3_at_max.out","d_2_am__U229.in1"],
          ["d_2_am__U230.in0","d_2_am__U229.out"],
          ["d_4_at_max.out","d_2_am__U230.in1"],
          ["d_2_am__U231.in0","d_2_am__U230.out"],
          ["d_5_at_max.out","d_2_am__U231.in1"],
          ["d_2_next_value.sel","d_2_am__U231.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U232.in0"],
          ["d_4_at_max.out","d_3_am__U232.in1"],
          ["d_3_am__U233.in0","d_3_am__U232.out"],
          ["d_5_at_max.out","d_3_am__U233.in1"],
          ["d_3_next_value.sel","d_3_am__U233.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U234.in0"],
          ["d_5_at_max.out","d_4_am__U234.in1"],
          ["d_4_next_value.sel","d_4_am__U234.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U1937":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1964":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1965":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1938"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1966":{
            "modref":"corebit.and"
          },
          "d_0_am__U1967":{
            "modref":"corebit.and"
          },
          "d_0_am__U1968":{
            "modref":"corebit.and"
          },
          "d_0_am__U1969":{
            "modref":"corebit.and"
          },
          "d_0_am__U1970":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1971":{
            "modref":"corebit.and"
          },
          "d_1_am__U1972":{
            "modref":"corebit.and"
          },
          "d_1_am__U1973":{
            "modref":"corebit.and"
          },
          "d_1_am__U1974":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1975":{
            "modref":"corebit.and"
          },
          "d_2_am__U1976":{
            "modref":"corebit.and"
          },
          "d_2_am__U1977":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1978":{
            "modref":"corebit.and"
          },
          "d_3_am__U1979":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U1980":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000d"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1964.out"],
          ["d_1_inc.in1","_U1964.out"],
          ["d_2_inc.in1","_U1964.out"],
          ["d_3_inc.in1","_U1964.out"],
          ["d_4_inc.in1","_U1964.out"],
          ["d_5_inc.in1","_U1964.out"],
          ["cmp_time.in1","_U1965.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1966.in0"],
          ["d_1_at_max.out","d_0_am__U1966.in1"],
          ["d_0_am__U1967.in0","d_0_am__U1966.out"],
          ["d_2_at_max.out","d_0_am__U1967.in1"],
          ["d_0_am__U1968.in0","d_0_am__U1967.out"],
          ["d_3_at_max.out","d_0_am__U1968.in1"],
          ["d_0_am__U1969.in0","d_0_am__U1968.out"],
          ["d_4_at_max.out","d_0_am__U1969.in1"],
          ["d_0_am__U1970.in0","d_0_am__U1969.out"],
          ["d_5_at_max.out","d_0_am__U1970.in1"],
          ["d_0_next_value.sel","d_0_am__U1970.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1971.in0"],
          ["d_2_at_max.out","d_1_am__U1971.in1"],
          ["d_1_am__U1972.in0","d_1_am__U1971.out"],
          ["d_3_at_max.out","d_1_am__U1972.in1"],
          ["d_1_am__U1973.in0","d_1_am__U1972.out"],
          ["d_4_at_max.out","d_1_am__U1973.in1"],
          ["d_1_am__U1974.in0","d_1_am__U1973.out"],
          ["d_5_at_max.out","d_1_am__U1974.in1"],
          ["d_1_next_value.sel","d_1_am__U1974.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1975.in0"],
          ["d_3_at_max.out","d_2_am__U1975.in1"],
          ["d_2_am__U1976.in0","d_2_am__U1975.out"],
          ["d_4_at_max.out","d_2_am__U1976.in1"],
          ["d_2_am__U1977.in0","d_2_am__U1976.out"],
          ["d_5_at_max.out","d_2_am__U1977.in1"],
          ["d_2_next_value.sel","d_2_am__U1977.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1978.in0"],
          ["d_4_at_max.out","d_3_am__U1978.in1"],
          ["d_3_am__U1979.in0","d_3_am__U1978.out"],
          ["d_5_at_max.out","d_3_am__U1979.in1"],
          ["d_3_next_value.sel","d_3_am__U1979.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U1980.in0"],
          ["d_5_at_max.out","d_4_am__U1980.in1"],
          ["d_4_next_value.sel","d_4_am__U1980.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U2009":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2028":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2029":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2010"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2030":{
            "modref":"corebit.and"
          },
          "d_0_am__U2031":{
            "modref":"corebit.and"
          },
          "d_0_am__U2032":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U2033":{
            "modref":"corebit.and"
          },
          "d_1_am__U2034":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U2035":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2028.out"],
          ["d_1_inc.in1","_U2028.out"],
          ["d_2_inc.in1","_U2028.out"],
          ["d_3_inc.in1","_U2028.out"],
          ["cmp_time.in1","_U2029.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2030.in0"],
          ["d_1_at_max.out","d_0_am__U2030.in1"],
          ["d_0_am__U2031.in0","d_0_am__U2030.out"],
          ["d_2_at_max.out","d_0_am__U2031.in1"],
          ["d_0_am__U2032.in0","d_0_am__U2031.out"],
          ["d_3_at_max.out","d_0_am__U2032.in1"],
          ["d_0_next_value.sel","d_0_am__U2032.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U2033.in0"],
          ["d_2_at_max.out","d_1_am__U2033.in1"],
          ["d_1_am__U2034.in0","d_1_am__U2033.out"],
          ["d_3_at_max.out","d_1_am__U2034.in1"],
          ["d_1_next_value.sel","d_1_am__U2034.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U2035.in0"],
          ["d_3_at_max.out","d_2_am__U2035.in1"],
          ["d_2_next_value.sel","d_2_am__U2035.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U2057":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2084":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2085":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2058"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2086":{
            "modref":"corebit.and"
          },
          "d_0_am__U2087":{
            "modref":"corebit.and"
          },
          "d_0_am__U2088":{
            "modref":"corebit.and"
          },
          "d_0_am__U2089":{
            "modref":"corebit.and"
          },
          "d_0_am__U2090":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U2091":{
            "modref":"corebit.and"
          },
          "d_1_am__U2092":{
            "modref":"corebit.and"
          },
          "d_1_am__U2093":{
            "modref":"corebit.and"
          },
          "d_1_am__U2094":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U2095":{
            "modref":"corebit.and"
          },
          "d_2_am__U2096":{
            "modref":"corebit.and"
          },
          "d_2_am__U2097":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U2098":{
            "modref":"corebit.and"
          },
          "d_3_am__U2099":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U2100":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000d"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2084.out"],
          ["d_1_inc.in1","_U2084.out"],
          ["d_2_inc.in1","_U2084.out"],
          ["d_3_inc.in1","_U2084.out"],
          ["d_4_inc.in1","_U2084.out"],
          ["d_5_inc.in1","_U2084.out"],
          ["cmp_time.in1","_U2085.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2086.in0"],
          ["d_1_at_max.out","d_0_am__U2086.in1"],
          ["d_0_am__U2087.in0","d_0_am__U2086.out"],
          ["d_2_at_max.out","d_0_am__U2087.in1"],
          ["d_0_am__U2088.in0","d_0_am__U2087.out"],
          ["d_3_at_max.out","d_0_am__U2088.in1"],
          ["d_0_am__U2089.in0","d_0_am__U2088.out"],
          ["d_4_at_max.out","d_0_am__U2089.in1"],
          ["d_0_am__U2090.in0","d_0_am__U2089.out"],
          ["d_5_at_max.out","d_0_am__U2090.in1"],
          ["d_0_next_value.sel","d_0_am__U2090.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U2091.in0"],
          ["d_2_at_max.out","d_1_am__U2091.in1"],
          ["d_1_am__U2092.in0","d_1_am__U2091.out"],
          ["d_3_at_max.out","d_1_am__U2092.in1"],
          ["d_1_am__U2093.in0","d_1_am__U2092.out"],
          ["d_4_at_max.out","d_1_am__U2093.in1"],
          ["d_1_am__U2094.in0","d_1_am__U2093.out"],
          ["d_5_at_max.out","d_1_am__U2094.in1"],
          ["d_1_next_value.sel","d_1_am__U2094.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U2095.in0"],
          ["d_3_at_max.out","d_2_am__U2095.in1"],
          ["d_2_am__U2096.in0","d_2_am__U2095.out"],
          ["d_4_at_max.out","d_2_am__U2096.in1"],
          ["d_2_am__U2097.in0","d_2_am__U2096.out"],
          ["d_5_at_max.out","d_2_am__U2097.in1"],
          ["d_2_next_value.sel","d_2_am__U2097.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U2098.in0"],
          ["d_4_at_max.out","d_3_am__U2098.in1"],
          ["d_3_am__U2099.in0","d_3_am__U2098.out"],
          ["d_5_at_max.out","d_3_am__U2099.in1"],
          ["d_3_next_value.sel","d_3_am__U2099.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U2100.in0"],
          ["d_5_at_max.out","d_4_am__U2100.in1"],
          ["d_4_next_value.sel","d_4_am__U2100.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U2129":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2148":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2149":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2130"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2150":{
            "modref":"corebit.and"
          },
          "d_0_am__U2151":{
            "modref":"corebit.and"
          },
          "d_0_am__U2152":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U2153":{
            "modref":"corebit.and"
          },
          "d_1_am__U2154":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U2155":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2148.out"],
          ["d_1_inc.in1","_U2148.out"],
          ["d_2_inc.in1","_U2148.out"],
          ["d_3_inc.in1","_U2148.out"],
          ["cmp_time.in1","_U2149.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2150.in0"],
          ["d_1_at_max.out","d_0_am__U2150.in1"],
          ["d_0_am__U2151.in0","d_0_am__U2150.out"],
          ["d_2_at_max.out","d_0_am__U2151.in1"],
          ["d_0_am__U2152.in0","d_0_am__U2151.out"],
          ["d_3_at_max.out","d_0_am__U2152.in1"],
          ["d_0_next_value.sel","d_0_am__U2152.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U2153.in0"],
          ["d_2_at_max.out","d_1_am__U2153.in1"],
          ["d_1_am__U2154.in0","d_1_am__U2153.out"],
          ["d_3_at_max.out","d_1_am__U2154.in1"],
          ["d_1_next_value.sel","d_1_am__U2154.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U2155.in0"],
          ["d_3_at_max.out","d_2_am__U2155.in1"],
          ["d_2_next_value.sel","d_2_am__U2155.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U2177":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2204":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2205":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2178"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2206":{
            "modref":"corebit.and"
          },
          "d_0_am__U2207":{
            "modref":"corebit.and"
          },
          "d_0_am__U2208":{
            "modref":"corebit.and"
          },
          "d_0_am__U2209":{
            "modref":"corebit.and"
          },
          "d_0_am__U2210":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U2211":{
            "modref":"corebit.and"
          },
          "d_1_am__U2212":{
            "modref":"corebit.and"
          },
          "d_1_am__U2213":{
            "modref":"corebit.and"
          },
          "d_1_am__U2214":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U2215":{
            "modref":"corebit.and"
          },
          "d_2_am__U2216":{
            "modref":"corebit.and"
          },
          "d_2_am__U2217":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U2218":{
            "modref":"corebit.and"
          },
          "d_3_am__U2219":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U2220":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000d"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2204.out"],
          ["d_1_inc.in1","_U2204.out"],
          ["d_2_inc.in1","_U2204.out"],
          ["d_3_inc.in1","_U2204.out"],
          ["d_4_inc.in1","_U2204.out"],
          ["d_5_inc.in1","_U2204.out"],
          ["cmp_time.in1","_U2205.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2206.in0"],
          ["d_1_at_max.out","d_0_am__U2206.in1"],
          ["d_0_am__U2207.in0","d_0_am__U2206.out"],
          ["d_2_at_max.out","d_0_am__U2207.in1"],
          ["d_0_am__U2208.in0","d_0_am__U2207.out"],
          ["d_3_at_max.out","d_0_am__U2208.in1"],
          ["d_0_am__U2209.in0","d_0_am__U2208.out"],
          ["d_4_at_max.out","d_0_am__U2209.in1"],
          ["d_0_am__U2210.in0","d_0_am__U2209.out"],
          ["d_5_at_max.out","d_0_am__U2210.in1"],
          ["d_0_next_value.sel","d_0_am__U2210.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U2211.in0"],
          ["d_2_at_max.out","d_1_am__U2211.in1"],
          ["d_1_am__U2212.in0","d_1_am__U2211.out"],
          ["d_3_at_max.out","d_1_am__U2212.in1"],
          ["d_1_am__U2213.in0","d_1_am__U2212.out"],
          ["d_4_at_max.out","d_1_am__U2213.in1"],
          ["d_1_am__U2214.in0","d_1_am__U2213.out"],
          ["d_5_at_max.out","d_1_am__U2214.in1"],
          ["d_1_next_value.sel","d_1_am__U2214.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U2215.in0"],
          ["d_3_at_max.out","d_2_am__U2215.in1"],
          ["d_2_am__U2216.in0","d_2_am__U2215.out"],
          ["d_4_at_max.out","d_2_am__U2216.in1"],
          ["d_2_am__U2217.in0","d_2_am__U2216.out"],
          ["d_5_at_max.out","d_2_am__U2217.in1"],
          ["d_2_next_value.sel","d_2_am__U2217.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U2218.in0"],
          ["d_4_at_max.out","d_3_am__U2218.in1"],
          ["d_3_am__U2219.in0","d_3_am__U2218.out"],
          ["d_5_at_max.out","d_3_am__U2219.in1"],
          ["d_3_next_value.sel","d_3_am__U2219.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U2220.in0"],
          ["d_5_at_max.out","d_4_am__U2220.in1"],
          ["d_4_next_value.sel","d_4_am__U2220.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U2249":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2268":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2269":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2250"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2270":{
            "modref":"corebit.and"
          },
          "d_0_am__U2271":{
            "modref":"corebit.and"
          },
          "d_0_am__U2272":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U2273":{
            "modref":"corebit.and"
          },
          "d_1_am__U2274":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U2275":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2268.out"],
          ["d_1_inc.in1","_U2268.out"],
          ["d_2_inc.in1","_U2268.out"],
          ["d_3_inc.in1","_U2268.out"],
          ["cmp_time.in1","_U2269.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2270.in0"],
          ["d_1_at_max.out","d_0_am__U2270.in1"],
          ["d_0_am__U2271.in0","d_0_am__U2270.out"],
          ["d_2_at_max.out","d_0_am__U2271.in1"],
          ["d_0_am__U2272.in0","d_0_am__U2271.out"],
          ["d_3_at_max.out","d_0_am__U2272.in1"],
          ["d_0_next_value.sel","d_0_am__U2272.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U2273.in0"],
          ["d_2_at_max.out","d_1_am__U2273.in1"],
          ["d_1_am__U2274.in0","d_1_am__U2273.out"],
          ["d_3_at_max.out","d_1_am__U2274.in1"],
          ["d_1_next_value.sel","d_1_am__U2274.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U2275.in0"],
          ["d_3_at_max.out","d_2_am__U2275.in1"],
          ["d_2_next_value.sel","d_2_am__U2275.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U2297":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2324":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2325":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2298"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2326":{
            "modref":"corebit.and"
          },
          "d_0_am__U2327":{
            "modref":"corebit.and"
          },
          "d_0_am__U2328":{
            "modref":"corebit.and"
          },
          "d_0_am__U2329":{
            "modref":"corebit.and"
          },
          "d_0_am__U2330":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U2331":{
            "modref":"corebit.and"
          },
          "d_1_am__U2332":{
            "modref":"corebit.and"
          },
          "d_1_am__U2333":{
            "modref":"corebit.and"
          },
          "d_1_am__U2334":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U2335":{
            "modref":"corebit.and"
          },
          "d_2_am__U2336":{
            "modref":"corebit.and"
          },
          "d_2_am__U2337":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U2338":{
            "modref":"corebit.and"
          },
          "d_3_am__U2339":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U2340":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000d"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2324.out"],
          ["d_1_inc.in1","_U2324.out"],
          ["d_2_inc.in1","_U2324.out"],
          ["d_3_inc.in1","_U2324.out"],
          ["d_4_inc.in1","_U2324.out"],
          ["d_5_inc.in1","_U2324.out"],
          ["cmp_time.in1","_U2325.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2326.in0"],
          ["d_1_at_max.out","d_0_am__U2326.in1"],
          ["d_0_am__U2327.in0","d_0_am__U2326.out"],
          ["d_2_at_max.out","d_0_am__U2327.in1"],
          ["d_0_am__U2328.in0","d_0_am__U2327.out"],
          ["d_3_at_max.out","d_0_am__U2328.in1"],
          ["d_0_am__U2329.in0","d_0_am__U2328.out"],
          ["d_4_at_max.out","d_0_am__U2329.in1"],
          ["d_0_am__U2330.in0","d_0_am__U2329.out"],
          ["d_5_at_max.out","d_0_am__U2330.in1"],
          ["d_0_next_value.sel","d_0_am__U2330.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U2331.in0"],
          ["d_2_at_max.out","d_1_am__U2331.in1"],
          ["d_1_am__U2332.in0","d_1_am__U2331.out"],
          ["d_3_at_max.out","d_1_am__U2332.in1"],
          ["d_1_am__U2333.in0","d_1_am__U2332.out"],
          ["d_4_at_max.out","d_1_am__U2333.in1"],
          ["d_1_am__U2334.in0","d_1_am__U2333.out"],
          ["d_5_at_max.out","d_1_am__U2334.in1"],
          ["d_1_next_value.sel","d_1_am__U2334.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U2335.in0"],
          ["d_3_at_max.out","d_2_am__U2335.in1"],
          ["d_2_am__U2336.in0","d_2_am__U2335.out"],
          ["d_4_at_max.out","d_2_am__U2336.in1"],
          ["d_2_am__U2337.in0","d_2_am__U2336.out"],
          ["d_5_at_max.out","d_2_am__U2337.in1"],
          ["d_2_next_value.sel","d_2_am__U2337.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U2338.in0"],
          ["d_4_at_max.out","d_3_am__U2338.in1"],
          ["d_3_am__U2339.in0","d_3_am__U2338.out"],
          ["d_5_at_max.out","d_3_am__U2339.in1"],
          ["d_3_next_value.sel","d_3_am__U2339.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U2340.in0"],
          ["d_5_at_max.out","d_4_am__U2340.in1"],
          ["d_4_next_value.sel","d_4_am__U2340.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U2369":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U2388":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U2389":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2370"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U2390":{
            "modref":"corebit.and"
          },
          "d_0_am__U2391":{
            "modref":"corebit.and"
          },
          "d_0_am__U2392":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U2393":{
            "modref":"corebit.and"
          },
          "d_1_am__U2394":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U2395":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U2388.out"],
          ["d_1_inc.in1","_U2388.out"],
          ["d_2_inc.in1","_U2388.out"],
          ["d_3_inc.in1","_U2388.out"],
          ["cmp_time.in1","_U2389.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U2390.in0"],
          ["d_1_at_max.out","d_0_am__U2390.in1"],
          ["d_0_am__U2391.in0","d_0_am__U2390.out"],
          ["d_2_at_max.out","d_0_am__U2391.in1"],
          ["d_0_am__U2392.in0","d_0_am__U2391.out"],
          ["d_3_at_max.out","d_0_am__U2392.in1"],
          ["d_0_next_value.sel","d_0_am__U2392.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U2393.in0"],
          ["d_2_at_max.out","d_1_am__U2393.in1"],
          ["d_1_am__U2394.in0","d_1_am__U2393.out"],
          ["d_3_at_max.out","d_1_am__U2394.in1"],
          ["d_1_next_value.sel","d_1_am__U2394.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U2395.in0"],
          ["d_3_at_max.out","d_2_am__U2395.in1"],
          ["d_2_next_value.sel","d_2_am__U2395.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U24":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U43":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U44":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U25"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U45":{
            "modref":"corebit.and"
          },
          "d_0_am__U46":{
            "modref":"corebit.and"
          },
          "d_0_am__U47":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U48":{
            "modref":"corebit.and"
          },
          "d_1_am__U49":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U50":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001d"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U43.out"],
          ["d_1_inc.in1","_U43.out"],
          ["d_2_inc.in1","_U43.out"],
          ["d_3_inc.in1","_U43.out"],
          ["cmp_time.in1","_U44.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U45.in0"],
          ["d_1_at_max.out","d_0_am__U45.in1"],
          ["d_0_am__U46.in0","d_0_am__U45.out"],
          ["d_2_at_max.out","d_0_am__U46.in1"],
          ["d_0_am__U47.in0","d_0_am__U46.out"],
          ["d_3_at_max.out","d_0_am__U47.in1"],
          ["d_0_next_value.sel","d_0_am__U47.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U48.in0"],
          ["d_2_at_max.out","d_1_am__U48.in1"],
          ["d_1_am__U49.in0","d_1_am__U48.out"],
          ["d_3_at_max.out","d_1_am__U49.in1"],
          ["d_1_next_value.sel","d_1_am__U49.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U50.in0"],
          ["d_3_at_max.out","d_2_am__U50.in1"],
          ["d_2_next_value.sel","d_2_am__U50.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U264":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U284":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U265"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U285":{
            "modref":"corebit.and"
          },
          "d_0_am__U286":{
            "modref":"corebit.and"
          },
          "d_0_am__U287":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U288":{
            "modref":"corebit.and"
          },
          "d_1_am__U289":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U290":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001d"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U283.out"],
          ["d_1_inc.in1","_U283.out"],
          ["d_2_inc.in1","_U283.out"],
          ["d_3_inc.in1","_U283.out"],
          ["cmp_time.in1","_U284.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U285.in0"],
          ["d_1_at_max.out","d_0_am__U285.in1"],
          ["d_0_am__U286.in0","d_0_am__U285.out"],
          ["d_2_at_max.out","d_0_am__U286.in1"],
          ["d_0_am__U287.in0","d_0_am__U286.out"],
          ["d_3_at_max.out","d_0_am__U287.in1"],
          ["d_0_next_value.sel","d_0_am__U287.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U288.in0"],
          ["d_2_at_max.out","d_1_am__U288.in1"],
          ["d_1_am__U289.in0","d_1_am__U288.out"],
          ["d_3_at_max.out","d_1_am__U289.in1"],
          ["d_1_next_value.sel","d_1_am__U289.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U290.in0"],
          ["d_3_at_max.out","d_2_am__U290.in1"],
          ["d_2_next_value.sel","d_2_am__U290.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U311":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U338":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U339":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U312"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U340":{
            "modref":"corebit.and"
          },
          "d_0_am__U341":{
            "modref":"corebit.and"
          },
          "d_0_am__U342":{
            "modref":"corebit.and"
          },
          "d_0_am__U343":{
            "modref":"corebit.and"
          },
          "d_0_am__U344":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U345":{
            "modref":"corebit.and"
          },
          "d_1_am__U346":{
            "modref":"corebit.and"
          },
          "d_1_am__U347":{
            "modref":"corebit.and"
          },
          "d_1_am__U348":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U349":{
            "modref":"corebit.and"
          },
          "d_2_am__U350":{
            "modref":"corebit.and"
          },
          "d_2_am__U351":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U352":{
            "modref":"corebit.and"
          },
          "d_3_am__U353":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U354":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U338.out"],
          ["d_1_inc.in1","_U338.out"],
          ["d_2_inc.in1","_U338.out"],
          ["d_3_inc.in1","_U338.out"],
          ["d_4_inc.in1","_U338.out"],
          ["d_5_inc.in1","_U338.out"],
          ["cmp_time.in1","_U339.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U340.in0"],
          ["d_1_at_max.out","d_0_am__U340.in1"],
          ["d_0_am__U341.in0","d_0_am__U340.out"],
          ["d_2_at_max.out","d_0_am__U341.in1"],
          ["d_0_am__U342.in0","d_0_am__U341.out"],
          ["d_3_at_max.out","d_0_am__U342.in1"],
          ["d_0_am__U343.in0","d_0_am__U342.out"],
          ["d_4_at_max.out","d_0_am__U343.in1"],
          ["d_0_am__U344.in0","d_0_am__U343.out"],
          ["d_5_at_max.out","d_0_am__U344.in1"],
          ["d_0_next_value.sel","d_0_am__U344.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U345.in0"],
          ["d_2_at_max.out","d_1_am__U345.in1"],
          ["d_1_am__U346.in0","d_1_am__U345.out"],
          ["d_3_at_max.out","d_1_am__U346.in1"],
          ["d_1_am__U347.in0","d_1_am__U346.out"],
          ["d_4_at_max.out","d_1_am__U347.in1"],
          ["d_1_am__U348.in0","d_1_am__U347.out"],
          ["d_5_at_max.out","d_1_am__U348.in1"],
          ["d_1_next_value.sel","d_1_am__U348.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U349.in0"],
          ["d_3_at_max.out","d_2_am__U349.in1"],
          ["d_2_am__U350.in0","d_2_am__U349.out"],
          ["d_4_at_max.out","d_2_am__U350.in1"],
          ["d_2_am__U351.in0","d_2_am__U350.out"],
          ["d_5_at_max.out","d_2_am__U351.in1"],
          ["d_2_next_value.sel","d_2_am__U351.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U352.in0"],
          ["d_4_at_max.out","d_3_am__U352.in1"],
          ["d_3_am__U353.in0","d_3_am__U352.out"],
          ["d_5_at_max.out","d_3_am__U353.in1"],
          ["d_3_next_value.sel","d_3_am__U353.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U354.in0"],
          ["d_5_at_max.out","d_4_am__U354.in1"],
          ["d_4_next_value.sel","d_4_am__U354.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U384":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U403":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U404":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U385"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U405":{
            "modref":"corebit.and"
          },
          "d_0_am__U406":{
            "modref":"corebit.and"
          },
          "d_0_am__U407":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U408":{
            "modref":"corebit.and"
          },
          "d_1_am__U409":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U410":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001d"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U403.out"],
          ["d_1_inc.in1","_U403.out"],
          ["d_2_inc.in1","_U403.out"],
          ["d_3_inc.in1","_U403.out"],
          ["cmp_time.in1","_U404.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U405.in0"],
          ["d_1_at_max.out","d_0_am__U405.in1"],
          ["d_0_am__U406.in0","d_0_am__U405.out"],
          ["d_2_at_max.out","d_0_am__U406.in1"],
          ["d_0_am__U407.in0","d_0_am__U406.out"],
          ["d_3_at_max.out","d_0_am__U407.in1"],
          ["d_0_next_value.sel","d_0_am__U407.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U408.in0"],
          ["d_2_at_max.out","d_1_am__U408.in1"],
          ["d_1_am__U409.in0","d_1_am__U408.out"],
          ["d_3_at_max.out","d_1_am__U409.in1"],
          ["d_1_next_value.sel","d_1_am__U409.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U410.in0"],
          ["d_3_at_max.out","d_2_am__U410.in1"],
          ["d_2_next_value.sel","d_2_am__U410.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U431":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U458":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U459":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U432"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U460":{
            "modref":"corebit.and"
          },
          "d_0_am__U461":{
            "modref":"corebit.and"
          },
          "d_0_am__U462":{
            "modref":"corebit.and"
          },
          "d_0_am__U463":{
            "modref":"corebit.and"
          },
          "d_0_am__U464":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U465":{
            "modref":"corebit.and"
          },
          "d_1_am__U466":{
            "modref":"corebit.and"
          },
          "d_1_am__U467":{
            "modref":"corebit.and"
          },
          "d_1_am__U468":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U469":{
            "modref":"corebit.and"
          },
          "d_2_am__U470":{
            "modref":"corebit.and"
          },
          "d_2_am__U471":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U472":{
            "modref":"corebit.and"
          },
          "d_3_am__U473":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U474":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U458.out"],
          ["d_1_inc.in1","_U458.out"],
          ["d_2_inc.in1","_U458.out"],
          ["d_3_inc.in1","_U458.out"],
          ["d_4_inc.in1","_U458.out"],
          ["d_5_inc.in1","_U458.out"],
          ["cmp_time.in1","_U459.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U460.in0"],
          ["d_1_at_max.out","d_0_am__U460.in1"],
          ["d_0_am__U461.in0","d_0_am__U460.out"],
          ["d_2_at_max.out","d_0_am__U461.in1"],
          ["d_0_am__U462.in0","d_0_am__U461.out"],
          ["d_3_at_max.out","d_0_am__U462.in1"],
          ["d_0_am__U463.in0","d_0_am__U462.out"],
          ["d_4_at_max.out","d_0_am__U463.in1"],
          ["d_0_am__U464.in0","d_0_am__U463.out"],
          ["d_5_at_max.out","d_0_am__U464.in1"],
          ["d_0_next_value.sel","d_0_am__U464.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U465.in0"],
          ["d_2_at_max.out","d_1_am__U465.in1"],
          ["d_1_am__U466.in0","d_1_am__U465.out"],
          ["d_3_at_max.out","d_1_am__U466.in1"],
          ["d_1_am__U467.in0","d_1_am__U466.out"],
          ["d_4_at_max.out","d_1_am__U467.in1"],
          ["d_1_am__U468.in0","d_1_am__U467.out"],
          ["d_5_at_max.out","d_1_am__U468.in1"],
          ["d_1_next_value.sel","d_1_am__U468.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U469.in0"],
          ["d_3_at_max.out","d_2_am__U469.in1"],
          ["d_2_am__U470.in0","d_2_am__U469.out"],
          ["d_4_at_max.out","d_2_am__U470.in1"],
          ["d_2_am__U471.in0","d_2_am__U470.out"],
          ["d_5_at_max.out","d_2_am__U471.in1"],
          ["d_2_next_value.sel","d_2_am__U471.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U472.in0"],
          ["d_4_at_max.out","d_3_am__U472.in1"],
          ["d_3_am__U473.in0","d_3_am__U472.out"],
          ["d_5_at_max.out","d_3_am__U473.in1"],
          ["d_3_next_value.sel","d_3_am__U473.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U474.in0"],
          ["d_5_at_max.out","d_4_am__U474.in1"],
          ["d_4_next_value.sel","d_4_am__U474.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U504":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U523":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U524":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U505"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U525":{
            "modref":"corebit.and"
          },
          "d_0_am__U526":{
            "modref":"corebit.and"
          },
          "d_0_am__U527":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U528":{
            "modref":"corebit.and"
          },
          "d_1_am__U529":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U530":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001d"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U523.out"],
          ["d_1_inc.in1","_U523.out"],
          ["d_2_inc.in1","_U523.out"],
          ["d_3_inc.in1","_U523.out"],
          ["cmp_time.in1","_U524.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U525.in0"],
          ["d_1_at_max.out","d_0_am__U525.in1"],
          ["d_0_am__U526.in0","d_0_am__U525.out"],
          ["d_2_at_max.out","d_0_am__U526.in1"],
          ["d_0_am__U527.in0","d_0_am__U526.out"],
          ["d_3_at_max.out","d_0_am__U527.in1"],
          ["d_0_next_value.sel","d_0_am__U527.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U528.in0"],
          ["d_2_at_max.out","d_1_am__U528.in1"],
          ["d_1_am__U529.in0","d_1_am__U528.out"],
          ["d_3_at_max.out","d_1_am__U529.in1"],
          ["d_1_next_value.sel","d_1_am__U529.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U530.in0"],
          ["d_3_at_max.out","d_2_am__U530.in1"],
          ["d_2_next_value.sel","d_2_am__U530.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U551":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U578":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U579":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U552"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U580":{
            "modref":"corebit.and"
          },
          "d_0_am__U581":{
            "modref":"corebit.and"
          },
          "d_0_am__U582":{
            "modref":"corebit.and"
          },
          "d_0_am__U583":{
            "modref":"corebit.and"
          },
          "d_0_am__U584":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U585":{
            "modref":"corebit.and"
          },
          "d_1_am__U586":{
            "modref":"corebit.and"
          },
          "d_1_am__U587":{
            "modref":"corebit.and"
          },
          "d_1_am__U588":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U589":{
            "modref":"corebit.and"
          },
          "d_2_am__U590":{
            "modref":"corebit.and"
          },
          "d_2_am__U591":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U592":{
            "modref":"corebit.and"
          },
          "d_3_am__U593":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U594":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U578.out"],
          ["d_1_inc.in1","_U578.out"],
          ["d_2_inc.in1","_U578.out"],
          ["d_3_inc.in1","_U578.out"],
          ["d_4_inc.in1","_U578.out"],
          ["d_5_inc.in1","_U578.out"],
          ["cmp_time.in1","_U579.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U580.in0"],
          ["d_1_at_max.out","d_0_am__U580.in1"],
          ["d_0_am__U581.in0","d_0_am__U580.out"],
          ["d_2_at_max.out","d_0_am__U581.in1"],
          ["d_0_am__U582.in0","d_0_am__U581.out"],
          ["d_3_at_max.out","d_0_am__U582.in1"],
          ["d_0_am__U583.in0","d_0_am__U582.out"],
          ["d_4_at_max.out","d_0_am__U583.in1"],
          ["d_0_am__U584.in0","d_0_am__U583.out"],
          ["d_5_at_max.out","d_0_am__U584.in1"],
          ["d_0_next_value.sel","d_0_am__U584.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U585.in0"],
          ["d_2_at_max.out","d_1_am__U585.in1"],
          ["d_1_am__U586.in0","d_1_am__U585.out"],
          ["d_3_at_max.out","d_1_am__U586.in1"],
          ["d_1_am__U587.in0","d_1_am__U586.out"],
          ["d_4_at_max.out","d_1_am__U587.in1"],
          ["d_1_am__U588.in0","d_1_am__U587.out"],
          ["d_5_at_max.out","d_1_am__U588.in1"],
          ["d_1_next_value.sel","d_1_am__U588.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U589.in0"],
          ["d_3_at_max.out","d_2_am__U589.in1"],
          ["d_2_am__U590.in0","d_2_am__U589.out"],
          ["d_4_at_max.out","d_2_am__U590.in1"],
          ["d_2_am__U591.in0","d_2_am__U590.out"],
          ["d_5_at_max.out","d_2_am__U591.in1"],
          ["d_2_next_value.sel","d_2_am__U591.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U592.in0"],
          ["d_4_at_max.out","d_3_am__U592.in1"],
          ["d_3_am__U593.in0","d_3_am__U592.out"],
          ["d_5_at_max.out","d_3_am__U593.in1"],
          ["d_3_next_value.sel","d_3_am__U593.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U594.in0"],
          ["d_5_at_max.out","d_4_am__U594.in1"],
          ["d_4_next_value.sel","d_4_am__U594.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U624":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U643":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U644":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U625"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U645":{
            "modref":"corebit.and"
          },
          "d_0_am__U646":{
            "modref":"corebit.and"
          },
          "d_0_am__U647":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U648":{
            "modref":"corebit.and"
          },
          "d_1_am__U649":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U650":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001d"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U643.out"],
          ["d_1_inc.in1","_U643.out"],
          ["d_2_inc.in1","_U643.out"],
          ["d_3_inc.in1","_U643.out"],
          ["cmp_time.in1","_U644.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U645.in0"],
          ["d_1_at_max.out","d_0_am__U645.in1"],
          ["d_0_am__U646.in0","d_0_am__U645.out"],
          ["d_2_at_max.out","d_0_am__U646.in1"],
          ["d_0_am__U647.in0","d_0_am__U646.out"],
          ["d_3_at_max.out","d_0_am__U647.in1"],
          ["d_0_next_value.sel","d_0_am__U647.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U648.in0"],
          ["d_2_at_max.out","d_1_am__U648.in1"],
          ["d_1_am__U649.in0","d_1_am__U648.out"],
          ["d_3_at_max.out","d_1_am__U649.in1"],
          ["d_1_next_value.sel","d_1_am__U649.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U650.in0"],
          ["d_3_at_max.out","d_2_am__U650.in1"],
          ["d_2_next_value.sel","d_2_am__U650.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U671":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U698":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U699":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U672"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U700":{
            "modref":"corebit.and"
          },
          "d_0_am__U701":{
            "modref":"corebit.and"
          },
          "d_0_am__U702":{
            "modref":"corebit.and"
          },
          "d_0_am__U703":{
            "modref":"corebit.and"
          },
          "d_0_am__U704":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U705":{
            "modref":"corebit.and"
          },
          "d_1_am__U706":{
            "modref":"corebit.and"
          },
          "d_1_am__U707":{
            "modref":"corebit.and"
          },
          "d_1_am__U708":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U709":{
            "modref":"corebit.and"
          },
          "d_2_am__U710":{
            "modref":"corebit.and"
          },
          "d_2_am__U711":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U712":{
            "modref":"corebit.and"
          },
          "d_3_am__U713":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U714":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U698.out"],
          ["d_1_inc.in1","_U698.out"],
          ["d_2_inc.in1","_U698.out"],
          ["d_3_inc.in1","_U698.out"],
          ["d_4_inc.in1","_U698.out"],
          ["d_5_inc.in1","_U698.out"],
          ["cmp_time.in1","_U699.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U700.in0"],
          ["d_1_at_max.out","d_0_am__U700.in1"],
          ["d_0_am__U701.in0","d_0_am__U700.out"],
          ["d_2_at_max.out","d_0_am__U701.in1"],
          ["d_0_am__U702.in0","d_0_am__U701.out"],
          ["d_3_at_max.out","d_0_am__U702.in1"],
          ["d_0_am__U703.in0","d_0_am__U702.out"],
          ["d_4_at_max.out","d_0_am__U703.in1"],
          ["d_0_am__U704.in0","d_0_am__U703.out"],
          ["d_5_at_max.out","d_0_am__U704.in1"],
          ["d_0_next_value.sel","d_0_am__U704.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U705.in0"],
          ["d_2_at_max.out","d_1_am__U705.in1"],
          ["d_1_am__U706.in0","d_1_am__U705.out"],
          ["d_3_at_max.out","d_1_am__U706.in1"],
          ["d_1_am__U707.in0","d_1_am__U706.out"],
          ["d_4_at_max.out","d_1_am__U707.in1"],
          ["d_1_am__U708.in0","d_1_am__U707.out"],
          ["d_5_at_max.out","d_1_am__U708.in1"],
          ["d_1_next_value.sel","d_1_am__U708.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U709.in0"],
          ["d_3_at_max.out","d_2_am__U709.in1"],
          ["d_2_am__U710.in0","d_2_am__U709.out"],
          ["d_4_at_max.out","d_2_am__U710.in1"],
          ["d_2_am__U711.in0","d_2_am__U710.out"],
          ["d_5_at_max.out","d_2_am__U711.in1"],
          ["d_2_next_value.sel","d_2_am__U711.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U712.in0"],
          ["d_4_at_max.out","d_3_am__U712.in1"],
          ["d_3_am__U713.in0","d_3_am__U712.out"],
          ["d_5_at_max.out","d_3_am__U713.in1"],
          ["d_3_next_value.sel","d_3_am__U713.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U714.in0"],
          ["d_5_at_max.out","d_4_am__U714.in1"],
          ["d_4_next_value.sel","d_4_am__U714.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U71":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U98":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U99":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U72"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U100":{
            "modref":"corebit.and"
          },
          "d_0_am__U101":{
            "modref":"corebit.and"
          },
          "d_0_am__U102":{
            "modref":"corebit.and"
          },
          "d_0_am__U103":{
            "modref":"corebit.and"
          },
          "d_0_am__U104":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U105":{
            "modref":"corebit.and"
          },
          "d_1_am__U106":{
            "modref":"corebit.and"
          },
          "d_1_am__U107":{
            "modref":"corebit.and"
          },
          "d_1_am__U108":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U109":{
            "modref":"corebit.and"
          },
          "d_2_am__U110":{
            "modref":"corebit.and"
          },
          "d_2_am__U111":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U112":{
            "modref":"corebit.and"
          },
          "d_3_am__U113":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U114":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U98.out"],
          ["d_1_inc.in1","_U98.out"],
          ["d_2_inc.in1","_U98.out"],
          ["d_3_inc.in1","_U98.out"],
          ["d_4_inc.in1","_U98.out"],
          ["d_5_inc.in1","_U98.out"],
          ["cmp_time.in1","_U99.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U100.in0"],
          ["d_1_at_max.out","d_0_am__U100.in1"],
          ["d_0_am__U101.in0","d_0_am__U100.out"],
          ["d_2_at_max.out","d_0_am__U101.in1"],
          ["d_0_am__U102.in0","d_0_am__U101.out"],
          ["d_3_at_max.out","d_0_am__U102.in1"],
          ["d_0_am__U103.in0","d_0_am__U102.out"],
          ["d_4_at_max.out","d_0_am__U103.in1"],
          ["d_0_am__U104.in0","d_0_am__U103.out"],
          ["d_5_at_max.out","d_0_am__U104.in1"],
          ["d_0_next_value.sel","d_0_am__U104.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U105.in0"],
          ["d_2_at_max.out","d_1_am__U105.in1"],
          ["d_1_am__U106.in0","d_1_am__U105.out"],
          ["d_3_at_max.out","d_1_am__U106.in1"],
          ["d_1_am__U107.in0","d_1_am__U106.out"],
          ["d_4_at_max.out","d_1_am__U107.in1"],
          ["d_1_am__U108.in0","d_1_am__U107.out"],
          ["d_5_at_max.out","d_1_am__U108.in1"],
          ["d_1_next_value.sel","d_1_am__U108.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U109.in0"],
          ["d_3_at_max.out","d_2_am__U109.in1"],
          ["d_2_am__U110.in0","d_2_am__U109.out"],
          ["d_4_at_max.out","d_2_am__U110.in1"],
          ["d_2_am__U111.in0","d_2_am__U110.out"],
          ["d_5_at_max.out","d_2_am__U111.in1"],
          ["d_2_next_value.sel","d_2_am__U111.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U112.in0"],
          ["d_4_at_max.out","d_3_am__U112.in1"],
          ["d_3_am__U113.in0","d_3_am__U112.out"],
          ["d_5_at_max.out","d_3_am__U113.in1"],
          ["d_3_next_value.sel","d_3_am__U113.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U114.in0"],
          ["d_5_at_max.out","d_4_am__U114.in1"],
          ["d_4_next_value.sel","d_4_am__U114.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U744":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U763":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U764":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U745"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U765":{
            "modref":"corebit.and"
          },
          "d_0_am__U766":{
            "modref":"corebit.and"
          },
          "d_0_am__U767":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U768":{
            "modref":"corebit.and"
          },
          "d_1_am__U769":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U770":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001d"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U763.out"],
          ["d_1_inc.in1","_U763.out"],
          ["d_2_inc.in1","_U763.out"],
          ["d_3_inc.in1","_U763.out"],
          ["cmp_time.in1","_U764.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U765.in0"],
          ["d_1_at_max.out","d_0_am__U765.in1"],
          ["d_0_am__U766.in0","d_0_am__U765.out"],
          ["d_2_at_max.out","d_0_am__U766.in1"],
          ["d_0_am__U767.in0","d_0_am__U766.out"],
          ["d_3_at_max.out","d_0_am__U767.in1"],
          ["d_0_next_value.sel","d_0_am__U767.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U768.in0"],
          ["d_2_at_max.out","d_1_am__U768.in1"],
          ["d_1_am__U769.in0","d_1_am__U768.out"],
          ["d_3_at_max.out","d_1_am__U769.in1"],
          ["d_1_next_value.sel","d_1_am__U769.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U770.in0"],
          ["d_3_at_max.out","d_2_am__U770.in1"],
          ["d_2_next_value.sel","d_2_am__U770.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U791":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U818":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U819":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U792"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U820":{
            "modref":"corebit.and"
          },
          "d_0_am__U821":{
            "modref":"corebit.and"
          },
          "d_0_am__U822":{
            "modref":"corebit.and"
          },
          "d_0_am__U823":{
            "modref":"corebit.and"
          },
          "d_0_am__U824":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U825":{
            "modref":"corebit.and"
          },
          "d_1_am__U826":{
            "modref":"corebit.and"
          },
          "d_1_am__U827":{
            "modref":"corebit.and"
          },
          "d_1_am__U828":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U829":{
            "modref":"corebit.and"
          },
          "d_2_am__U830":{
            "modref":"corebit.and"
          },
          "d_2_am__U831":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U832":{
            "modref":"corebit.and"
          },
          "d_3_am__U833":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U834":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U818.out"],
          ["d_1_inc.in1","_U818.out"],
          ["d_2_inc.in1","_U818.out"],
          ["d_3_inc.in1","_U818.out"],
          ["d_4_inc.in1","_U818.out"],
          ["d_5_inc.in1","_U818.out"],
          ["cmp_time.in1","_U819.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U820.in0"],
          ["d_1_at_max.out","d_0_am__U820.in1"],
          ["d_0_am__U821.in0","d_0_am__U820.out"],
          ["d_2_at_max.out","d_0_am__U821.in1"],
          ["d_0_am__U822.in0","d_0_am__U821.out"],
          ["d_3_at_max.out","d_0_am__U822.in1"],
          ["d_0_am__U823.in0","d_0_am__U822.out"],
          ["d_4_at_max.out","d_0_am__U823.in1"],
          ["d_0_am__U824.in0","d_0_am__U823.out"],
          ["d_5_at_max.out","d_0_am__U824.in1"],
          ["d_0_next_value.sel","d_0_am__U824.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U825.in0"],
          ["d_2_at_max.out","d_1_am__U825.in1"],
          ["d_1_am__U826.in0","d_1_am__U825.out"],
          ["d_3_at_max.out","d_1_am__U826.in1"],
          ["d_1_am__U827.in0","d_1_am__U826.out"],
          ["d_4_at_max.out","d_1_am__U827.in1"],
          ["d_1_am__U828.in0","d_1_am__U827.out"],
          ["d_5_at_max.out","d_1_am__U828.in1"],
          ["d_1_next_value.sel","d_1_am__U828.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U829.in0"],
          ["d_3_at_max.out","d_2_am__U829.in1"],
          ["d_2_am__U830.in0","d_2_am__U829.out"],
          ["d_4_at_max.out","d_2_am__U830.in1"],
          ["d_2_am__U831.in0","d_2_am__U830.out"],
          ["d_5_at_max.out","d_2_am__U831.in1"],
          ["d_2_next_value.sel","d_2_am__U831.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U832.in0"],
          ["d_4_at_max.out","d_3_am__U832.in1"],
          ["d_3_am__U833.in0","d_3_am__U832.out"],
          ["d_5_at_max.out","d_3_am__U833.in1"],
          ["d_3_next_value.sel","d_3_am__U833.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U834.in0"],
          ["d_5_at_max.out","d_4_am__U834.in1"],
          ["d_4_next_value.sel","d_4_am__U834.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U864":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U883":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U884":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U865"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U885":{
            "modref":"corebit.and"
          },
          "d_0_am__U886":{
            "modref":"corebit.and"
          },
          "d_0_am__U887":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U888":{
            "modref":"corebit.and"
          },
          "d_1_am__U889":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U890":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001d"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U883.out"],
          ["d_1_inc.in1","_U883.out"],
          ["d_2_inc.in1","_U883.out"],
          ["d_3_inc.in1","_U883.out"],
          ["cmp_time.in1","_U884.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U885.in0"],
          ["d_1_at_max.out","d_0_am__U885.in1"],
          ["d_0_am__U886.in0","d_0_am__U885.out"],
          ["d_2_at_max.out","d_0_am__U886.in1"],
          ["d_0_am__U887.in0","d_0_am__U886.out"],
          ["d_3_at_max.out","d_0_am__U887.in1"],
          ["d_0_next_value.sel","d_0_am__U887.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U888.in0"],
          ["d_2_at_max.out","d_1_am__U888.in1"],
          ["d_1_am__U889.in0","d_1_am__U888.out"],
          ["d_3_at_max.out","d_1_am__U889.in1"],
          ["d_1_next_value.sel","d_1_am__U889.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U890.in0"],
          ["d_3_at_max.out","d_2_am__U890.in1"],
          ["d_2_next_value.sel","d_2_am__U890.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U911":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U938":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U939":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U912"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U940":{
            "modref":"corebit.and"
          },
          "d_0_am__U941":{
            "modref":"corebit.and"
          },
          "d_0_am__U942":{
            "modref":"corebit.and"
          },
          "d_0_am__U943":{
            "modref":"corebit.and"
          },
          "d_0_am__U944":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U945":{
            "modref":"corebit.and"
          },
          "d_1_am__U946":{
            "modref":"corebit.and"
          },
          "d_1_am__U947":{
            "modref":"corebit.and"
          },
          "d_1_am__U948":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U949":{
            "modref":"corebit.and"
          },
          "d_2_am__U950":{
            "modref":"corebit.and"
          },
          "d_2_am__U951":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U952":{
            "modref":"corebit.and"
          },
          "d_3_am__U953":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U954":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U938.out"],
          ["d_1_inc.in1","_U938.out"],
          ["d_2_inc.in1","_U938.out"],
          ["d_3_inc.in1","_U938.out"],
          ["d_4_inc.in1","_U938.out"],
          ["d_5_inc.in1","_U938.out"],
          ["cmp_time.in1","_U939.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U940.in0"],
          ["d_1_at_max.out","d_0_am__U940.in1"],
          ["d_0_am__U941.in0","d_0_am__U940.out"],
          ["d_2_at_max.out","d_0_am__U941.in1"],
          ["d_0_am__U942.in0","d_0_am__U941.out"],
          ["d_3_at_max.out","d_0_am__U942.in1"],
          ["d_0_am__U943.in0","d_0_am__U942.out"],
          ["d_4_at_max.out","d_0_am__U943.in1"],
          ["d_0_am__U944.in0","d_0_am__U943.out"],
          ["d_5_at_max.out","d_0_am__U944.in1"],
          ["d_0_next_value.sel","d_0_am__U944.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U945.in0"],
          ["d_2_at_max.out","d_1_am__U945.in1"],
          ["d_1_am__U946.in0","d_1_am__U945.out"],
          ["d_3_at_max.out","d_1_am__U946.in1"],
          ["d_1_am__U947.in0","d_1_am__U946.out"],
          ["d_4_at_max.out","d_1_am__U947.in1"],
          ["d_1_am__U948.in0","d_1_am__U947.out"],
          ["d_5_at_max.out","d_1_am__U948.in1"],
          ["d_1_next_value.sel","d_1_am__U948.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U949.in0"],
          ["d_3_at_max.out","d_2_am__U949.in1"],
          ["d_2_am__U950.in0","d_2_am__U949.out"],
          ["d_4_at_max.out","d_2_am__U950.in1"],
          ["d_2_am__U951.in0","d_2_am__U950.out"],
          ["d_5_at_max.out","d_2_am__U951.in1"],
          ["d_2_next_value.sel","d_2_am__U951.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U952.in0"],
          ["d_4_at_max.out","d_3_am__U952.in1"],
          ["d_3_am__U953.in0","d_3_am__U952.out"],
          ["d_5_at_max.out","d_3_am__U953.in1"],
          ["d_3_next_value.sel","d_3_am__U953.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U954.in0"],
          ["d_5_at_max.out","d_4_am__U954.in1"],
          ["d_4_next_value.sel","d_4_am__U954.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "compute_share_mux__U2600":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_10_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_10_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_exe_start","BitIn"],
          ["out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read",["Array",1,["Array",16,"Bit"]]],
          ["f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_10_read",["Array",1,["Array",16,"BitIn"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_10_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2601_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2602_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_10_read.0","_U2601_mux.in0"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.0","_U2601_mux.in1"],
          ["_U2602_mux.in0","_U2601_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_10_exe_start","_U2601_mux.sel"],
          ["self.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_10_read.0","_U2602_mux.in1"],
          ["self.out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.0","_U2602_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_10_exe_start","_U2602_mux.sel"]
        ]
      },
      "compute_share_mux__U2604":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_10_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_10_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_exe_start","BitIn"],
          ["out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2606_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2607_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2608_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2609_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2610_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2611_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2612_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2613_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2614_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2615_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2616_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2617_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2618_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2619_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2620_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2621_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "pt_out__U2605":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",8,["Array",16,"Bit"]]]}
          }
        },
        "connections":[
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_10_read.0","_U2606_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.0","_U2606_mux.in1"],
          ["_U2607_mux.in0","_U2606_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_10_exe_start","_U2606_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_10_read.0","_U2607_mux.in1"],
          ["pt_out__U2605.in.0","_U2607_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_10_exe_start","_U2607_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_10_read.1","_U2608_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.1","_U2608_mux.in1"],
          ["_U2609_mux.in0","_U2608_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_10_exe_start","_U2608_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_10_read.1","_U2609_mux.in1"],
          ["pt_out__U2605.in.1","_U2609_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_10_exe_start","_U2609_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_10_read.2","_U2610_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.2","_U2610_mux.in1"],
          ["_U2611_mux.in0","_U2610_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_10_exe_start","_U2610_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_10_read.2","_U2611_mux.in1"],
          ["pt_out__U2605.in.2","_U2611_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_10_exe_start","_U2611_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_10_read.3","_U2612_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.3","_U2612_mux.in1"],
          ["_U2613_mux.in0","_U2612_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_10_exe_start","_U2612_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_10_read.3","_U2613_mux.in1"],
          ["pt_out__U2605.in.3","_U2613_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_10_exe_start","_U2613_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_10_read.4","_U2614_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.4","_U2614_mux.in1"],
          ["_U2615_mux.in0","_U2614_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_10_exe_start","_U2614_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_10_read.4","_U2615_mux.in1"],
          ["pt_out__U2605.in.4","_U2615_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_10_exe_start","_U2615_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_10_read.5","_U2616_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.5","_U2616_mux.in1"],
          ["_U2617_mux.in0","_U2616_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_10_exe_start","_U2616_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_10_read.5","_U2617_mux.in1"],
          ["pt_out__U2605.in.5","_U2617_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_10_exe_start","_U2617_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_10_read.6","_U2618_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.6","_U2618_mux.in1"],
          ["_U2619_mux.in0","_U2618_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_10_exe_start","_U2618_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_10_read.6","_U2619_mux.in1"],
          ["pt_out__U2605.in.6","_U2619_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_10_exe_start","_U2619_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_10_read.7","_U2620_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.7","_U2620_mux.in1"],
          ["_U2621_mux.in0","_U2620_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_10_exe_start","_U2620_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_10_read.7","_U2621_mux.in1"],
          ["pt_out__U2605.in.7","_U2621_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_10_exe_start","_U2621_mux.sel"],
          ["self.out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read","pt_out__U2605.out"]
        ]
      },
      "compute_share_mux__U2623":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_10_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_10_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_exe_start","BitIn"],
          ["out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2625_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2626_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2627_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2628_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2629_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2630_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2631_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2632_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2633_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2634_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2635_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2636_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2637_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2638_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2639_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2640_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "pt_out__U2624":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",8,["Array",16,"Bit"]]]}
          }
        },
        "connections":[
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_10_read.0","_U2625_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.0","_U2625_mux.in1"],
          ["_U2626_mux.in0","_U2625_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_10_exe_start","_U2625_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","_U2626_mux.in1"],
          ["pt_out__U2624.in.0","_U2626_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_10_exe_start","_U2626_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_10_read.1","_U2627_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.1","_U2627_mux.in1"],
          ["_U2628_mux.in0","_U2627_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_10_exe_start","_U2627_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.1","_U2628_mux.in1"],
          ["pt_out__U2624.in.1","_U2628_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_10_exe_start","_U2628_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_10_read.2","_U2629_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.2","_U2629_mux.in1"],
          ["_U2630_mux.in0","_U2629_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_10_exe_start","_U2629_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.2","_U2630_mux.in1"],
          ["pt_out__U2624.in.2","_U2630_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_10_exe_start","_U2630_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_10_read.3","_U2631_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.3","_U2631_mux.in1"],
          ["_U2632_mux.in0","_U2631_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_10_exe_start","_U2631_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.3","_U2632_mux.in1"],
          ["pt_out__U2624.in.3","_U2632_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_10_exe_start","_U2632_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_10_read.4","_U2633_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.4","_U2633_mux.in1"],
          ["_U2634_mux.in0","_U2633_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_10_exe_start","_U2633_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.4","_U2634_mux.in1"],
          ["pt_out__U2624.in.4","_U2634_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_10_exe_start","_U2634_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_10_read.5","_U2635_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.5","_U2635_mux.in1"],
          ["_U2636_mux.in0","_U2635_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_10_exe_start","_U2635_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.5","_U2636_mux.in1"],
          ["pt_out__U2624.in.5","_U2636_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_10_exe_start","_U2636_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_10_read.6","_U2637_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.6","_U2637_mux.in1"],
          ["_U2638_mux.in0","_U2637_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_10_exe_start","_U2637_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.6","_U2638_mux.in1"],
          ["pt_out__U2624.in.6","_U2638_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_10_exe_start","_U2638_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_10_read.7","_U2639_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.7","_U2639_mux.in1"],
          ["_U2640_mux.in0","_U2639_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_10_exe_start","_U2639_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.7","_U2640_mux.in1"],
          ["pt_out__U2624.in.7","_U2640_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_10_exe_start","_U2640_mux.sel"],
          ["self.out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read","pt_out__U2624.out"]
        ]
      },
      "compute_share_mux__U2642":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_11_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_11_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_11_exe_start","BitIn"],
          ["out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read",["Array",1,["Array",16,"Bit"]]],
          ["f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_11_read",["Array",1,["Array",16,"BitIn"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_11_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2643_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2644_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_11_read.0","_U2643_mux.in0"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.0","_U2643_mux.in1"],
          ["_U2644_mux.in0","_U2643_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_11_exe_start","_U2643_mux.sel"],
          ["self.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_11_read.0","_U2644_mux.in1"],
          ["self.out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.0","_U2644_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_11_exe_start","_U2644_mux.sel"]
        ]
      },
      "compute_share_mux__U2646":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_11_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_11_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_11_exe_start","BitIn"],
          ["out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2648_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2649_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2650_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2651_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2652_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2653_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2654_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2655_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2656_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2657_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2658_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2659_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2660_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2661_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2662_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2663_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "pt_out__U2647":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",8,["Array",16,"Bit"]]]}
          }
        },
        "connections":[
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_11_read.0","_U2648_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.0","_U2648_mux.in1"],
          ["_U2649_mux.in0","_U2648_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_11_exe_start","_U2648_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_11_read.0","_U2649_mux.in1"],
          ["pt_out__U2647.in.0","_U2649_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_11_exe_start","_U2649_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_11_read.1","_U2650_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.1","_U2650_mux.in1"],
          ["_U2651_mux.in0","_U2650_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_11_exe_start","_U2650_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_11_read.1","_U2651_mux.in1"],
          ["pt_out__U2647.in.1","_U2651_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_11_exe_start","_U2651_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_11_read.2","_U2652_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.2","_U2652_mux.in1"],
          ["_U2653_mux.in0","_U2652_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_11_exe_start","_U2652_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_11_read.2","_U2653_mux.in1"],
          ["pt_out__U2647.in.2","_U2653_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_11_exe_start","_U2653_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_11_read.3","_U2654_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.3","_U2654_mux.in1"],
          ["_U2655_mux.in0","_U2654_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_11_exe_start","_U2654_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_11_read.3","_U2655_mux.in1"],
          ["pt_out__U2647.in.3","_U2655_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_11_exe_start","_U2655_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_11_read.4","_U2656_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.4","_U2656_mux.in1"],
          ["_U2657_mux.in0","_U2656_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_11_exe_start","_U2656_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_11_read.4","_U2657_mux.in1"],
          ["pt_out__U2647.in.4","_U2657_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_11_exe_start","_U2657_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_11_read.5","_U2658_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.5","_U2658_mux.in1"],
          ["_U2659_mux.in0","_U2658_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_11_exe_start","_U2658_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_11_read.5","_U2659_mux.in1"],
          ["pt_out__U2647.in.5","_U2659_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_11_exe_start","_U2659_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_11_read.6","_U2660_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.6","_U2660_mux.in1"],
          ["_U2661_mux.in0","_U2660_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_11_exe_start","_U2660_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_11_read.6","_U2661_mux.in1"],
          ["pt_out__U2647.in.6","_U2661_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_11_exe_start","_U2661_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_11_read.7","_U2662_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.7","_U2662_mux.in1"],
          ["_U2663_mux.in0","_U2662_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_11_exe_start","_U2662_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_11_read.7","_U2663_mux.in1"],
          ["pt_out__U2647.in.7","_U2663_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_11_exe_start","_U2663_mux.sel"],
          ["self.out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read","pt_out__U2647.out"]
        ]
      },
      "compute_share_mux__U2665":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_11_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_11_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_11_exe_start","BitIn"],
          ["out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2667_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2668_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2669_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2670_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2671_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2672_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2673_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2674_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2675_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2676_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2677_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2678_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2679_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2680_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2681_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2682_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "pt_out__U2666":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",8,["Array",16,"Bit"]]]}
          }
        },
        "connections":[
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_11_read.0","_U2667_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.0","_U2667_mux.in1"],
          ["_U2668_mux.in0","_U2667_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_11_exe_start","_U2667_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","_U2668_mux.in1"],
          ["pt_out__U2666.in.0","_U2668_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_11_exe_start","_U2668_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_11_read.1","_U2669_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.1","_U2669_mux.in1"],
          ["_U2670_mux.in0","_U2669_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_11_exe_start","_U2669_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.1","_U2670_mux.in1"],
          ["pt_out__U2666.in.1","_U2670_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_11_exe_start","_U2670_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_11_read.2","_U2671_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.2","_U2671_mux.in1"],
          ["_U2672_mux.in0","_U2671_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_11_exe_start","_U2671_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.2","_U2672_mux.in1"],
          ["pt_out__U2666.in.2","_U2672_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_11_exe_start","_U2672_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_11_read.3","_U2673_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.3","_U2673_mux.in1"],
          ["_U2674_mux.in0","_U2673_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_11_exe_start","_U2673_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.3","_U2674_mux.in1"],
          ["pt_out__U2666.in.3","_U2674_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_11_exe_start","_U2674_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_11_read.4","_U2675_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.4","_U2675_mux.in1"],
          ["_U2676_mux.in0","_U2675_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_11_exe_start","_U2675_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.4","_U2676_mux.in1"],
          ["pt_out__U2666.in.4","_U2676_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_11_exe_start","_U2676_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_11_read.5","_U2677_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.5","_U2677_mux.in1"],
          ["_U2678_mux.in0","_U2677_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_11_exe_start","_U2677_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.5","_U2678_mux.in1"],
          ["pt_out__U2666.in.5","_U2678_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_11_exe_start","_U2678_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_11_read.6","_U2679_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.6","_U2679_mux.in1"],
          ["_U2680_mux.in0","_U2679_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_11_exe_start","_U2679_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.6","_U2680_mux.in1"],
          ["pt_out__U2666.in.6","_U2680_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_11_exe_start","_U2680_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_11_read.7","_U2681_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.7","_U2681_mux.in1"],
          ["_U2682_mux.in0","_U2681_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_11_exe_start","_U2681_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.7","_U2682_mux.in1"],
          ["pt_out__U2666.in.7","_U2682_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_11_exe_start","_U2682_mux.sel"],
          ["self.out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read","pt_out__U2666.out"]
        ]
      },
      "compute_share_mux__U2684":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_12_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_12_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_12_exe_start","BitIn"],
          ["out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read",["Array",1,["Array",16,"Bit"]]],
          ["f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_12_read",["Array",1,["Array",16,"BitIn"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_12_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2685_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2686_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_12_read.0","_U2685_mux.in0"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.0","_U2685_mux.in1"],
          ["_U2686_mux.in0","_U2685_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_12_exe_start","_U2685_mux.sel"],
          ["self.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_12_read.0","_U2686_mux.in1"],
          ["self.out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.0","_U2686_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_12_exe_start","_U2686_mux.sel"]
        ]
      },
      "compute_share_mux__U2688":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_12_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_12_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_12_exe_start","BitIn"],
          ["out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2690_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2691_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2692_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2693_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2694_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2695_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2696_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2697_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2698_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2699_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2700_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2701_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2702_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2703_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2704_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2705_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "pt_out__U2689":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",8,["Array",16,"Bit"]]]}
          }
        },
        "connections":[
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_12_read.0","_U2690_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.0","_U2690_mux.in1"],
          ["_U2691_mux.in0","_U2690_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_12_exe_start","_U2690_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_12_read.0","_U2691_mux.in1"],
          ["pt_out__U2689.in.0","_U2691_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_12_exe_start","_U2691_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_12_read.1","_U2692_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.1","_U2692_mux.in1"],
          ["_U2693_mux.in0","_U2692_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_12_exe_start","_U2692_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_12_read.1","_U2693_mux.in1"],
          ["pt_out__U2689.in.1","_U2693_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_12_exe_start","_U2693_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_12_read.2","_U2694_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.2","_U2694_mux.in1"],
          ["_U2695_mux.in0","_U2694_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_12_exe_start","_U2694_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_12_read.2","_U2695_mux.in1"],
          ["pt_out__U2689.in.2","_U2695_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_12_exe_start","_U2695_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_12_read.3","_U2696_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.3","_U2696_mux.in1"],
          ["_U2697_mux.in0","_U2696_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_12_exe_start","_U2696_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_12_read.3","_U2697_mux.in1"],
          ["pt_out__U2689.in.3","_U2697_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_12_exe_start","_U2697_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_12_read.4","_U2698_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.4","_U2698_mux.in1"],
          ["_U2699_mux.in0","_U2698_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_12_exe_start","_U2698_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_12_read.4","_U2699_mux.in1"],
          ["pt_out__U2689.in.4","_U2699_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_12_exe_start","_U2699_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_12_read.5","_U2700_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.5","_U2700_mux.in1"],
          ["_U2701_mux.in0","_U2700_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_12_exe_start","_U2700_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_12_read.5","_U2701_mux.in1"],
          ["pt_out__U2689.in.5","_U2701_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_12_exe_start","_U2701_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_12_read.6","_U2702_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.6","_U2702_mux.in1"],
          ["_U2703_mux.in0","_U2702_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_12_exe_start","_U2702_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_12_read.6","_U2703_mux.in1"],
          ["pt_out__U2689.in.6","_U2703_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_12_exe_start","_U2703_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_12_read.7","_U2704_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.7","_U2704_mux.in1"],
          ["_U2705_mux.in0","_U2704_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_12_exe_start","_U2704_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_12_read.7","_U2705_mux.in1"],
          ["pt_out__U2689.in.7","_U2705_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_12_exe_start","_U2705_mux.sel"],
          ["self.out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read","pt_out__U2689.out"]
        ]
      },
      "compute_share_mux__U2707":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_12_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_12_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_12_exe_start","BitIn"],
          ["out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2709_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2710_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2711_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2712_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2713_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2714_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2715_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2716_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2717_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2718_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2719_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2720_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2721_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2722_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2723_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2724_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "pt_out__U2708":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",8,["Array",16,"Bit"]]]}
          }
        },
        "connections":[
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_12_read.0","_U2709_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.0","_U2709_mux.in1"],
          ["_U2710_mux.in0","_U2709_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_12_exe_start","_U2709_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","_U2710_mux.in1"],
          ["pt_out__U2708.in.0","_U2710_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_12_exe_start","_U2710_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_12_read.1","_U2711_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.1","_U2711_mux.in1"],
          ["_U2712_mux.in0","_U2711_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_12_exe_start","_U2711_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.1","_U2712_mux.in1"],
          ["pt_out__U2708.in.1","_U2712_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_12_exe_start","_U2712_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_12_read.2","_U2713_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.2","_U2713_mux.in1"],
          ["_U2714_mux.in0","_U2713_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_12_exe_start","_U2713_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.2","_U2714_mux.in1"],
          ["pt_out__U2708.in.2","_U2714_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_12_exe_start","_U2714_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_12_read.3","_U2715_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.3","_U2715_mux.in1"],
          ["_U2716_mux.in0","_U2715_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_12_exe_start","_U2715_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.3","_U2716_mux.in1"],
          ["pt_out__U2708.in.3","_U2716_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_12_exe_start","_U2716_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_12_read.4","_U2717_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.4","_U2717_mux.in1"],
          ["_U2718_mux.in0","_U2717_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_12_exe_start","_U2717_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.4","_U2718_mux.in1"],
          ["pt_out__U2708.in.4","_U2718_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_12_exe_start","_U2718_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_12_read.5","_U2719_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.5","_U2719_mux.in1"],
          ["_U2720_mux.in0","_U2719_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_12_exe_start","_U2719_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.5","_U2720_mux.in1"],
          ["pt_out__U2708.in.5","_U2720_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_12_exe_start","_U2720_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_12_read.6","_U2721_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.6","_U2721_mux.in1"],
          ["_U2722_mux.in0","_U2721_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_12_exe_start","_U2721_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.6","_U2722_mux.in1"],
          ["pt_out__U2708.in.6","_U2722_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_12_exe_start","_U2722_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_12_read.7","_U2723_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.7","_U2723_mux.in1"],
          ["_U2724_mux.in0","_U2723_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_12_exe_start","_U2723_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.7","_U2724_mux.in1"],
          ["pt_out__U2708.in.7","_U2724_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_12_exe_start","_U2724_mux.sel"],
          ["self.out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read","pt_out__U2708.out"]
        ]
      },
      "compute_share_mux__U2726":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_13_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_13_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_13_exe_start","BitIn"],
          ["out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read",["Array",1,["Array",16,"Bit"]]],
          ["f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_13_read",["Array",1,["Array",16,"BitIn"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_13_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2727_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2728_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_13_read.0","_U2727_mux.in0"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.0","_U2727_mux.in1"],
          ["_U2728_mux.in0","_U2727_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_13_exe_start","_U2727_mux.sel"],
          ["self.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_13_read.0","_U2728_mux.in1"],
          ["self.out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.0","_U2728_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_13_exe_start","_U2728_mux.sel"]
        ]
      },
      "compute_share_mux__U2730":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_13_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_13_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_13_exe_start","BitIn"],
          ["out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2732_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2733_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2734_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2735_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2736_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2737_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2738_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2739_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2740_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2741_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2742_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2743_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2744_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2745_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2746_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2747_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "pt_out__U2731":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",8,["Array",16,"Bit"]]]}
          }
        },
        "connections":[
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_13_read.0","_U2732_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.0","_U2732_mux.in1"],
          ["_U2733_mux.in0","_U2732_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_13_exe_start","_U2732_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_13_read.0","_U2733_mux.in1"],
          ["pt_out__U2731.in.0","_U2733_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_13_exe_start","_U2733_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_13_read.1","_U2734_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.1","_U2734_mux.in1"],
          ["_U2735_mux.in0","_U2734_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_13_exe_start","_U2734_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_13_read.1","_U2735_mux.in1"],
          ["pt_out__U2731.in.1","_U2735_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_13_exe_start","_U2735_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_13_read.2","_U2736_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.2","_U2736_mux.in1"],
          ["_U2737_mux.in0","_U2736_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_13_exe_start","_U2736_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_13_read.2","_U2737_mux.in1"],
          ["pt_out__U2731.in.2","_U2737_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_13_exe_start","_U2737_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_13_read.3","_U2738_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.3","_U2738_mux.in1"],
          ["_U2739_mux.in0","_U2738_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_13_exe_start","_U2738_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_13_read.3","_U2739_mux.in1"],
          ["pt_out__U2731.in.3","_U2739_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_13_exe_start","_U2739_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_13_read.4","_U2740_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.4","_U2740_mux.in1"],
          ["_U2741_mux.in0","_U2740_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_13_exe_start","_U2740_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_13_read.4","_U2741_mux.in1"],
          ["pt_out__U2731.in.4","_U2741_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_13_exe_start","_U2741_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_13_read.5","_U2742_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.5","_U2742_mux.in1"],
          ["_U2743_mux.in0","_U2742_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_13_exe_start","_U2742_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_13_read.5","_U2743_mux.in1"],
          ["pt_out__U2731.in.5","_U2743_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_13_exe_start","_U2743_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_13_read.6","_U2744_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.6","_U2744_mux.in1"],
          ["_U2745_mux.in0","_U2744_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_13_exe_start","_U2744_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_13_read.6","_U2745_mux.in1"],
          ["pt_out__U2731.in.6","_U2745_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_13_exe_start","_U2745_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_13_read.7","_U2746_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.7","_U2746_mux.in1"],
          ["_U2747_mux.in0","_U2746_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_13_exe_start","_U2746_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_13_read.7","_U2747_mux.in1"],
          ["pt_out__U2731.in.7","_U2747_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_13_exe_start","_U2747_mux.sel"],
          ["self.out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read","pt_out__U2731.out"]
        ]
      },
      "compute_share_mux__U2749":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_13_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_13_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_13_exe_start","BitIn"],
          ["out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2751_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2752_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2753_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2754_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2755_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2756_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2757_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2758_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2759_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2760_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2761_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2762_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2763_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2764_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2765_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2766_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "pt_out__U2750":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",8,["Array",16,"Bit"]]]}
          }
        },
        "connections":[
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_13_read.0","_U2751_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.0","_U2751_mux.in1"],
          ["_U2752_mux.in0","_U2751_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_13_exe_start","_U2751_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","_U2752_mux.in1"],
          ["pt_out__U2750.in.0","_U2752_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_13_exe_start","_U2752_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_13_read.1","_U2753_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.1","_U2753_mux.in1"],
          ["_U2754_mux.in0","_U2753_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_13_exe_start","_U2753_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.1","_U2754_mux.in1"],
          ["pt_out__U2750.in.1","_U2754_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_13_exe_start","_U2754_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_13_read.2","_U2755_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.2","_U2755_mux.in1"],
          ["_U2756_mux.in0","_U2755_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_13_exe_start","_U2755_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.2","_U2756_mux.in1"],
          ["pt_out__U2750.in.2","_U2756_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_13_exe_start","_U2756_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_13_read.3","_U2757_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.3","_U2757_mux.in1"],
          ["_U2758_mux.in0","_U2757_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_13_exe_start","_U2757_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.3","_U2758_mux.in1"],
          ["pt_out__U2750.in.3","_U2758_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_13_exe_start","_U2758_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_13_read.4","_U2759_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.4","_U2759_mux.in1"],
          ["_U2760_mux.in0","_U2759_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_13_exe_start","_U2759_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.4","_U2760_mux.in1"],
          ["pt_out__U2750.in.4","_U2760_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_13_exe_start","_U2760_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_13_read.5","_U2761_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.5","_U2761_mux.in1"],
          ["_U2762_mux.in0","_U2761_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_13_exe_start","_U2761_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.5","_U2762_mux.in1"],
          ["pt_out__U2750.in.5","_U2762_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_13_exe_start","_U2762_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_13_read.6","_U2763_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.6","_U2763_mux.in1"],
          ["_U2764_mux.in0","_U2763_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_13_exe_start","_U2763_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.6","_U2764_mux.in1"],
          ["pt_out__U2750.in.6","_U2764_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_13_exe_start","_U2764_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_13_read.7","_U2765_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.7","_U2765_mux.in1"],
          ["_U2766_mux.in0","_U2765_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_13_exe_start","_U2765_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.7","_U2766_mux.in1"],
          ["pt_out__U2750.in.7","_U2766_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_13_exe_start","_U2766_mux.sel"],
          ["self.out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read","pt_out__U2750.out"]
        ]
      },
      "compute_share_mux__U2768":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_14_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_14_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_14_exe_start","BitIn"],
          ["out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read",["Array",1,["Array",16,"Bit"]]],
          ["f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_14_read",["Array",1,["Array",16,"BitIn"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_14_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2769_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2770_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_14_read.0","_U2769_mux.in0"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.0","_U2769_mux.in1"],
          ["_U2770_mux.in0","_U2769_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_14_exe_start","_U2769_mux.sel"],
          ["self.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_14_read.0","_U2770_mux.in1"],
          ["self.out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.0","_U2770_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_14_exe_start","_U2770_mux.sel"]
        ]
      },
      "compute_share_mux__U2772":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_14_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_14_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_14_exe_start","BitIn"],
          ["out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2774_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2775_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2776_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2777_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2778_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2779_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2780_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2781_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2782_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2783_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2784_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2785_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2786_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2787_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2788_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2789_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "pt_out__U2773":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",8,["Array",16,"Bit"]]]}
          }
        },
        "connections":[
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_14_read.0","_U2774_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.0","_U2774_mux.in1"],
          ["_U2775_mux.in0","_U2774_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_14_exe_start","_U2774_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_14_read.0","_U2775_mux.in1"],
          ["pt_out__U2773.in.0","_U2775_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_14_exe_start","_U2775_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_14_read.1","_U2776_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.1","_U2776_mux.in1"],
          ["_U2777_mux.in0","_U2776_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_14_exe_start","_U2776_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_14_read.1","_U2777_mux.in1"],
          ["pt_out__U2773.in.1","_U2777_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_14_exe_start","_U2777_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_14_read.2","_U2778_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.2","_U2778_mux.in1"],
          ["_U2779_mux.in0","_U2778_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_14_exe_start","_U2778_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_14_read.2","_U2779_mux.in1"],
          ["pt_out__U2773.in.2","_U2779_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_14_exe_start","_U2779_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_14_read.3","_U2780_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.3","_U2780_mux.in1"],
          ["_U2781_mux.in0","_U2780_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_14_exe_start","_U2780_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_14_read.3","_U2781_mux.in1"],
          ["pt_out__U2773.in.3","_U2781_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_14_exe_start","_U2781_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_14_read.4","_U2782_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.4","_U2782_mux.in1"],
          ["_U2783_mux.in0","_U2782_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_14_exe_start","_U2782_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_14_read.4","_U2783_mux.in1"],
          ["pt_out__U2773.in.4","_U2783_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_14_exe_start","_U2783_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_14_read.5","_U2784_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.5","_U2784_mux.in1"],
          ["_U2785_mux.in0","_U2784_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_14_exe_start","_U2784_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_14_read.5","_U2785_mux.in1"],
          ["pt_out__U2773.in.5","_U2785_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_14_exe_start","_U2785_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_14_read.6","_U2786_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.6","_U2786_mux.in1"],
          ["_U2787_mux.in0","_U2786_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_14_exe_start","_U2786_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_14_read.6","_U2787_mux.in1"],
          ["pt_out__U2773.in.6","_U2787_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_14_exe_start","_U2787_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_14_read.7","_U2788_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.7","_U2788_mux.in1"],
          ["_U2789_mux.in0","_U2788_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_14_exe_start","_U2788_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_14_read.7","_U2789_mux.in1"],
          ["pt_out__U2773.in.7","_U2789_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_14_exe_start","_U2789_mux.sel"],
          ["self.out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read","pt_out__U2773.out"]
        ]
      },
      "compute_share_mux__U2791":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_14_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_14_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_14_exe_start","BitIn"],
          ["out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2793_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2794_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2795_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2796_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2797_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2798_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2799_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2800_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2801_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2802_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2803_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2804_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2805_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2806_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2807_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2808_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "pt_out__U2792":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",8,["Array",16,"Bit"]]]}
          }
        },
        "connections":[
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_14_read.0","_U2793_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.0","_U2793_mux.in1"],
          ["_U2794_mux.in0","_U2793_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_14_exe_start","_U2793_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","_U2794_mux.in1"],
          ["pt_out__U2792.in.0","_U2794_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_14_exe_start","_U2794_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_14_read.1","_U2795_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.1","_U2795_mux.in1"],
          ["_U2796_mux.in0","_U2795_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_14_exe_start","_U2795_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.1","_U2796_mux.in1"],
          ["pt_out__U2792.in.1","_U2796_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_14_exe_start","_U2796_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_14_read.2","_U2797_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.2","_U2797_mux.in1"],
          ["_U2798_mux.in0","_U2797_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_14_exe_start","_U2797_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.2","_U2798_mux.in1"],
          ["pt_out__U2792.in.2","_U2798_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_14_exe_start","_U2798_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_14_read.3","_U2799_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.3","_U2799_mux.in1"],
          ["_U2800_mux.in0","_U2799_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_14_exe_start","_U2799_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.3","_U2800_mux.in1"],
          ["pt_out__U2792.in.3","_U2800_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_14_exe_start","_U2800_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_14_read.4","_U2801_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.4","_U2801_mux.in1"],
          ["_U2802_mux.in0","_U2801_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_14_exe_start","_U2801_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.4","_U2802_mux.in1"],
          ["pt_out__U2792.in.4","_U2802_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_14_exe_start","_U2802_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_14_read.5","_U2803_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.5","_U2803_mux.in1"],
          ["_U2804_mux.in0","_U2803_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_14_exe_start","_U2803_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.5","_U2804_mux.in1"],
          ["pt_out__U2792.in.5","_U2804_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_14_exe_start","_U2804_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_14_read.6","_U2805_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.6","_U2805_mux.in1"],
          ["_U2806_mux.in0","_U2805_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_14_exe_start","_U2805_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.6","_U2806_mux.in1"],
          ["pt_out__U2792.in.6","_U2806_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_14_exe_start","_U2806_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_14_read.7","_U2807_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.7","_U2807_mux.in1"],
          ["_U2808_mux.in0","_U2807_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_14_exe_start","_U2807_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.7","_U2808_mux.in1"],
          ["pt_out__U2792.in.7","_U2808_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_14_exe_start","_U2808_mux.sel"],
          ["self.out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read","pt_out__U2792.out"]
        ]
      },
      "compute_share_mux__U2810":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_15_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_15_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_15_exe_start","BitIn"],
          ["out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read",["Array",1,["Array",16,"Bit"]]],
          ["f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_15_read",["Array",1,["Array",16,"BitIn"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_15_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2811_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2812_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_15_read.0","_U2811_mux.in0"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.0","_U2811_mux.in1"],
          ["_U2812_mux.in0","_U2811_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_15_exe_start","_U2811_mux.sel"],
          ["self.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_15_read.0","_U2812_mux.in1"],
          ["self.out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.0","_U2812_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_15_exe_start","_U2812_mux.sel"]
        ]
      },
      "compute_share_mux__U2814":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_15_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_15_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_15_exe_start","BitIn"],
          ["out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2816_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2817_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2818_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2819_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2820_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2821_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2822_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2823_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2824_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2825_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2826_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2827_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2828_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2829_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2830_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2831_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "pt_out__U2815":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",8,["Array",16,"Bit"]]]}
          }
        },
        "connections":[
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_15_read.0","_U2816_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.0","_U2816_mux.in1"],
          ["_U2817_mux.in0","_U2816_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_15_exe_start","_U2816_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_15_read.0","_U2817_mux.in1"],
          ["pt_out__U2815.in.0","_U2817_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_15_exe_start","_U2817_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_15_read.1","_U2818_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.1","_U2818_mux.in1"],
          ["_U2819_mux.in0","_U2818_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_15_exe_start","_U2818_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_15_read.1","_U2819_mux.in1"],
          ["pt_out__U2815.in.1","_U2819_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_15_exe_start","_U2819_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_15_read.2","_U2820_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.2","_U2820_mux.in1"],
          ["_U2821_mux.in0","_U2820_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_15_exe_start","_U2820_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_15_read.2","_U2821_mux.in1"],
          ["pt_out__U2815.in.2","_U2821_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_15_exe_start","_U2821_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_15_read.3","_U2822_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.3","_U2822_mux.in1"],
          ["_U2823_mux.in0","_U2822_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_15_exe_start","_U2822_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_15_read.3","_U2823_mux.in1"],
          ["pt_out__U2815.in.3","_U2823_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_15_exe_start","_U2823_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_15_read.4","_U2824_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.4","_U2824_mux.in1"],
          ["_U2825_mux.in0","_U2824_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_15_exe_start","_U2824_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_15_read.4","_U2825_mux.in1"],
          ["pt_out__U2815.in.4","_U2825_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_15_exe_start","_U2825_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_15_read.5","_U2826_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.5","_U2826_mux.in1"],
          ["_U2827_mux.in0","_U2826_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_15_exe_start","_U2826_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_15_read.5","_U2827_mux.in1"],
          ["pt_out__U2815.in.5","_U2827_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_15_exe_start","_U2827_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_15_read.6","_U2828_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.6","_U2828_mux.in1"],
          ["_U2829_mux.in0","_U2828_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_15_exe_start","_U2828_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_15_read.6","_U2829_mux.in1"],
          ["pt_out__U2815.in.6","_U2829_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_15_exe_start","_U2829_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_15_read.7","_U2830_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.7","_U2830_mux.in1"],
          ["_U2831_mux.in0","_U2830_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_15_exe_start","_U2830_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_15_read.7","_U2831_mux.in1"],
          ["pt_out__U2815.in.7","_U2831_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_15_exe_start","_U2831_mux.sel"],
          ["self.out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read","pt_out__U2815.out"]
        ]
      },
      "compute_share_mux__U2833":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_15_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_15_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_15_exe_start","BitIn"],
          ["out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2835_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2836_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2837_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2838_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2839_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2840_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2841_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2842_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2843_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2844_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2845_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2846_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2847_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2848_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2849_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2850_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "pt_out__U2834":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",8,["Array",16,"Bit"]]]}
          }
        },
        "connections":[
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_15_read.0","_U2835_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.0","_U2835_mux.in1"],
          ["_U2836_mux.in0","_U2835_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_15_exe_start","_U2835_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","_U2836_mux.in1"],
          ["pt_out__U2834.in.0","_U2836_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_15_exe_start","_U2836_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_15_read.1","_U2837_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.1","_U2837_mux.in1"],
          ["_U2838_mux.in0","_U2837_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_15_exe_start","_U2837_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.1","_U2838_mux.in1"],
          ["pt_out__U2834.in.1","_U2838_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_15_exe_start","_U2838_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_15_read.2","_U2839_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.2","_U2839_mux.in1"],
          ["_U2840_mux.in0","_U2839_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_15_exe_start","_U2839_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.2","_U2840_mux.in1"],
          ["pt_out__U2834.in.2","_U2840_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_15_exe_start","_U2840_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_15_read.3","_U2841_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.3","_U2841_mux.in1"],
          ["_U2842_mux.in0","_U2841_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_15_exe_start","_U2841_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.3","_U2842_mux.in1"],
          ["pt_out__U2834.in.3","_U2842_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_15_exe_start","_U2842_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_15_read.4","_U2843_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.4","_U2843_mux.in1"],
          ["_U2844_mux.in0","_U2843_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_15_exe_start","_U2843_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.4","_U2844_mux.in1"],
          ["pt_out__U2834.in.4","_U2844_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_15_exe_start","_U2844_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_15_read.5","_U2845_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.5","_U2845_mux.in1"],
          ["_U2846_mux.in0","_U2845_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_15_exe_start","_U2845_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.5","_U2846_mux.in1"],
          ["pt_out__U2834.in.5","_U2846_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_15_exe_start","_U2846_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_15_read.6","_U2847_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.6","_U2847_mux.in1"],
          ["_U2848_mux.in0","_U2847_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_15_exe_start","_U2847_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.6","_U2848_mux.in1"],
          ["pt_out__U2834.in.6","_U2848_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_15_exe_start","_U2848_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_15_read.7","_U2849_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.7","_U2849_mux.in1"],
          ["_U2850_mux.in0","_U2849_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_15_exe_start","_U2849_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.7","_U2850_mux.in1"],
          ["pt_out__U2834.in.7","_U2850_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_15_exe_start","_U2850_mux.sel"],
          ["self.out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read","pt_out__U2834.out"]
        ]
      },
      "compute_share_mux__U2852":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_8_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_8_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_8_exe_start","BitIn"],
          ["out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read",["Array",1,["Array",16,"Bit"]]],
          ["f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_8_read",["Array",1,["Array",16,"BitIn"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2853_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2854_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_8_read.0","_U2853_mux.in0"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.0","_U2853_mux.in1"],
          ["_U2854_mux.in0","_U2853_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_8_exe_start","_U2853_mux.sel"],
          ["self.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_8_read.0","_U2854_mux.in1"],
          ["self.out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.0","_U2854_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_8_exe_start","_U2854_mux.sel"]
        ]
      },
      "compute_share_mux__U2856":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_8_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_8_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_8_exe_start","BitIn"],
          ["out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2858_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2859_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2860_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2861_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2862_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2863_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2864_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2865_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2866_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2867_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2868_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2869_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2870_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2871_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2872_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2873_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "pt_out__U2857":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",8,["Array",16,"Bit"]]]}
          }
        },
        "connections":[
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_8_read.0","_U2858_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.0","_U2858_mux.in1"],
          ["_U2859_mux.in0","_U2858_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_8_exe_start","_U2858_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_8_read.0","_U2859_mux.in1"],
          ["pt_out__U2857.in.0","_U2859_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_8_exe_start","_U2859_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_8_read.1","_U2860_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.1","_U2860_mux.in1"],
          ["_U2861_mux.in0","_U2860_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_8_exe_start","_U2860_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_8_read.1","_U2861_mux.in1"],
          ["pt_out__U2857.in.1","_U2861_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_8_exe_start","_U2861_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_8_read.2","_U2862_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.2","_U2862_mux.in1"],
          ["_U2863_mux.in0","_U2862_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_8_exe_start","_U2862_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_8_read.2","_U2863_mux.in1"],
          ["pt_out__U2857.in.2","_U2863_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_8_exe_start","_U2863_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_8_read.3","_U2864_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.3","_U2864_mux.in1"],
          ["_U2865_mux.in0","_U2864_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_8_exe_start","_U2864_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_8_read.3","_U2865_mux.in1"],
          ["pt_out__U2857.in.3","_U2865_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_8_exe_start","_U2865_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_8_read.4","_U2866_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.4","_U2866_mux.in1"],
          ["_U2867_mux.in0","_U2866_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_8_exe_start","_U2866_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_8_read.4","_U2867_mux.in1"],
          ["pt_out__U2857.in.4","_U2867_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_8_exe_start","_U2867_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_8_read.5","_U2868_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.5","_U2868_mux.in1"],
          ["_U2869_mux.in0","_U2868_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_8_exe_start","_U2868_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_8_read.5","_U2869_mux.in1"],
          ["pt_out__U2857.in.5","_U2869_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_8_exe_start","_U2869_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_8_read.6","_U2870_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.6","_U2870_mux.in1"],
          ["_U2871_mux.in0","_U2870_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_8_exe_start","_U2870_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_8_read.6","_U2871_mux.in1"],
          ["pt_out__U2857.in.6","_U2871_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_8_exe_start","_U2871_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_8_read.7","_U2872_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.7","_U2872_mux.in1"],
          ["_U2873_mux.in0","_U2872_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_8_exe_start","_U2872_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_8_read.7","_U2873_mux.in1"],
          ["pt_out__U2857.in.7","_U2873_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_8_exe_start","_U2873_mux.sel"],
          ["self.out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read","pt_out__U2857.out"]
        ]
      },
      "compute_share_mux__U2875":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_8_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_8_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_8_exe_start","BitIn"],
          ["out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2877_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2878_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2879_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2880_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2881_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2882_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2883_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2884_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2885_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2886_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2887_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2888_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2889_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2890_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2891_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2892_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "pt_out__U2876":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",8,["Array",16,"Bit"]]]}
          }
        },
        "connections":[
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_8_read.0","_U2877_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.0","_U2877_mux.in1"],
          ["_U2878_mux.in0","_U2877_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_8_exe_start","_U2877_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","_U2878_mux.in1"],
          ["pt_out__U2876.in.0","_U2878_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_8_exe_start","_U2878_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_8_read.1","_U2879_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.1","_U2879_mux.in1"],
          ["_U2880_mux.in0","_U2879_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_8_exe_start","_U2879_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.1","_U2880_mux.in1"],
          ["pt_out__U2876.in.1","_U2880_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_8_exe_start","_U2880_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_8_read.2","_U2881_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.2","_U2881_mux.in1"],
          ["_U2882_mux.in0","_U2881_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_8_exe_start","_U2881_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.2","_U2882_mux.in1"],
          ["pt_out__U2876.in.2","_U2882_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_8_exe_start","_U2882_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_8_read.3","_U2883_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.3","_U2883_mux.in1"],
          ["_U2884_mux.in0","_U2883_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_8_exe_start","_U2883_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.3","_U2884_mux.in1"],
          ["pt_out__U2876.in.3","_U2884_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_8_exe_start","_U2884_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_8_read.4","_U2885_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.4","_U2885_mux.in1"],
          ["_U2886_mux.in0","_U2885_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_8_exe_start","_U2885_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.4","_U2886_mux.in1"],
          ["pt_out__U2876.in.4","_U2886_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_8_exe_start","_U2886_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_8_read.5","_U2887_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.5","_U2887_mux.in1"],
          ["_U2888_mux.in0","_U2887_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_8_exe_start","_U2887_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.5","_U2888_mux.in1"],
          ["pt_out__U2876.in.5","_U2888_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_8_exe_start","_U2888_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_8_read.6","_U2889_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.6","_U2889_mux.in1"],
          ["_U2890_mux.in0","_U2889_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_8_exe_start","_U2889_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.6","_U2890_mux.in1"],
          ["pt_out__U2876.in.6","_U2890_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_8_exe_start","_U2890_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_8_read.7","_U2891_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.7","_U2891_mux.in1"],
          ["_U2892_mux.in0","_U2891_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_8_exe_start","_U2891_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.7","_U2892_mux.in1"],
          ["pt_out__U2876.in.7","_U2892_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_8_exe_start","_U2892_mux.sel"],
          ["self.out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read","pt_out__U2876.out"]
        ]
      },
      "compute_share_mux__U2894":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_9_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_9_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_9_exe_start","BitIn"],
          ["out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read",["Array",1,["Array",16,"Bit"]]],
          ["f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_9_read",["Array",1,["Array",16,"BitIn"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_9_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2895_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2896_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_9_read.0","_U2895_mux.in0"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.0","_U2895_mux.in1"],
          ["_U2896_mux.in0","_U2895_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_9_exe_start","_U2895_mux.sel"],
          ["self.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_9_read.0","_U2896_mux.in1"],
          ["self.out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.0","_U2896_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_9_exe_start","_U2896_mux.sel"]
        ]
      },
      "compute_share_mux__U2898":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_9_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_9_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_9_exe_start","BitIn"],
          ["out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2900_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2901_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2902_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2903_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2904_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2905_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2906_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2907_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2908_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2909_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2910_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2911_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2912_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2913_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2914_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2915_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "pt_out__U2899":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",8,["Array",16,"Bit"]]]}
          }
        },
        "connections":[
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_9_read.0","_U2900_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.0","_U2900_mux.in1"],
          ["_U2901_mux.in0","_U2900_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_9_exe_start","_U2900_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_9_read.0","_U2901_mux.in1"],
          ["pt_out__U2899.in.0","_U2901_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_9_exe_start","_U2901_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_9_read.1","_U2902_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.1","_U2902_mux.in1"],
          ["_U2903_mux.in0","_U2902_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_9_exe_start","_U2902_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_9_read.1","_U2903_mux.in1"],
          ["pt_out__U2899.in.1","_U2903_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_9_exe_start","_U2903_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_9_read.2","_U2904_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.2","_U2904_mux.in1"],
          ["_U2905_mux.in0","_U2904_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_9_exe_start","_U2904_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_9_read.2","_U2905_mux.in1"],
          ["pt_out__U2899.in.2","_U2905_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_9_exe_start","_U2905_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_9_read.3","_U2906_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.3","_U2906_mux.in1"],
          ["_U2907_mux.in0","_U2906_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_9_exe_start","_U2906_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_9_read.3","_U2907_mux.in1"],
          ["pt_out__U2899.in.3","_U2907_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_9_exe_start","_U2907_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_9_read.4","_U2908_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.4","_U2908_mux.in1"],
          ["_U2909_mux.in0","_U2908_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_9_exe_start","_U2908_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_9_read.4","_U2909_mux.in1"],
          ["pt_out__U2899.in.4","_U2909_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_9_exe_start","_U2909_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_9_read.5","_U2910_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.5","_U2910_mux.in1"],
          ["_U2911_mux.in0","_U2910_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_9_exe_start","_U2910_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_9_read.5","_U2911_mux.in1"],
          ["pt_out__U2899.in.5","_U2911_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_9_exe_start","_U2911_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_9_read.6","_U2912_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.6","_U2912_mux.in1"],
          ["_U2913_mux.in0","_U2912_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_9_exe_start","_U2912_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_9_read.6","_U2913_mux.in1"],
          ["pt_out__U2899.in.6","_U2913_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_9_exe_start","_U2913_mux.sel"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_9_read.7","_U2914_mux.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.7","_U2914_mux.in1"],
          ["_U2915_mux.in0","_U2914_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_9_exe_start","_U2914_mux.sel"],
          ["self.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_9_read.7","_U2915_mux.in1"],
          ["pt_out__U2899.in.7","_U2915_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_9_exe_start","_U2915_mux.sel"],
          ["self.out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read","pt_out__U2899.out"]
        ]
      },
      "compute_share_mux__U2917":{
        "type":["Record",[
          ["op_hcompute_f1_cgra_1_stencil_9_exe_start","BitIn"],
          ["op_hcompute_f1_cgra_stencil_9_exe_start","BitIn"],
          ["op_hcompute_output_cgra_stencil_9_exe_start","BitIn"],
          ["out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2919_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2920_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2921_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2922_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2923_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2924_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2925_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2926_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2927_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2928_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2929_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2930_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2931_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2932_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2933_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "_U2934_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "pt_out__U2918":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",8,["Array",16,"Bit"]]]}
          }
        },
        "connections":[
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_9_read.0","_U2919_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.0","_U2919_mux.in1"],
          ["_U2920_mux.in0","_U2919_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_9_exe_start","_U2919_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","_U2920_mux.in1"],
          ["pt_out__U2918.in.0","_U2920_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_9_exe_start","_U2920_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_9_read.1","_U2921_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.1","_U2921_mux.in1"],
          ["_U2922_mux.in0","_U2921_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_9_exe_start","_U2921_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.1","_U2922_mux.in1"],
          ["pt_out__U2918.in.1","_U2922_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_9_exe_start","_U2922_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_9_read.2","_U2923_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.2","_U2923_mux.in1"],
          ["_U2924_mux.in0","_U2923_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_9_exe_start","_U2923_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.2","_U2924_mux.in1"],
          ["pt_out__U2918.in.2","_U2924_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_9_exe_start","_U2924_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_9_read.3","_U2925_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.3","_U2925_mux.in1"],
          ["_U2926_mux.in0","_U2925_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_9_exe_start","_U2925_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.3","_U2926_mux.in1"],
          ["pt_out__U2918.in.3","_U2926_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_9_exe_start","_U2926_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_9_read.4","_U2927_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.4","_U2927_mux.in1"],
          ["_U2928_mux.in0","_U2927_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_9_exe_start","_U2927_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.4","_U2928_mux.in1"],
          ["pt_out__U2918.in.4","_U2928_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_9_exe_start","_U2928_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_9_read.5","_U2929_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.5","_U2929_mux.in1"],
          ["_U2930_mux.in0","_U2929_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_9_exe_start","_U2929_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.5","_U2930_mux.in1"],
          ["pt_out__U2918.in.5","_U2930_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_9_exe_start","_U2930_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_9_read.6","_U2931_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.6","_U2931_mux.in1"],
          ["_U2932_mux.in0","_U2931_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_9_exe_start","_U2931_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.6","_U2932_mux.in1"],
          ["pt_out__U2918.in.6","_U2932_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_9_exe_start","_U2932_mux.sel"],
          ["self.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_9_read.7","_U2933_mux.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.7","_U2933_mux.in1"],
          ["_U2934_mux.in0","_U2933_mux.out"],
          ["self.op_hcompute_f1_cgra_stencil_9_exe_start","_U2933_mux.sel"],
          ["self.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.7","_U2934_mux.in1"],
          ["pt_out__U2918.in.7","_U2934_mux.out"],
          ["self.op_hcompute_output_cgra_stencil_9_exe_start","_U2934_mux.sel"],
          ["self.out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read","pt_out__U2918.out"]
        ]
      },
      "cu_op_hcompute_f1_cgra_1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__1769":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_write.0","inner_compute$const_p0__1769.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f1_cgra_1_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__1778":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_1_write.0","inner_compute$const_p0__1778.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f1_cgra_1_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__1787":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_2_write.0","inner_compute$const_p0__1787.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f1_cgra_1_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__1796":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_3_write.0","inner_compute$const_p0__1796.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f1_cgra_1_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__1805":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_4_write.0","inner_compute$const_p0__1805.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f1_cgra_1_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__1814":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_5_write.0","inner_compute$const_p0__1814.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f1_cgra_1_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__1823":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_6_write.0","inner_compute$const_p0__1823.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f1_cgra_1_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__1832":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_7_write.0","inner_compute$const_p0__1832.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f1_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__1061":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_write.0","inner_compute$const_p0__1061.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f1_cgra_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__1070":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_1_write.0","inner_compute$const_p0__1070.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f1_cgra_stencil_10":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_10_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1308_1322_1323":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1309_1320_1321":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1310_1319_1320":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1311_1318_1319":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1312_1317_1318":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1313_1316_1317":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1314_1315_1316":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_f1_cgra_stencil_3_1321_1322":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_1308":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_1309":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_1310":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_1311":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_1312":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_1313":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_1314":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_1315":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_1308.out","inner_compute$add_1308_1322_1323.in0"],
          ["inner_compute$add_f1_cgra_stencil_3_1321_1322.out","inner_compute$add_1308_1322_1323.in1"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_10_write.0","inner_compute$add_1308_1322_1323.out"],
          ["inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_1309.out","inner_compute$add_1309_1320_1321.in0"],
          ["inner_compute$add_1310_1319_1320.out","inner_compute$add_1309_1320_1321.in1"],
          ["inner_compute$add_f1_cgra_stencil_3_1321_1322.in1","inner_compute$add_1309_1320_1321.out"],
          ["inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_1310.out","inner_compute$add_1310_1319_1320.in0"],
          ["inner_compute$add_1311_1318_1319.out","inner_compute$add_1310_1319_1320.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_1311.out","inner_compute$add_1311_1318_1319.in0"],
          ["inner_compute$add_1312_1317_1318.out","inner_compute$add_1311_1318_1319.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_1312.out","inner_compute$add_1312_1317_1318.in0"],
          ["inner_compute$add_1313_1316_1317.out","inner_compute$add_1312_1317_1318.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_1313.out","inner_compute$add_1313_1316_1317.in0"],
          ["inner_compute$add_1314_1315_1316.out","inner_compute$add_1313_1316_1317.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_1314.out","inner_compute$add_1314_1315_1316.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_1315.out","inner_compute$add_1314_1315_1316.in1"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.0","inner_compute$add_f1_cgra_stencil_3_1321_1322.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.0","inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_1308.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.0","inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_1308.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.1","inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_1309.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.1","inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_1309.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.2","inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_1310.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.2","inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_1310.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.3","inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_1311.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.3","inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_1311.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.4","inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_1312.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.4","inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_1312.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.5","inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_1313.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.5","inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_1313.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.6","inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_1314.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.6","inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_1314.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.7","inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_1315.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read.7","inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_1315.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f1_cgra_stencil_11":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_11_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1387_1401_1402":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1388_1399_1400":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1389_1398_1399":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1390_1397_1398":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1391_1396_1397":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1392_1395_1396":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1393_1394_1395":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_f1_cgra_stencil_4_1400_1401":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1387":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1388":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1389":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1390":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1391":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1392":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1393":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1394":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1387.out","inner_compute$add_1387_1401_1402.in0"],
          ["inner_compute$add_f1_cgra_stencil_4_1400_1401.out","inner_compute$add_1387_1401_1402.in1"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_11_write.0","inner_compute$add_1387_1401_1402.out"],
          ["inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1388.out","inner_compute$add_1388_1399_1400.in0"],
          ["inner_compute$add_1389_1398_1399.out","inner_compute$add_1388_1399_1400.in1"],
          ["inner_compute$add_f1_cgra_stencil_4_1400_1401.in1","inner_compute$add_1388_1399_1400.out"],
          ["inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1389.out","inner_compute$add_1389_1398_1399.in0"],
          ["inner_compute$add_1390_1397_1398.out","inner_compute$add_1389_1398_1399.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1390.out","inner_compute$add_1390_1397_1398.in0"],
          ["inner_compute$add_1391_1396_1397.out","inner_compute$add_1390_1397_1398.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1391.out","inner_compute$add_1391_1396_1397.in0"],
          ["inner_compute$add_1392_1395_1396.out","inner_compute$add_1391_1396_1397.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1392.out","inner_compute$add_1392_1395_1396.in0"],
          ["inner_compute$add_1393_1394_1395.out","inner_compute$add_1392_1395_1396.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1393.out","inner_compute$add_1393_1394_1395.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1394.out","inner_compute$add_1393_1394_1395.in1"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.0","inner_compute$add_f1_cgra_stencil_4_1400_1401.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.0","inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1387.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.0","inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1387.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.1","inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1388.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.1","inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1388.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.2","inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1389.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.2","inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1389.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.3","inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1390.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.3","inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1390.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.4","inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1391.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.4","inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1391.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.5","inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1392.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.5","inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1392.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.6","inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1393.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.6","inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1393.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.7","inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1394.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read.7","inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1394.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f1_cgra_stencil_12":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_12_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1466_1480_1481":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1467_1478_1479":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1468_1477_1478":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1469_1476_1477":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1470_1475_1476":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1471_1474_1475":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1472_1473_1474":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_f1_cgra_stencil_5_1479_1480":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1466":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1467":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1468":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1469":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1470":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1471":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1472":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1473":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1466.out","inner_compute$add_1466_1480_1481.in0"],
          ["inner_compute$add_f1_cgra_stencil_5_1479_1480.out","inner_compute$add_1466_1480_1481.in1"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_12_write.0","inner_compute$add_1466_1480_1481.out"],
          ["inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1467.out","inner_compute$add_1467_1478_1479.in0"],
          ["inner_compute$add_1468_1477_1478.out","inner_compute$add_1467_1478_1479.in1"],
          ["inner_compute$add_f1_cgra_stencil_5_1479_1480.in1","inner_compute$add_1467_1478_1479.out"],
          ["inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1468.out","inner_compute$add_1468_1477_1478.in0"],
          ["inner_compute$add_1469_1476_1477.out","inner_compute$add_1468_1477_1478.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1469.out","inner_compute$add_1469_1476_1477.in0"],
          ["inner_compute$add_1470_1475_1476.out","inner_compute$add_1469_1476_1477.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1470.out","inner_compute$add_1470_1475_1476.in0"],
          ["inner_compute$add_1471_1474_1475.out","inner_compute$add_1470_1475_1476.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1471.out","inner_compute$add_1471_1474_1475.in0"],
          ["inner_compute$add_1472_1473_1474.out","inner_compute$add_1471_1474_1475.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1472.out","inner_compute$add_1472_1473_1474.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1473.out","inner_compute$add_1472_1473_1474.in1"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.0","inner_compute$add_f1_cgra_stencil_5_1479_1480.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.0","inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1466.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.0","inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1466.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.1","inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1467.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.1","inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1467.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.2","inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1468.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.2","inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1468.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.3","inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1469.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.3","inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1469.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.4","inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1470.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.4","inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1470.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.5","inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1471.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.5","inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1471.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.6","inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1472.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.6","inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1472.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.7","inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1473.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read.7","inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1473.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f1_cgra_stencil_13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_13_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1545_1559_1560":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1546_1557_1558":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1547_1556_1557":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1548_1555_1556":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1549_1554_1555":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1550_1553_1554":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1551_1552_1553":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_f1_cgra_stencil_6_1558_1559":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1545":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1546":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1547":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1548":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1549":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1550":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1551":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1552":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1545.out","inner_compute$add_1545_1559_1560.in0"],
          ["inner_compute$add_f1_cgra_stencil_6_1558_1559.out","inner_compute$add_1545_1559_1560.in1"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_13_write.0","inner_compute$add_1545_1559_1560.out"],
          ["inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1546.out","inner_compute$add_1546_1557_1558.in0"],
          ["inner_compute$add_1547_1556_1557.out","inner_compute$add_1546_1557_1558.in1"],
          ["inner_compute$add_f1_cgra_stencil_6_1558_1559.in1","inner_compute$add_1546_1557_1558.out"],
          ["inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1547.out","inner_compute$add_1547_1556_1557.in0"],
          ["inner_compute$add_1548_1555_1556.out","inner_compute$add_1547_1556_1557.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1548.out","inner_compute$add_1548_1555_1556.in0"],
          ["inner_compute$add_1549_1554_1555.out","inner_compute$add_1548_1555_1556.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1549.out","inner_compute$add_1549_1554_1555.in0"],
          ["inner_compute$add_1550_1553_1554.out","inner_compute$add_1549_1554_1555.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1550.out","inner_compute$add_1550_1553_1554.in0"],
          ["inner_compute$add_1551_1552_1553.out","inner_compute$add_1550_1553_1554.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1551.out","inner_compute$add_1551_1552_1553.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1552.out","inner_compute$add_1551_1552_1553.in1"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.0","inner_compute$add_f1_cgra_stencil_6_1558_1559.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.0","inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1545.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.0","inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1545.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.1","inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1546.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.1","inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1546.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.2","inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1547.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.2","inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1547.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.3","inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1548.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.3","inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1548.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.4","inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1549.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.4","inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1549.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.5","inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1550.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.5","inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1550.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.6","inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1551.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.6","inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1551.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.7","inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1552.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read.7","inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1552.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f1_cgra_stencil_14":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_14_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1624_1638_1639":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1625_1636_1637":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1626_1635_1636":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1627_1634_1635":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1628_1633_1634":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1629_1632_1633":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1630_1631_1632":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_f1_cgra_stencil_7_1637_1638":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1624":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1625":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1626":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1627":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1628":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1629":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1630":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1631":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1624.out","inner_compute$add_1624_1638_1639.in0"],
          ["inner_compute$add_f1_cgra_stencil_7_1637_1638.out","inner_compute$add_1624_1638_1639.in1"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_14_write.0","inner_compute$add_1624_1638_1639.out"],
          ["inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1625.out","inner_compute$add_1625_1636_1637.in0"],
          ["inner_compute$add_1626_1635_1636.out","inner_compute$add_1625_1636_1637.in1"],
          ["inner_compute$add_f1_cgra_stencil_7_1637_1638.in1","inner_compute$add_1625_1636_1637.out"],
          ["inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1626.out","inner_compute$add_1626_1635_1636.in0"],
          ["inner_compute$add_1627_1634_1635.out","inner_compute$add_1626_1635_1636.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1627.out","inner_compute$add_1627_1634_1635.in0"],
          ["inner_compute$add_1628_1633_1634.out","inner_compute$add_1627_1634_1635.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1628.out","inner_compute$add_1628_1633_1634.in0"],
          ["inner_compute$add_1629_1632_1633.out","inner_compute$add_1628_1633_1634.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1629.out","inner_compute$add_1629_1632_1633.in0"],
          ["inner_compute$add_1630_1631_1632.out","inner_compute$add_1629_1632_1633.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1630.out","inner_compute$add_1630_1631_1632.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1631.out","inner_compute$add_1630_1631_1632.in1"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.0","inner_compute$add_f1_cgra_stencil_7_1637_1638.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.0","inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1624.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.0","inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1624.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.1","inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1625.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.1","inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1625.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.2","inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1626.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.2","inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1626.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.3","inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1627.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.3","inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1627.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.4","inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1628.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.4","inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1628.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.5","inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1629.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.5","inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1629.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.6","inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1630.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.6","inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1630.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.7","inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1631.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read.7","inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1631.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f1_cgra_stencil_15":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_15_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1703_1717_1718":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1704_1715_1716":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1705_1714_1715":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1706_1713_1714":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1707_1712_1713":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1708_1711_1712":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1709_1710_1711":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_f1_cgra_stencil_8_1716_1717":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1703":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1704":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1705":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1706":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1707":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1708":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1709":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1710":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1703.out","inner_compute$add_1703_1717_1718.in0"],
          ["inner_compute$add_f1_cgra_stencil_8_1716_1717.out","inner_compute$add_1703_1717_1718.in1"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_15_write.0","inner_compute$add_1703_1717_1718.out"],
          ["inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1704.out","inner_compute$add_1704_1715_1716.in0"],
          ["inner_compute$add_1705_1714_1715.out","inner_compute$add_1704_1715_1716.in1"],
          ["inner_compute$add_f1_cgra_stencil_8_1716_1717.in1","inner_compute$add_1704_1715_1716.out"],
          ["inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1705.out","inner_compute$add_1705_1714_1715.in0"],
          ["inner_compute$add_1706_1713_1714.out","inner_compute$add_1705_1714_1715.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1706.out","inner_compute$add_1706_1713_1714.in0"],
          ["inner_compute$add_1707_1712_1713.out","inner_compute$add_1706_1713_1714.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1707.out","inner_compute$add_1707_1712_1713.in0"],
          ["inner_compute$add_1708_1711_1712.out","inner_compute$add_1707_1712_1713.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1708.out","inner_compute$add_1708_1711_1712.in0"],
          ["inner_compute$add_1709_1710_1711.out","inner_compute$add_1708_1711_1712.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1709.out","inner_compute$add_1709_1710_1711.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1710.out","inner_compute$add_1709_1710_1711.in1"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.0","inner_compute$add_f1_cgra_stencil_8_1716_1717.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.0","inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1703.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.0","inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1703.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.1","inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1704.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.1","inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1704.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.2","inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1705.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.2","inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1705.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.3","inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1706.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.3","inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1706.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.4","inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1707.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.4","inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1707.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.5","inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1708.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.5","inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1708.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.6","inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1709.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.6","inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1709.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.7","inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1710.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read.7","inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1710.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f1_cgra_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__1079":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_2_write.0","inner_compute$const_p0__1079.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f1_cgra_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__1088":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_3_write.0","inner_compute$const_p0__1088.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f1_cgra_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__1097":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_4_write.0","inner_compute$const_p0__1097.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f1_cgra_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__1106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_5_write.0","inner_compute$const_p0__1106.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f1_cgra_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__1115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_6_write.0","inner_compute$const_p0__1115.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f1_cgra_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__1124":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_7_write.0","inner_compute$const_p0__1124.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f1_cgra_stencil_8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_8_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1150_1164_1165":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1151_1162_1163":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1152_1161_1162":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1153_1160_1161":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1154_1159_1160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1155_1158_1159":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1156_1157_1158":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_f1_cgra_stencil_1_1163_1164":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_1150":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_1151":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_1152":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_1153":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_1154":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_1155":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_1156":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_1157":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_1150.out","inner_compute$add_1150_1164_1165.in0"],
          ["inner_compute$add_f1_cgra_stencil_1_1163_1164.out","inner_compute$add_1150_1164_1165.in1"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_8_write.0","inner_compute$add_1150_1164_1165.out"],
          ["inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_1151.out","inner_compute$add_1151_1162_1163.in0"],
          ["inner_compute$add_1152_1161_1162.out","inner_compute$add_1151_1162_1163.in1"],
          ["inner_compute$add_f1_cgra_stencil_1_1163_1164.in1","inner_compute$add_1151_1162_1163.out"],
          ["inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_1152.out","inner_compute$add_1152_1161_1162.in0"],
          ["inner_compute$add_1153_1160_1161.out","inner_compute$add_1152_1161_1162.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_1153.out","inner_compute$add_1153_1160_1161.in0"],
          ["inner_compute$add_1154_1159_1160.out","inner_compute$add_1153_1160_1161.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_1154.out","inner_compute$add_1154_1159_1160.in0"],
          ["inner_compute$add_1155_1158_1159.out","inner_compute$add_1154_1159_1160.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_1155.out","inner_compute$add_1155_1158_1159.in0"],
          ["inner_compute$add_1156_1157_1158.out","inner_compute$add_1155_1158_1159.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_1156.out","inner_compute$add_1156_1157_1158.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_1157.out","inner_compute$add_1156_1157_1158.in1"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.0","inner_compute$add_f1_cgra_stencil_1_1163_1164.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.0","inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_1150.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.0","inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_1150.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.1","inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_1151.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.1","inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_1151.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.2","inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_1152.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.2","inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_1152.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.3","inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_1153.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.3","inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_1153.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.4","inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_1154.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.4","inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_1154.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.5","inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_1155.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.5","inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_1155.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.6","inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_1156.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.6","inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_1156.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.7","inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_1157.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read.7","inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_1157.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f1_cgra_stencil_9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["f1_cgra_stencil_op_hcompute_f1_cgra_stencil_9_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1229_1243_1244":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1230_1241_1242":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1231_1240_1241":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1232_1239_1240":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1233_1238_1239":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1234_1237_1238":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1235_1236_1237":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_f1_cgra_stencil_2_1242_1243":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_1230":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_1231":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_1232":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_1233":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_1234":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_1235":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_1236":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_1229":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_1229.out","inner_compute$add_1229_1243_1244.in0"],
          ["inner_compute$add_f1_cgra_stencil_2_1242_1243.out","inner_compute$add_1229_1243_1244.in1"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_9_write.0","inner_compute$add_1229_1243_1244.out"],
          ["inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_1230.out","inner_compute$add_1230_1241_1242.in0"],
          ["inner_compute$add_1231_1240_1241.out","inner_compute$add_1230_1241_1242.in1"],
          ["inner_compute$add_f1_cgra_stencil_2_1242_1243.in1","inner_compute$add_1230_1241_1242.out"],
          ["inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_1231.out","inner_compute$add_1231_1240_1241.in0"],
          ["inner_compute$add_1232_1239_1240.out","inner_compute$add_1231_1240_1241.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_1232.out","inner_compute$add_1232_1239_1240.in0"],
          ["inner_compute$add_1233_1238_1239.out","inner_compute$add_1232_1239_1240.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_1233.out","inner_compute$add_1233_1238_1239.in0"],
          ["inner_compute$add_1234_1237_1238.out","inner_compute$add_1233_1238_1239.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_1234.out","inner_compute$add_1234_1237_1238.in0"],
          ["inner_compute$add_1235_1236_1237.out","inner_compute$add_1234_1237_1238.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_1235.out","inner_compute$add_1235_1236_1237.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_1236.out","inner_compute$add_1235_1236_1237.in1"],
          ["self.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.0","inner_compute$add_f1_cgra_stencil_2_1242_1243.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.0","inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_1230.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.0","inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_1230.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.1","inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_1231.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.1","inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_1231.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.2","inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_1232.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.2","inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_1232.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.3","inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_1233.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.3","inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_1233.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.4","inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_1234.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.4","inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_1234.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.5","inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_1235.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.5","inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_1235.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.6","inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_1236.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.6","inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_1236.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.7","inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_1229.in0"],
          ["self.input_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read.7","inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_1229.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_read.0","self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_1_read.0","self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_2_read.0","self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_3_read.0","self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_4_read.0","self.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_5_read.0","self.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_6_read.0","self.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_7_read.0","self.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_1_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_1_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_2_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_2_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_3_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_3_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_4_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_4_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_5_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_5_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_6_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_6_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_7_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_7_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_1_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_2_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_3_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_4_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_5_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_6_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_7_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel1_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel1_glb_stencil_op_hcompute_kernel1_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel1_cgra_stencil_op_hcompute_kernel1_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel1_glb_stencil_op_hcompute_kernel1_cgra_stencil_read.0","self.kernel1_cgra_stencil_op_hcompute_kernel1_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel1_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel1_host_stencil_op_hcompute_kernel1_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel1_glb_stencil_op_hcompute_kernel1_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel1_host_stencil_op_hcompute_kernel1_glb_stencil_read.0","self.kernel1_glb_stencil_op_hcompute_kernel1_glb_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel2_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel2_glb_stencil_op_hcompute_kernel2_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel2_cgra_stencil_op_hcompute_kernel2_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel2_glb_stencil_op_hcompute_kernel2_cgra_stencil_read.0","self.kernel2_cgra_stencil_op_hcompute_kernel2_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel2_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel2_host_stencil_op_hcompute_kernel2_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel2_glb_stencil_op_hcompute_kernel2_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel2_host_stencil_op_hcompute_kernel2_glb_stencil_read.0","self.kernel2_glb_stencil_op_hcompute_kernel2_glb_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read.0","self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read.0","self.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__2445":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_write.0","inner_compute$const_p0__2445.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__2455":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_1_write.0","inner_compute$const_p0__2455.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__2466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_2_write.0","inner_compute$const_p0__2466.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__2477":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_3_write.0","inner_compute$const_p0__2477.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__2488":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_4_write.0","inner_compute$const_p0__2488.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__2499":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_5_write.0","inner_compute$const_p0__2499.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__2510":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_6_write.0","inner_compute$const_p0__2510.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__2521":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_7_write.0","inner_compute$const_p0__2521.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_write.0","self.output_cgra_stencil_op_hcompute_output_glb_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_1_write.0","self.output_cgra_stencil_op_hcompute_output_glb_stencil_1_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_2_write.0","self.output_cgra_stencil_op_hcompute_output_glb_stencil_2_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_3_write.0","self.output_cgra_stencil_op_hcompute_output_glb_stencil_3_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_4_write.0","self.output_cgra_stencil_op_hcompute_output_glb_stencil_4_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_5_write.0","self.output_cgra_stencil_op_hcompute_output_glb_stencil_5_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_6_write.0","self.output_cgra_stencil_op_hcompute_output_glb_stencil_6_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_7_write.0","self.output_cgra_stencil_op_hcompute_output_glb_stencil_7_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "f1_cgra_1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f1_cgra_1_stencil_10_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_1_stencil_10_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_1_stencil_10_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_1_stencil_11_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_1_stencil_11_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_1_stencil_11_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_1_stencil_12_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_1_stencil_12_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_1_stencil_12_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_1_stencil_13_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_1_stencil_13_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_1_stencil_13_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_1_stencil_14_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_1_stencil_14_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_1_stencil_14_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_1_stencil_15_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_1_stencil_15_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_1_stencil_15_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_1_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_1_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_1_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_1_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_1_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_1_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_1_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_1_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_1_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_1_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_1_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_1_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_1_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_1_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_1_stencil_8_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_1_stencil_8_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_1_stencil_8_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_1_stencil_9_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_9_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_1_stencil_9_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_1_stencil_9_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_1_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_1_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_f1_cgra_1_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[7782],"cycle_stride":[4,16,2944],"delay":[0],"dimensionality":3,"extent":[4,7,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,28]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[10375],"cycle_stride":[4,112,2944],"delay":[6],"dimensionality":3,"extent":[28,9,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,28]},"in2agg_0":{"cycle_starting_addr":[7778],"cycle_stride":[1,16,2944],"dimensionality":3,"extent":[14,7,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"in2agg_1":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,2944],"dimensionality":4,"extent":[14,7,9,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[10368],"cycle_stride":[4,16,112,336,2944],"dimensionality":5,"extent":[4,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,4]},"sram2tb_1":{"cycle_starting_addr":[11374],"cycle_stride":[32,112,2944],"dimensionality":3,"extent":[4,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,4]},"tb2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944],"dimensionality":5,"extent":[14,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,0,16],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_f1_cgra_1_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f1_cgra_1_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[7782],"cycle_stride":[4,16,2944],"delay":[0],"dimensionality":3,"extent":[4,7,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,28]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[10375],"cycle_stride":[4,112,2944],"delay":[6],"dimensionality":3,"extent":[28,9,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,28]},"in2agg_0":{"cycle_starting_addr":[7778],"cycle_stride":[1,16,2944],"dimensionality":3,"extent":[14,7,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"in2agg_1":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,2944],"dimensionality":4,"extent":[14,7,9,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[10368],"cycle_stride":[4,16,112,336,2944],"dimensionality":5,"extent":[4,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,4]},"sram2tb_1":{"cycle_starting_addr":[11374],"cycle_stride":[32,112,2944],"dimensionality":3,"extent":[4,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,4]},"tb2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944],"dimensionality":5,"extent":[14,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,0,16],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_f1_cgra_1_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f1_cgra_1_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[7782],"cycle_stride":[4,16,2944],"delay":[0],"dimensionality":3,"extent":[4,7,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,28]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[10375],"cycle_stride":[4,112,2944],"delay":[6],"dimensionality":3,"extent":[28,9,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,28]},"in2agg_0":{"cycle_starting_addr":[7778],"cycle_stride":[1,16,2944],"dimensionality":3,"extent":[14,7,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"in2agg_1":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,2944],"dimensionality":4,"extent":[14,7,9,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[10368],"cycle_stride":[4,16,112,336,2944],"dimensionality":5,"extent":[4,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,4]},"sram2tb_1":{"cycle_starting_addr":[11374],"cycle_stride":[32,112,2944],"dimensionality":3,"extent":[4,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,4]},"tb2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944],"dimensionality":5,"extent":[14,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,0,16],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_f1_cgra_1_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f1_cgra_1_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[7782],"cycle_stride":[4,16,2944],"delay":[0],"dimensionality":3,"extent":[4,7,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,28]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[10375],"cycle_stride":[4,112,2944],"delay":[6],"dimensionality":3,"extent":[28,9,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,28]},"in2agg_0":{"cycle_starting_addr":[7778],"cycle_stride":[1,16,2944],"dimensionality":3,"extent":[14,7,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"in2agg_1":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,2944],"dimensionality":4,"extent":[14,7,9,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[10368],"cycle_stride":[4,16,112,336,2944],"dimensionality":5,"extent":[4,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,4]},"sram2tb_1":{"cycle_starting_addr":[11374],"cycle_stride":[32,112,2944],"dimensionality":3,"extent":[4,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,4]},"tb2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944],"dimensionality":5,"extent":[14,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,0,16],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_f1_cgra_1_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f1_cgra_1_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[7782],"cycle_stride":[4,16,2944],"delay":[0],"dimensionality":3,"extent":[4,7,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,28]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[10375],"cycle_stride":[4,112,2944],"delay":[6],"dimensionality":3,"extent":[28,9,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,28]},"in2agg_0":{"cycle_starting_addr":[7778],"cycle_stride":[1,16,2944],"dimensionality":3,"extent":[14,7,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"in2agg_1":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,2944],"dimensionality":4,"extent":[14,7,9,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[10368],"cycle_stride":[4,16,112,336,2944],"dimensionality":5,"extent":[4,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,4]},"sram2tb_1":{"cycle_starting_addr":[11374],"cycle_stride":[32,112,2944],"dimensionality":3,"extent":[4,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,4]},"tb2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944],"dimensionality":5,"extent":[14,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,0,16],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_f1_cgra_1_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f1_cgra_1_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[7782],"cycle_stride":[4,16,2944],"delay":[0],"dimensionality":3,"extent":[4,7,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,28]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[10375],"cycle_stride":[4,112,2944],"delay":[6],"dimensionality":3,"extent":[28,9,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,28]},"in2agg_0":{"cycle_starting_addr":[7778],"cycle_stride":[1,16,2944],"dimensionality":3,"extent":[14,7,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"in2agg_1":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,2944],"dimensionality":4,"extent":[14,7,9,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[10368],"cycle_stride":[4,16,112,336,2944],"dimensionality":5,"extent":[4,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,4]},"sram2tb_1":{"cycle_starting_addr":[11374],"cycle_stride":[32,112,2944],"dimensionality":3,"extent":[4,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,4]},"tb2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944],"dimensionality":5,"extent":[14,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,0,16],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_f1_cgra_1_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f1_cgra_1_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[7782],"cycle_stride":[4,16,2944],"delay":[0],"dimensionality":3,"extent":[4,7,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,28]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[10375],"cycle_stride":[4,112,2944],"delay":[6],"dimensionality":3,"extent":[28,9,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,28]},"in2agg_0":{"cycle_starting_addr":[7778],"cycle_stride":[1,16,2944],"dimensionality":3,"extent":[14,7,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"in2agg_1":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,2944],"dimensionality":4,"extent":[14,7,9,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[10368],"cycle_stride":[4,16,112,336,2944],"dimensionality":5,"extent":[4,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,4]},"sram2tb_1":{"cycle_starting_addr":[11374],"cycle_stride":[32,112,2944],"dimensionality":3,"extent":[4,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,4]},"tb2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944],"dimensionality":5,"extent":[14,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,0,16],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_f1_cgra_1_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f1_cgra_1_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[7782],"cycle_stride":[4,16,2944],"delay":[0],"dimensionality":3,"extent":[4,7,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,28]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[10375],"cycle_stride":[4,112,2944],"delay":[6],"dimensionality":3,"extent":[28,9,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,28]},"in2agg_0":{"cycle_starting_addr":[7778],"cycle_stride":[1,16,2944],"dimensionality":3,"extent":[14,7,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"in2agg_1":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,2944],"dimensionality":4,"extent":[14,7,9,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[10368],"cycle_stride":[4,16,112,336,2944],"dimensionality":5,"extent":[4,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,0,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,0,4]},"sram2tb_1":{"cycle_starting_addr":[11374],"cycle_stride":[32,112,2944],"dimensionality":3,"extent":[4,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,28],"write_data_starting_addr":[0],"write_data_stride":[1,4,4]},"tb2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944],"dimensionality":5,"extent":[14,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,0,16],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_f1_cgra_1_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_f1_cgra_1_stencil_BANK_0.clk","self.clk"],
          ["ub_f1_cgra_1_stencil_BANK_1.clk","self.clk"],
          ["ub_f1_cgra_1_stencil_BANK_2.clk","self.clk"],
          ["ub_f1_cgra_1_stencil_BANK_3.clk","self.clk"],
          ["ub_f1_cgra_1_stencil_BANK_4.clk","self.clk"],
          ["ub_f1_cgra_1_stencil_BANK_5.clk","self.clk"],
          ["ub_f1_cgra_1_stencil_BANK_6.clk","self.clk"],
          ["ub_f1_cgra_1_stencil_BANK_7.clk","self.clk"],
          ["ub_f1_cgra_1_stencil_BANK_2.data_out_0","self.op_hcompute_f1_cgra_1_stencil_10_read.0"],
          ["ub_f1_cgra_1_stencil_BANK_2.data_in_1","self.op_hcompute_f1_cgra_1_stencil_10_write.0"],
          ["ub_f1_cgra_1_stencil_BANK_3.data_out_0","self.op_hcompute_f1_cgra_1_stencil_11_read.0"],
          ["ub_f1_cgra_1_stencil_BANK_3.data_in_1","self.op_hcompute_f1_cgra_1_stencil_11_write.0"],
          ["ub_f1_cgra_1_stencil_BANK_4.data_out_0","self.op_hcompute_f1_cgra_1_stencil_12_read.0"],
          ["ub_f1_cgra_1_stencil_BANK_4.data_in_1","self.op_hcompute_f1_cgra_1_stencil_12_write.0"],
          ["ub_f1_cgra_1_stencil_BANK_5.data_out_0","self.op_hcompute_f1_cgra_1_stencil_13_read.0"],
          ["ub_f1_cgra_1_stencil_BANK_5.data_in_1","self.op_hcompute_f1_cgra_1_stencil_13_write.0"],
          ["ub_f1_cgra_1_stencil_BANK_6.data_out_0","self.op_hcompute_f1_cgra_1_stencil_14_read.0"],
          ["ub_f1_cgra_1_stencil_BANK_6.data_in_1","self.op_hcompute_f1_cgra_1_stencil_14_write.0"],
          ["ub_f1_cgra_1_stencil_BANK_7.data_out_0","self.op_hcompute_f1_cgra_1_stencil_15_read.0"],
          ["ub_f1_cgra_1_stencil_BANK_7.data_in_1","self.op_hcompute_f1_cgra_1_stencil_15_write.0"],
          ["ub_f1_cgra_1_stencil_BANK_1.data_in_0","self.op_hcompute_f1_cgra_1_stencil_1_write.0"],
          ["ub_f1_cgra_1_stencil_BANK_2.data_in_0","self.op_hcompute_f1_cgra_1_stencil_2_write.0"],
          ["ub_f1_cgra_1_stencil_BANK_3.data_in_0","self.op_hcompute_f1_cgra_1_stencil_3_write.0"],
          ["ub_f1_cgra_1_stencil_BANK_4.data_in_0","self.op_hcompute_f1_cgra_1_stencil_4_write.0"],
          ["ub_f1_cgra_1_stencil_BANK_5.data_in_0","self.op_hcompute_f1_cgra_1_stencil_5_write.0"],
          ["ub_f1_cgra_1_stencil_BANK_6.data_in_0","self.op_hcompute_f1_cgra_1_stencil_6_write.0"],
          ["ub_f1_cgra_1_stencil_BANK_7.data_in_0","self.op_hcompute_f1_cgra_1_stencil_7_write.0"],
          ["ub_f1_cgra_1_stencil_BANK_0.data_out_0","self.op_hcompute_f1_cgra_1_stencil_8_read.0"],
          ["ub_f1_cgra_1_stencil_BANK_0.data_in_1","self.op_hcompute_f1_cgra_1_stencil_8_write.0"],
          ["ub_f1_cgra_1_stencil_BANK_1.data_out_0","self.op_hcompute_f1_cgra_1_stencil_9_read.0"],
          ["ub_f1_cgra_1_stencil_BANK_1.data_in_1","self.op_hcompute_f1_cgra_1_stencil_9_write.0"],
          ["ub_f1_cgra_1_stencil_BANK_0.data_in_0","self.op_hcompute_f1_cgra_1_stencil_write.0"],
          ["ub_f1_cgra_1_stencil_BANK_0.data_out_1","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_f1_cgra_1_stencil_BANK_1.data_out_1","self.op_hcompute_output_cgra_stencil_10_read.1"],
          ["ub_f1_cgra_1_stencil_BANK_2.data_out_1","self.op_hcompute_output_cgra_stencil_10_read.2"],
          ["ub_f1_cgra_1_stencil_BANK_3.data_out_1","self.op_hcompute_output_cgra_stencil_10_read.3"],
          ["ub_f1_cgra_1_stencil_BANK_4.data_out_1","self.op_hcompute_output_cgra_stencil_10_read.4"],
          ["ub_f1_cgra_1_stencil_BANK_5.data_out_1","self.op_hcompute_output_cgra_stencil_10_read.5"],
          ["ub_f1_cgra_1_stencil_BANK_7.data_out_1","self.op_hcompute_output_cgra_stencil_10_read.6"],
          ["ub_f1_cgra_1_stencil_BANK_6.data_out_1","self.op_hcompute_output_cgra_stencil_10_read.7"],
          ["ub_f1_cgra_1_stencil_BANK_0.data_out_1","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_f1_cgra_1_stencil_BANK_1.data_out_1","self.op_hcompute_output_cgra_stencil_11_read.1"],
          ["ub_f1_cgra_1_stencil_BANK_2.data_out_1","self.op_hcompute_output_cgra_stencil_11_read.2"],
          ["ub_f1_cgra_1_stencil_BANK_3.data_out_1","self.op_hcompute_output_cgra_stencil_11_read.3"],
          ["ub_f1_cgra_1_stencil_BANK_4.data_out_1","self.op_hcompute_output_cgra_stencil_11_read.4"],
          ["ub_f1_cgra_1_stencil_BANK_5.data_out_1","self.op_hcompute_output_cgra_stencil_11_read.5"],
          ["ub_f1_cgra_1_stencil_BANK_7.data_out_1","self.op_hcompute_output_cgra_stencil_11_read.6"],
          ["ub_f1_cgra_1_stencil_BANK_6.data_out_1","self.op_hcompute_output_cgra_stencil_11_read.7"],
          ["ub_f1_cgra_1_stencil_BANK_0.data_out_1","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_f1_cgra_1_stencil_BANK_1.data_out_1","self.op_hcompute_output_cgra_stencil_12_read.1"],
          ["ub_f1_cgra_1_stencil_BANK_2.data_out_1","self.op_hcompute_output_cgra_stencil_12_read.2"],
          ["ub_f1_cgra_1_stencil_BANK_3.data_out_1","self.op_hcompute_output_cgra_stencil_12_read.3"],
          ["ub_f1_cgra_1_stencil_BANK_4.data_out_1","self.op_hcompute_output_cgra_stencil_12_read.4"],
          ["ub_f1_cgra_1_stencil_BANK_5.data_out_1","self.op_hcompute_output_cgra_stencil_12_read.5"],
          ["ub_f1_cgra_1_stencil_BANK_7.data_out_1","self.op_hcompute_output_cgra_stencil_12_read.6"],
          ["ub_f1_cgra_1_stencil_BANK_6.data_out_1","self.op_hcompute_output_cgra_stencil_12_read.7"],
          ["ub_f1_cgra_1_stencil_BANK_0.data_out_1","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_f1_cgra_1_stencil_BANK_1.data_out_1","self.op_hcompute_output_cgra_stencil_13_read.1"],
          ["ub_f1_cgra_1_stencil_BANK_2.data_out_1","self.op_hcompute_output_cgra_stencil_13_read.2"],
          ["ub_f1_cgra_1_stencil_BANK_3.data_out_1","self.op_hcompute_output_cgra_stencil_13_read.3"],
          ["ub_f1_cgra_1_stencil_BANK_4.data_out_1","self.op_hcompute_output_cgra_stencil_13_read.4"],
          ["ub_f1_cgra_1_stencil_BANK_5.data_out_1","self.op_hcompute_output_cgra_stencil_13_read.5"],
          ["ub_f1_cgra_1_stencil_BANK_7.data_out_1","self.op_hcompute_output_cgra_stencil_13_read.6"],
          ["ub_f1_cgra_1_stencil_BANK_6.data_out_1","self.op_hcompute_output_cgra_stencil_13_read.7"],
          ["ub_f1_cgra_1_stencil_BANK_0.data_out_1","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_f1_cgra_1_stencil_BANK_1.data_out_1","self.op_hcompute_output_cgra_stencil_14_read.1"],
          ["ub_f1_cgra_1_stencil_BANK_2.data_out_1","self.op_hcompute_output_cgra_stencil_14_read.2"],
          ["ub_f1_cgra_1_stencil_BANK_3.data_out_1","self.op_hcompute_output_cgra_stencil_14_read.3"],
          ["ub_f1_cgra_1_stencil_BANK_4.data_out_1","self.op_hcompute_output_cgra_stencil_14_read.4"],
          ["ub_f1_cgra_1_stencil_BANK_5.data_out_1","self.op_hcompute_output_cgra_stencil_14_read.5"],
          ["ub_f1_cgra_1_stencil_BANK_7.data_out_1","self.op_hcompute_output_cgra_stencil_14_read.6"],
          ["ub_f1_cgra_1_stencil_BANK_6.data_out_1","self.op_hcompute_output_cgra_stencil_14_read.7"],
          ["ub_f1_cgra_1_stencil_BANK_0.data_out_1","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_f1_cgra_1_stencil_BANK_1.data_out_1","self.op_hcompute_output_cgra_stencil_15_read.1"],
          ["ub_f1_cgra_1_stencil_BANK_2.data_out_1","self.op_hcompute_output_cgra_stencil_15_read.2"],
          ["ub_f1_cgra_1_stencil_BANK_3.data_out_1","self.op_hcompute_output_cgra_stencil_15_read.3"],
          ["ub_f1_cgra_1_stencil_BANK_4.data_out_1","self.op_hcompute_output_cgra_stencil_15_read.4"],
          ["ub_f1_cgra_1_stencil_BANK_5.data_out_1","self.op_hcompute_output_cgra_stencil_15_read.5"],
          ["ub_f1_cgra_1_stencil_BANK_7.data_out_1","self.op_hcompute_output_cgra_stencil_15_read.6"],
          ["ub_f1_cgra_1_stencil_BANK_6.data_out_1","self.op_hcompute_output_cgra_stencil_15_read.7"],
          ["ub_f1_cgra_1_stencil_BANK_0.data_out_1","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_f1_cgra_1_stencil_BANK_1.data_out_1","self.op_hcompute_output_cgra_stencil_8_read.1"],
          ["ub_f1_cgra_1_stencil_BANK_2.data_out_1","self.op_hcompute_output_cgra_stencil_8_read.2"],
          ["ub_f1_cgra_1_stencil_BANK_3.data_out_1","self.op_hcompute_output_cgra_stencil_8_read.3"],
          ["ub_f1_cgra_1_stencil_BANK_4.data_out_1","self.op_hcompute_output_cgra_stencil_8_read.4"],
          ["ub_f1_cgra_1_stencil_BANK_5.data_out_1","self.op_hcompute_output_cgra_stencil_8_read.5"],
          ["ub_f1_cgra_1_stencil_BANK_7.data_out_1","self.op_hcompute_output_cgra_stencil_8_read.6"],
          ["ub_f1_cgra_1_stencil_BANK_6.data_out_1","self.op_hcompute_output_cgra_stencil_8_read.7"],
          ["ub_f1_cgra_1_stencil_BANK_1.data_out_1","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_f1_cgra_1_stencil_BANK_2.data_out_1","self.op_hcompute_output_cgra_stencil_9_read.1"],
          ["ub_f1_cgra_1_stencil_BANK_3.data_out_1","self.op_hcompute_output_cgra_stencil_9_read.2"],
          ["ub_f1_cgra_1_stencil_BANK_4.data_out_1","self.op_hcompute_output_cgra_stencil_9_read.3"],
          ["ub_f1_cgra_1_stencil_BANK_5.data_out_1","self.op_hcompute_output_cgra_stencil_9_read.4"],
          ["ub_f1_cgra_1_stencil_BANK_7.data_out_1","self.op_hcompute_output_cgra_stencil_9_read.5"],
          ["ub_f1_cgra_1_stencil_BANK_6.data_out_1","self.op_hcompute_output_cgra_stencil_9_read.6"],
          ["ub_f1_cgra_1_stencil_BANK_0.data_out_1","self.op_hcompute_output_cgra_stencil_9_read.7"],
          ["ub_f1_cgra_1_stencil_BANK_0.flush","self.reset"],
          ["ub_f1_cgra_1_stencil_BANK_1.flush","self.reset"],
          ["ub_f1_cgra_1_stencil_BANK_2.flush","self.reset"],
          ["ub_f1_cgra_1_stencil_BANK_3.flush","self.reset"],
          ["ub_f1_cgra_1_stencil_BANK_4.flush","self.reset"],
          ["ub_f1_cgra_1_stencil_BANK_5.flush","self.reset"],
          ["ub_f1_cgra_1_stencil_BANK_6.flush","self.reset"],
          ["ub_f1_cgra_1_stencil_BANK_7.flush","self.reset"],
          ["ub_f1_cgra_1_stencil_BANK_0_clk_en_const.out","ub_f1_cgra_1_stencil_BANK_0.clk_en"],
          ["ub_f1_cgra_1_stencil_BANK_0_clk_en_const.out","ub_f1_cgra_1_stencil_BANK_0.rst_n"],
          ["ub_f1_cgra_1_stencil_BANK_1_clk_en_const.out","ub_f1_cgra_1_stencil_BANK_1.clk_en"],
          ["ub_f1_cgra_1_stencil_BANK_1_clk_en_const.out","ub_f1_cgra_1_stencil_BANK_1.rst_n"],
          ["ub_f1_cgra_1_stencil_BANK_2_clk_en_const.out","ub_f1_cgra_1_stencil_BANK_2.clk_en"],
          ["ub_f1_cgra_1_stencil_BANK_2_clk_en_const.out","ub_f1_cgra_1_stencil_BANK_2.rst_n"],
          ["ub_f1_cgra_1_stencil_BANK_3_clk_en_const.out","ub_f1_cgra_1_stencil_BANK_3.clk_en"],
          ["ub_f1_cgra_1_stencil_BANK_3_clk_en_const.out","ub_f1_cgra_1_stencil_BANK_3.rst_n"],
          ["ub_f1_cgra_1_stencil_BANK_4_clk_en_const.out","ub_f1_cgra_1_stencil_BANK_4.clk_en"],
          ["ub_f1_cgra_1_stencil_BANK_4_clk_en_const.out","ub_f1_cgra_1_stencil_BANK_4.rst_n"],
          ["ub_f1_cgra_1_stencil_BANK_5_clk_en_const.out","ub_f1_cgra_1_stencil_BANK_5.clk_en"],
          ["ub_f1_cgra_1_stencil_BANK_5_clk_en_const.out","ub_f1_cgra_1_stencil_BANK_5.rst_n"],
          ["ub_f1_cgra_1_stencil_BANK_6_clk_en_const.out","ub_f1_cgra_1_stencil_BANK_6.clk_en"],
          ["ub_f1_cgra_1_stencil_BANK_6_clk_en_const.out","ub_f1_cgra_1_stencil_BANK_6.rst_n"],
          ["ub_f1_cgra_1_stencil_BANK_7_clk_en_const.out","ub_f1_cgra_1_stencil_BANK_7.clk_en"],
          ["ub_f1_cgra_1_stencil_BANK_7_clk_en_const.out","ub_f1_cgra_1_stencil_BANK_7.rst_n"]
        ]
      },
      "f1_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f1_cgra_1_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_1_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_1_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_1_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_1_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_1_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_1_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_1_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_9_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_stencil_10_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_stencil_10_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_stencil_10_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_stencil_11_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_stencil_11_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_stencil_11_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_stencil_12_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_stencil_12_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_stencil_12_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_stencil_13_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_stencil_13_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_stencil_13_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_stencil_14_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_stencil_14_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_stencil_14_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_stencil_15_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_stencil_15_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_stencil_15_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_stencil_8_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_stencil_8_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_stencil_8_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_stencil_9_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_9_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_stencil_9_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_stencil_9_write_extra_ctrl","BitIn"],
          ["op_hcompute_f1_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f1_cgra_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_f1_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U8"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7780],"cycle_stride":[4,16,2944],"delay":[0],"dimensionality":3,"extent":[4,9,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,36]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[9221],"cycle_stride":[4,144,2944],"delay":[6],"dimensionality":3,"extent":[36,8,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,36]},"in2agg_0":{"cycle_starting_addr":[7776],"cycle_stride":[1,16,2944],"dimensionality":3,"extent":[16,9,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"in2agg_1":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[9214],"cycle_stride":[4,16,144,2944],"dimensionality":4,"extent":[4,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,36],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,4]},"sram2tb_1":{"cycle_starting_addr":[10366],"cycle_stride":[4,16,112,336,2944],"dimensionality":5,"extent":[4,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,36],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,4,4]},"tb2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944],"dimensionality":4,"extent":[16,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,16],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944],"dimensionality":5,"extent":[14,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,1,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_f1_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f1_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U9"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7780],"cycle_stride":[4,16,2944],"delay":[0],"dimensionality":3,"extent":[4,9,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,36]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[9221],"cycle_stride":[4,144,2944],"delay":[6],"dimensionality":3,"extent":[36,8,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,36]},"in2agg_0":{"cycle_starting_addr":[7776],"cycle_stride":[1,16,2944],"dimensionality":3,"extent":[16,9,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"in2agg_1":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[9214],"cycle_stride":[4,16,144,2944],"dimensionality":4,"extent":[4,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,36],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,4]},"sram2tb_1":{"cycle_starting_addr":[10366],"cycle_stride":[4,16,112,336,2944],"dimensionality":5,"extent":[4,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,36],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,4,4]},"tb2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944],"dimensionality":4,"extent":[16,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,16],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944],"dimensionality":5,"extent":[14,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,1,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_f1_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f1_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U10"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7780],"cycle_stride":[4,16,2944],"delay":[0],"dimensionality":3,"extent":[4,9,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,36]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[9221],"cycle_stride":[4,144,2944],"delay":[6],"dimensionality":3,"extent":[36,8,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,36]},"in2agg_0":{"cycle_starting_addr":[7776],"cycle_stride":[1,16,2944],"dimensionality":3,"extent":[16,9,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"in2agg_1":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[9214],"cycle_stride":[4,16,144,2944],"dimensionality":4,"extent":[4,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,36],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,4]},"sram2tb_1":{"cycle_starting_addr":[10366],"cycle_stride":[4,16,112,336,2944],"dimensionality":5,"extent":[4,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,36],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,4,4]},"tb2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944],"dimensionality":4,"extent":[16,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,16],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944],"dimensionality":5,"extent":[14,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,1,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_f1_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f1_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U11"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7780],"cycle_stride":[4,16,2944],"delay":[0],"dimensionality":3,"extent":[4,9,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,36]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[9221],"cycle_stride":[4,144,2944],"delay":[6],"dimensionality":3,"extent":[36,8,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,36]},"in2agg_0":{"cycle_starting_addr":[7776],"cycle_stride":[1,16,2944],"dimensionality":3,"extent":[16,9,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"in2agg_1":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[9214],"cycle_stride":[4,16,144,2944],"dimensionality":4,"extent":[4,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,36],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,4]},"sram2tb_1":{"cycle_starting_addr":[10366],"cycle_stride":[4,16,112,336,2944],"dimensionality":5,"extent":[4,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,36],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,4,4]},"tb2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944],"dimensionality":4,"extent":[16,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,16],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944],"dimensionality":5,"extent":[14,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,1,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_f1_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f1_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U12"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7780],"cycle_stride":[4,16,2944],"delay":[0],"dimensionality":3,"extent":[4,9,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,36]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[9221],"cycle_stride":[4,144,2944],"delay":[6],"dimensionality":3,"extent":[36,8,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,36]},"in2agg_0":{"cycle_starting_addr":[7776],"cycle_stride":[1,16,2944],"dimensionality":3,"extent":[16,9,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"in2agg_1":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[9214],"cycle_stride":[4,16,144,2944],"dimensionality":4,"extent":[4,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,36],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,4]},"sram2tb_1":{"cycle_starting_addr":[10366],"cycle_stride":[4,16,112,336,2944],"dimensionality":5,"extent":[4,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,36],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,4,4]},"tb2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944],"dimensionality":4,"extent":[16,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,16],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944],"dimensionality":5,"extent":[14,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,1,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_f1_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f1_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U13"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7780],"cycle_stride":[4,16,2944],"delay":[0],"dimensionality":3,"extent":[4,9,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,36]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[9221],"cycle_stride":[4,144,2944],"delay":[6],"dimensionality":3,"extent":[36,8,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,36]},"in2agg_0":{"cycle_starting_addr":[7776],"cycle_stride":[1,16,2944],"dimensionality":3,"extent":[16,9,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"in2agg_1":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[9214],"cycle_stride":[4,16,144,2944],"dimensionality":4,"extent":[4,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,36],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,4]},"sram2tb_1":{"cycle_starting_addr":[10366],"cycle_stride":[4,16,112,336,2944],"dimensionality":5,"extent":[4,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,36],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,4,4]},"tb2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944],"dimensionality":4,"extent":[16,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,16],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944],"dimensionality":5,"extent":[14,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,1,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_f1_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f1_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U14"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7780],"cycle_stride":[4,16,2944],"delay":[0],"dimensionality":3,"extent":[4,9,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,36]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[9221],"cycle_stride":[4,144,2944],"delay":[6],"dimensionality":3,"extent":[36,8,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,36]},"in2agg_0":{"cycle_starting_addr":[7776],"cycle_stride":[1,16,2944],"dimensionality":3,"extent":[16,9,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"in2agg_1":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[9214],"cycle_stride":[4,16,144,2944],"dimensionality":4,"extent":[4,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,36],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,4]},"sram2tb_1":{"cycle_starting_addr":[10366],"cycle_stride":[4,16,112,336,2944],"dimensionality":5,"extent":[4,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,36],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,4,4]},"tb2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944],"dimensionality":4,"extent":[16,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,16],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944],"dimensionality":5,"extent":[14,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,1,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_f1_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f1_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U15"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7780],"cycle_stride":[4,16,2944],"delay":[0],"dimensionality":3,"extent":[4,9,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,36]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[9221],"cycle_stride":[4,144,2944],"delay":[6],"dimensionality":3,"extent":[36,8,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,36]},"in2agg_0":{"cycle_starting_addr":[7776],"cycle_stride":[1,16,2944],"dimensionality":3,"extent":[16,9,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"in2agg_1":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[9214],"cycle_stride":[4,16,144,2944],"dimensionality":4,"extent":[4,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,36],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,4]},"sram2tb_1":{"cycle_starting_addr":[10366],"cycle_stride":[4,16,112,336,2944],"dimensionality":5,"extent":[4,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,0,4,36],"write_data_starting_addr":[0],"write_data_stride":[1,4,0,4,4]},"tb2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944],"dimensionality":4,"extent":[16,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,16],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944],"dimensionality":5,"extent":[14,7,3,3,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,1,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_f1_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_f1_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_f1_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_f1_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_f1_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_f1_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_f1_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_f1_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_f1_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_f1_cgra_stencil_BANK_0.data_out_1","self.op_hcompute_f1_cgra_1_stencil_10_read.0"],
          ["ub_f1_cgra_stencil_BANK_1.data_out_1","self.op_hcompute_f1_cgra_1_stencil_10_read.1"],
          ["ub_f1_cgra_stencil_BANK_2.data_out_1","self.op_hcompute_f1_cgra_1_stencil_10_read.2"],
          ["ub_f1_cgra_stencil_BANK_3.data_out_1","self.op_hcompute_f1_cgra_1_stencil_10_read.3"],
          ["ub_f1_cgra_stencil_BANK_4.data_out_1","self.op_hcompute_f1_cgra_1_stencil_10_read.4"],
          ["ub_f1_cgra_stencil_BANK_5.data_out_1","self.op_hcompute_f1_cgra_1_stencil_10_read.5"],
          ["ub_f1_cgra_stencil_BANK_7.data_out_1","self.op_hcompute_f1_cgra_1_stencil_10_read.6"],
          ["ub_f1_cgra_stencil_BANK_6.data_out_1","self.op_hcompute_f1_cgra_1_stencil_10_read.7"],
          ["ub_f1_cgra_stencil_BANK_0.data_out_1","self.op_hcompute_f1_cgra_1_stencil_11_read.0"],
          ["ub_f1_cgra_stencil_BANK_1.data_out_1","self.op_hcompute_f1_cgra_1_stencil_11_read.1"],
          ["ub_f1_cgra_stencil_BANK_2.data_out_1","self.op_hcompute_f1_cgra_1_stencil_11_read.2"],
          ["ub_f1_cgra_stencil_BANK_3.data_out_1","self.op_hcompute_f1_cgra_1_stencil_11_read.3"],
          ["ub_f1_cgra_stencil_BANK_4.data_out_1","self.op_hcompute_f1_cgra_1_stencil_11_read.4"],
          ["ub_f1_cgra_stencil_BANK_5.data_out_1","self.op_hcompute_f1_cgra_1_stencil_11_read.5"],
          ["ub_f1_cgra_stencil_BANK_7.data_out_1","self.op_hcompute_f1_cgra_1_stencil_11_read.6"],
          ["ub_f1_cgra_stencil_BANK_6.data_out_1","self.op_hcompute_f1_cgra_1_stencil_11_read.7"],
          ["ub_f1_cgra_stencil_BANK_0.data_out_1","self.op_hcompute_f1_cgra_1_stencil_12_read.0"],
          ["ub_f1_cgra_stencil_BANK_1.data_out_1","self.op_hcompute_f1_cgra_1_stencil_12_read.1"],
          ["ub_f1_cgra_stencil_BANK_2.data_out_1","self.op_hcompute_f1_cgra_1_stencil_12_read.2"],
          ["ub_f1_cgra_stencil_BANK_3.data_out_1","self.op_hcompute_f1_cgra_1_stencil_12_read.3"],
          ["ub_f1_cgra_stencil_BANK_4.data_out_1","self.op_hcompute_f1_cgra_1_stencil_12_read.4"],
          ["ub_f1_cgra_stencil_BANK_5.data_out_1","self.op_hcompute_f1_cgra_1_stencil_12_read.5"],
          ["ub_f1_cgra_stencil_BANK_7.data_out_1","self.op_hcompute_f1_cgra_1_stencil_12_read.6"],
          ["ub_f1_cgra_stencil_BANK_6.data_out_1","self.op_hcompute_f1_cgra_1_stencil_12_read.7"],
          ["ub_f1_cgra_stencil_BANK_0.data_out_1","self.op_hcompute_f1_cgra_1_stencil_13_read.0"],
          ["ub_f1_cgra_stencil_BANK_1.data_out_1","self.op_hcompute_f1_cgra_1_stencil_13_read.1"],
          ["ub_f1_cgra_stencil_BANK_2.data_out_1","self.op_hcompute_f1_cgra_1_stencil_13_read.2"],
          ["ub_f1_cgra_stencil_BANK_3.data_out_1","self.op_hcompute_f1_cgra_1_stencil_13_read.3"],
          ["ub_f1_cgra_stencil_BANK_4.data_out_1","self.op_hcompute_f1_cgra_1_stencil_13_read.4"],
          ["ub_f1_cgra_stencil_BANK_5.data_out_1","self.op_hcompute_f1_cgra_1_stencil_13_read.5"],
          ["ub_f1_cgra_stencil_BANK_7.data_out_1","self.op_hcompute_f1_cgra_1_stencil_13_read.6"],
          ["ub_f1_cgra_stencil_BANK_6.data_out_1","self.op_hcompute_f1_cgra_1_stencil_13_read.7"],
          ["ub_f1_cgra_stencil_BANK_0.data_out_1","self.op_hcompute_f1_cgra_1_stencil_14_read.0"],
          ["ub_f1_cgra_stencil_BANK_1.data_out_1","self.op_hcompute_f1_cgra_1_stencil_14_read.1"],
          ["ub_f1_cgra_stencil_BANK_2.data_out_1","self.op_hcompute_f1_cgra_1_stencil_14_read.2"],
          ["ub_f1_cgra_stencil_BANK_3.data_out_1","self.op_hcompute_f1_cgra_1_stencil_14_read.3"],
          ["ub_f1_cgra_stencil_BANK_4.data_out_1","self.op_hcompute_f1_cgra_1_stencil_14_read.4"],
          ["ub_f1_cgra_stencil_BANK_5.data_out_1","self.op_hcompute_f1_cgra_1_stencil_14_read.5"],
          ["ub_f1_cgra_stencil_BANK_7.data_out_1","self.op_hcompute_f1_cgra_1_stencil_14_read.6"],
          ["ub_f1_cgra_stencil_BANK_6.data_out_1","self.op_hcompute_f1_cgra_1_stencil_14_read.7"],
          ["ub_f1_cgra_stencil_BANK_0.data_out_1","self.op_hcompute_f1_cgra_1_stencil_15_read.0"],
          ["ub_f1_cgra_stencil_BANK_1.data_out_1","self.op_hcompute_f1_cgra_1_stencil_15_read.1"],
          ["ub_f1_cgra_stencil_BANK_2.data_out_1","self.op_hcompute_f1_cgra_1_stencil_15_read.2"],
          ["ub_f1_cgra_stencil_BANK_3.data_out_1","self.op_hcompute_f1_cgra_1_stencil_15_read.3"],
          ["ub_f1_cgra_stencil_BANK_4.data_out_1","self.op_hcompute_f1_cgra_1_stencil_15_read.4"],
          ["ub_f1_cgra_stencil_BANK_5.data_out_1","self.op_hcompute_f1_cgra_1_stencil_15_read.5"],
          ["ub_f1_cgra_stencil_BANK_7.data_out_1","self.op_hcompute_f1_cgra_1_stencil_15_read.6"],
          ["ub_f1_cgra_stencil_BANK_6.data_out_1","self.op_hcompute_f1_cgra_1_stencil_15_read.7"],
          ["ub_f1_cgra_stencil_BANK_0.data_out_1","self.op_hcompute_f1_cgra_1_stencil_8_read.0"],
          ["ub_f1_cgra_stencil_BANK_1.data_out_1","self.op_hcompute_f1_cgra_1_stencil_8_read.1"],
          ["ub_f1_cgra_stencil_BANK_2.data_out_1","self.op_hcompute_f1_cgra_1_stencil_8_read.2"],
          ["ub_f1_cgra_stencil_BANK_3.data_out_1","self.op_hcompute_f1_cgra_1_stencil_8_read.3"],
          ["ub_f1_cgra_stencil_BANK_4.data_out_1","self.op_hcompute_f1_cgra_1_stencil_8_read.4"],
          ["ub_f1_cgra_stencil_BANK_5.data_out_1","self.op_hcompute_f1_cgra_1_stencil_8_read.5"],
          ["ub_f1_cgra_stencil_BANK_7.data_out_1","self.op_hcompute_f1_cgra_1_stencil_8_read.6"],
          ["ub_f1_cgra_stencil_BANK_6.data_out_1","self.op_hcompute_f1_cgra_1_stencil_8_read.7"],
          ["ub_f1_cgra_stencil_BANK_1.data_out_1","self.op_hcompute_f1_cgra_1_stencil_9_read.0"],
          ["ub_f1_cgra_stencil_BANK_2.data_out_1","self.op_hcompute_f1_cgra_1_stencil_9_read.1"],
          ["ub_f1_cgra_stencil_BANK_3.data_out_1","self.op_hcompute_f1_cgra_1_stencil_9_read.2"],
          ["ub_f1_cgra_stencil_BANK_4.data_out_1","self.op_hcompute_f1_cgra_1_stencil_9_read.3"],
          ["ub_f1_cgra_stencil_BANK_5.data_out_1","self.op_hcompute_f1_cgra_1_stencil_9_read.4"],
          ["ub_f1_cgra_stencil_BANK_7.data_out_1","self.op_hcompute_f1_cgra_1_stencil_9_read.5"],
          ["ub_f1_cgra_stencil_BANK_6.data_out_1","self.op_hcompute_f1_cgra_1_stencil_9_read.6"],
          ["ub_f1_cgra_stencil_BANK_0.data_out_1","self.op_hcompute_f1_cgra_1_stencil_9_read.7"],
          ["ub_f1_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_f1_cgra_stencil_10_read.0"],
          ["ub_f1_cgra_stencil_BANK_2.data_in_1","self.op_hcompute_f1_cgra_stencil_10_write.0"],
          ["ub_f1_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_f1_cgra_stencil_11_read.0"],
          ["ub_f1_cgra_stencil_BANK_3.data_in_1","self.op_hcompute_f1_cgra_stencil_11_write.0"],
          ["ub_f1_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_f1_cgra_stencil_12_read.0"],
          ["ub_f1_cgra_stencil_BANK_4.data_in_1","self.op_hcompute_f1_cgra_stencil_12_write.0"],
          ["ub_f1_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_f1_cgra_stencil_13_read.0"],
          ["ub_f1_cgra_stencil_BANK_5.data_in_1","self.op_hcompute_f1_cgra_stencil_13_write.0"],
          ["ub_f1_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_f1_cgra_stencil_14_read.0"],
          ["ub_f1_cgra_stencil_BANK_6.data_in_1","self.op_hcompute_f1_cgra_stencil_14_write.0"],
          ["ub_f1_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_f1_cgra_stencil_15_read.0"],
          ["ub_f1_cgra_stencil_BANK_7.data_in_1","self.op_hcompute_f1_cgra_stencil_15_write.0"],
          ["ub_f1_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_f1_cgra_stencil_1_write.0"],
          ["ub_f1_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_f1_cgra_stencil_2_write.0"],
          ["ub_f1_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_f1_cgra_stencil_3_write.0"],
          ["ub_f1_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_f1_cgra_stencil_4_write.0"],
          ["ub_f1_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_f1_cgra_stencil_5_write.0"],
          ["ub_f1_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_f1_cgra_stencil_6_write.0"],
          ["ub_f1_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_f1_cgra_stencil_7_write.0"],
          ["ub_f1_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_f1_cgra_stencil_8_read.0"],
          ["ub_f1_cgra_stencil_BANK_0.data_in_1","self.op_hcompute_f1_cgra_stencil_8_write.0"],
          ["ub_f1_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_f1_cgra_stencil_9_read.0"],
          ["ub_f1_cgra_stencil_BANK_1.data_in_1","self.op_hcompute_f1_cgra_stencil_9_write.0"],
          ["ub_f1_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_f1_cgra_stencil_write.0"],
          ["ub_f1_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_f1_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_f1_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_f1_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_f1_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_f1_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_f1_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_f1_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_f1_cgra_stencil_BANK_0_clk_en_const.out","ub_f1_cgra_stencil_BANK_0.clk_en"],
          ["ub_f1_cgra_stencil_BANK_0_clk_en_const.out","ub_f1_cgra_stencil_BANK_0.rst_n"],
          ["ub_f1_cgra_stencil_BANK_1_clk_en_const.out","ub_f1_cgra_stencil_BANK_1.clk_en"],
          ["ub_f1_cgra_stencil_BANK_1_clk_en_const.out","ub_f1_cgra_stencil_BANK_1.rst_n"],
          ["ub_f1_cgra_stencil_BANK_2_clk_en_const.out","ub_f1_cgra_stencil_BANK_2.clk_en"],
          ["ub_f1_cgra_stencil_BANK_2_clk_en_const.out","ub_f1_cgra_stencil_BANK_2.rst_n"],
          ["ub_f1_cgra_stencil_BANK_3_clk_en_const.out","ub_f1_cgra_stencil_BANK_3.clk_en"],
          ["ub_f1_cgra_stencil_BANK_3_clk_en_const.out","ub_f1_cgra_stencil_BANK_3.rst_n"],
          ["ub_f1_cgra_stencil_BANK_4_clk_en_const.out","ub_f1_cgra_stencil_BANK_4.clk_en"],
          ["ub_f1_cgra_stencil_BANK_4_clk_en_const.out","ub_f1_cgra_stencil_BANK_4.rst_n"],
          ["ub_f1_cgra_stencil_BANK_5_clk_en_const.out","ub_f1_cgra_stencil_BANK_5.clk_en"],
          ["ub_f1_cgra_stencil_BANK_5_clk_en_const.out","ub_f1_cgra_stencil_BANK_5.rst_n"],
          ["ub_f1_cgra_stencil_BANK_6_clk_en_const.out","ub_f1_cgra_stencil_BANK_6.clk_en"],
          ["ub_f1_cgra_stencil_BANK_6_clk_en_const.out","ub_f1_cgra_stencil_BANK_6.rst_n"],
          ["ub_f1_cgra_stencil_BANK_7_clk_en_const.out","ub_f1_cgra_stencil_BANK_7.clk_en"],
          ["ub_f1_cgra_stencil_BANK_7_clk_en_const.out","ub_f1_cgra_stencil_BANK_7.rst_n"]
        ]
      },
      "fsrcnn_shared":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read_en","Bit"],
          ["input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read_en","Bit"],
          ["input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read_en","Bit"],
          ["input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read_en","Bit"],
          ["input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read_en","Bit"],
          ["input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read_en","Bit"],
          ["input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read_en","Bit"],
          ["input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read_en","Bit"],
          ["input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel1_host_stencil_op_hcompute_kernel1_glb_stencil_read_en","Bit"],
          ["kernel1_host_stencil_op_hcompute_kernel1_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel2_host_stencil_op_hcompute_kernel2_glb_stencil_read_en","Bit"],
          ["kernel2_host_stencil_op_hcompute_kernel2_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_en","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2453":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U2458":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U2463":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U2468":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U2473":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U2478":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U2483":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U2488":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U2493":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U2498":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U2503":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2603":{
            "modref":"global.compute_share_mux__U2600"
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2622":{
            "modref":"global.compute_share_mux__U2604"
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2641":{
            "modref":"global.compute_share_mux__U2623"
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2645":{
            "modref":"global.compute_share_mux__U2642"
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2664":{
            "modref":"global.compute_share_mux__U2646"
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2683":{
            "modref":"global.compute_share_mux__U2665"
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2687":{
            "modref":"global.compute_share_mux__U2684"
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2706":{
            "modref":"global.compute_share_mux__U2688"
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2725":{
            "modref":"global.compute_share_mux__U2707"
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2729":{
            "modref":"global.compute_share_mux__U2726"
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2748":{
            "modref":"global.compute_share_mux__U2730"
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2767":{
            "modref":"global.compute_share_mux__U2749"
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2771":{
            "modref":"global.compute_share_mux__U2768"
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2790":{
            "modref":"global.compute_share_mux__U2772"
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2809":{
            "modref":"global.compute_share_mux__U2791"
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2813":{
            "modref":"global.compute_share_mux__U2810"
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2832":{
            "modref":"global.compute_share_mux__U2814"
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2851":{
            "modref":"global.compute_share_mux__U2833"
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2855":{
            "modref":"global.compute_share_mux__U2852"
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2874":{
            "modref":"global.compute_share_mux__U2856"
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2893":{
            "modref":"global.compute_share_mux__U2875"
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2897":{
            "modref":"global.compute_share_mux__U2894"
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2916":{
            "modref":"global.compute_share_mux__U2898"
          },
          "compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2935":{
            "modref":"global.compute_share_mux__U2917"
          },
          "f1_cgra_1_stencil":{
            "modref":"global.f1_cgra_1_stencil_ub"
          },
          "f1_cgra_stencil":{
            "modref":"global.f1_cgra_stencil_ub"
          },
          "input_cgra_stencil":{
            "modref":"global.input_cgra_stencil_ub"
          },
          "input_glb_stencil":{
            "modref":"global.input_glb_stencil_ub"
          },
          "kernel1_cgra_stencil":{
            "modref":"global.kernel1_cgra_stencil_ub"
          },
          "kernel1_glb_stencil":{
            "modref":"global.kernel1_glb_stencil_ub"
          },
          "kernel2_cgra_stencil":{
            "modref":"global.kernel2_cgra_stencil_ub"
          },
          "kernel2_glb_stencil":{
            "modref":"global.kernel2_glb_stencil_ub"
          },
          "kernel_cgra_stencil":{
            "modref":"global.kernel_cgra_stencil_ub"
          },
          "kernel_glb_stencil":{
            "modref":"global.kernel_glb_stencil_ub"
          },
          "op_hcompute_f1_cgra_1_stencil":{
            "modref":"global.cu_op_hcompute_f1_cgra_1_stencil"
          },
          "op_hcompute_f1_cgra_1_stencil_1":{
            "modref":"global.cu_op_hcompute_f1_cgra_1_stencil_1"
          },
          "op_hcompute_f1_cgra_1_stencil_10_exe_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_10_exe_start_pt__U2510"
          },
          "op_hcompute_f1_cgra_1_stencil_10_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2508"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944,5888],"dimensionality":6,"extent":[14,7,3,3,2,4]}},"mode":"lake"}
          },
          "op_hcompute_f1_cgra_1_stencil_10_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_f1_cgra_1_stencil_10_read_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_10_read_start_pt__U2509"
          },
          "op_hcompute_f1_cgra_1_stencil_10_write_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_10_write_start_pt__U2511"
          },
          "op_hcompute_f1_cgra_1_stencil_11_exe_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_11_exe_start_pt__U2522"
          },
          "op_hcompute_f1_cgra_1_stencil_11_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2520"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944,5888],"dimensionality":6,"extent":[14,7,3,3,2,4]}},"mode":"lake"}
          },
          "op_hcompute_f1_cgra_1_stencil_11_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_f1_cgra_1_stencil_11_read_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_11_read_start_pt__U2521"
          },
          "op_hcompute_f1_cgra_1_stencil_11_write_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_11_write_start_pt__U2523"
          },
          "op_hcompute_f1_cgra_1_stencil_12_exe_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_12_exe_start_pt__U2534"
          },
          "op_hcompute_f1_cgra_1_stencil_12_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2532"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944,5888],"dimensionality":6,"extent":[14,7,3,3,2,4]}},"mode":"lake"}
          },
          "op_hcompute_f1_cgra_1_stencil_12_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_f1_cgra_1_stencil_12_read_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_12_read_start_pt__U2533"
          },
          "op_hcompute_f1_cgra_1_stencil_12_write_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_12_write_start_pt__U2535"
          },
          "op_hcompute_f1_cgra_1_stencil_13_exe_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_13_exe_start_pt__U2546"
          },
          "op_hcompute_f1_cgra_1_stencil_13_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2544"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944,5888],"dimensionality":6,"extent":[14,7,3,3,2,4]}},"mode":"lake"}
          },
          "op_hcompute_f1_cgra_1_stencil_13_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_f1_cgra_1_stencil_13_read_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_13_read_start_pt__U2545"
          },
          "op_hcompute_f1_cgra_1_stencil_13_write_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_13_write_start_pt__U2547"
          },
          "op_hcompute_f1_cgra_1_stencil_14_exe_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_14_exe_start_pt__U2558"
          },
          "op_hcompute_f1_cgra_1_stencil_14_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2556"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944,5888],"dimensionality":6,"extent":[14,7,3,3,2,4]}},"mode":"lake"}
          },
          "op_hcompute_f1_cgra_1_stencil_14_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_f1_cgra_1_stencil_14_read_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_14_read_start_pt__U2557"
          },
          "op_hcompute_f1_cgra_1_stencil_14_write_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_14_write_start_pt__U2559"
          },
          "op_hcompute_f1_cgra_1_stencil_15_exe_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_15_exe_start_pt__U2570"
          },
          "op_hcompute_f1_cgra_1_stencil_15_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2568"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944,5888],"dimensionality":6,"extent":[14,7,3,3,2,4]}},"mode":"lake"}
          },
          "op_hcompute_f1_cgra_1_stencil_15_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_f1_cgra_1_stencil_15_read_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_15_read_start_pt__U2569"
          },
          "op_hcompute_f1_cgra_1_stencil_15_write_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_15_write_start_pt__U2571"
          },
          "op_hcompute_f1_cgra_1_stencil_2":{
            "modref":"global.cu_op_hcompute_f1_cgra_1_stencil_2"
          },
          "op_hcompute_f1_cgra_1_stencil_3":{
            "modref":"global.cu_op_hcompute_f1_cgra_1_stencil_3"
          },
          "op_hcompute_f1_cgra_1_stencil_4":{
            "modref":"global.cu_op_hcompute_f1_cgra_1_stencil_4"
          },
          "op_hcompute_f1_cgra_1_stencil_5":{
            "modref":"global.cu_op_hcompute_f1_cgra_1_stencil_5"
          },
          "op_hcompute_f1_cgra_1_stencil_6":{
            "modref":"global.cu_op_hcompute_f1_cgra_1_stencil_6"
          },
          "op_hcompute_f1_cgra_1_stencil_7":{
            "modref":"global.cu_op_hcompute_f1_cgra_1_stencil_7"
          },
          "op_hcompute_f1_cgra_1_stencil_8_exe_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_8_exe_start_pt__U2582"
          },
          "op_hcompute_f1_cgra_1_stencil_8_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2580"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944,5888],"dimensionality":6,"extent":[14,7,3,3,2,4]}},"mode":"lake"}
          },
          "op_hcompute_f1_cgra_1_stencil_8_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_f1_cgra_1_stencil_8_read_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_8_read_start_pt__U2581"
          },
          "op_hcompute_f1_cgra_1_stencil_8_write_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_8_write_start_pt__U2583"
          },
          "op_hcompute_f1_cgra_1_stencil_9_exe_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_9_exe_start_pt__U2594"
          },
          "op_hcompute_f1_cgra_1_stencil_9_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2592"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[10370],"cycle_stride":[1,16,112,336,2944,5888],"dimensionality":6,"extent":[14,7,3,3,2,4]}},"mode":"lake"}
          },
          "op_hcompute_f1_cgra_1_stencil_9_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_f1_cgra_1_stencil_9_read_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_9_read_start_pt__U2593"
          },
          "op_hcompute_f1_cgra_1_stencil_9_write_start":{
            "modref":"global.op_hcompute_f1_cgra_1_stencil_9_write_start_pt__U2595"
          },
          "op_hcompute_f1_cgra_stencil":{
            "modref":"global.cu_op_hcompute_f1_cgra_stencil"
          },
          "op_hcompute_f1_cgra_stencil_1":{
            "modref":"global.cu_op_hcompute_f1_cgra_stencil_1"
          },
          "op_hcompute_f1_cgra_stencil_10":{
            "modref":"global.cu_op_hcompute_f1_cgra_stencil_10"
          },
          "op_hcompute_f1_cgra_stencil_10_exe_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_10_exe_start_pt__U2506"
          },
          "op_hcompute_f1_cgra_stencil_10_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2504"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944,5888],"dimensionality":5,"extent":[16,9,8,2,4]}},"mode":"lake"}
          },
          "op_hcompute_f1_cgra_stencil_10_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_f1_cgra_stencil_10_read_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_10_read_start_pt__U2505"
          },
          "op_hcompute_f1_cgra_stencil_10_write_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_10_write_start_pt__U2507"
          },
          "op_hcompute_f1_cgra_stencil_11":{
            "modref":"global.cu_op_hcompute_f1_cgra_stencil_11"
          },
          "op_hcompute_f1_cgra_stencil_11_exe_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_11_exe_start_pt__U2518"
          },
          "op_hcompute_f1_cgra_stencil_11_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2516"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944,5888],"dimensionality":5,"extent":[16,9,8,2,4]}},"mode":"lake"}
          },
          "op_hcompute_f1_cgra_stencil_11_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_f1_cgra_stencil_11_read_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_11_read_start_pt__U2517"
          },
          "op_hcompute_f1_cgra_stencil_11_write_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_11_write_start_pt__U2519"
          },
          "op_hcompute_f1_cgra_stencil_12":{
            "modref":"global.cu_op_hcompute_f1_cgra_stencil_12"
          },
          "op_hcompute_f1_cgra_stencil_12_exe_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_12_exe_start_pt__U2530"
          },
          "op_hcompute_f1_cgra_stencil_12_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2528"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944,5888],"dimensionality":5,"extent":[16,9,8,2,4]}},"mode":"lake"}
          },
          "op_hcompute_f1_cgra_stencil_12_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_f1_cgra_stencil_12_read_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_12_read_start_pt__U2529"
          },
          "op_hcompute_f1_cgra_stencil_12_write_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_12_write_start_pt__U2531"
          },
          "op_hcompute_f1_cgra_stencil_13":{
            "modref":"global.cu_op_hcompute_f1_cgra_stencil_13"
          },
          "op_hcompute_f1_cgra_stencil_13_exe_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_13_exe_start_pt__U2542"
          },
          "op_hcompute_f1_cgra_stencil_13_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2540"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944,5888],"dimensionality":5,"extent":[16,9,8,2,4]}},"mode":"lake"}
          },
          "op_hcompute_f1_cgra_stencil_13_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_f1_cgra_stencil_13_read_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_13_read_start_pt__U2541"
          },
          "op_hcompute_f1_cgra_stencil_13_write_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_13_write_start_pt__U2543"
          },
          "op_hcompute_f1_cgra_stencil_14":{
            "modref":"global.cu_op_hcompute_f1_cgra_stencil_14"
          },
          "op_hcompute_f1_cgra_stencil_14_exe_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_14_exe_start_pt__U2554"
          },
          "op_hcompute_f1_cgra_stencil_14_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2552"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944,5888],"dimensionality":5,"extent":[16,9,8,2,4]}},"mode":"lake"}
          },
          "op_hcompute_f1_cgra_stencil_14_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_f1_cgra_stencil_14_read_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_14_read_start_pt__U2553"
          },
          "op_hcompute_f1_cgra_stencil_14_write_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_14_write_start_pt__U2555"
          },
          "op_hcompute_f1_cgra_stencil_15":{
            "modref":"global.cu_op_hcompute_f1_cgra_stencil_15"
          },
          "op_hcompute_f1_cgra_stencil_15_exe_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_15_exe_start_pt__U2566"
          },
          "op_hcompute_f1_cgra_stencil_15_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2564"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944,5888],"dimensionality":5,"extent":[16,9,8,2,4]}},"mode":"lake"}
          },
          "op_hcompute_f1_cgra_stencil_15_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_f1_cgra_stencil_15_read_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_15_read_start_pt__U2565"
          },
          "op_hcompute_f1_cgra_stencil_15_write_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_15_write_start_pt__U2567"
          },
          "op_hcompute_f1_cgra_stencil_2":{
            "modref":"global.cu_op_hcompute_f1_cgra_stencil_2"
          },
          "op_hcompute_f1_cgra_stencil_3":{
            "modref":"global.cu_op_hcompute_f1_cgra_stencil_3"
          },
          "op_hcompute_f1_cgra_stencil_4":{
            "modref":"global.cu_op_hcompute_f1_cgra_stencil_4"
          },
          "op_hcompute_f1_cgra_stencil_5":{
            "modref":"global.cu_op_hcompute_f1_cgra_stencil_5"
          },
          "op_hcompute_f1_cgra_stencil_6":{
            "modref":"global.cu_op_hcompute_f1_cgra_stencil_6"
          },
          "op_hcompute_f1_cgra_stencil_7":{
            "modref":"global.cu_op_hcompute_f1_cgra_stencil_7"
          },
          "op_hcompute_f1_cgra_stencil_8":{
            "modref":"global.cu_op_hcompute_f1_cgra_stencil_8"
          },
          "op_hcompute_f1_cgra_stencil_8_exe_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_8_exe_start_pt__U2578"
          },
          "op_hcompute_f1_cgra_stencil_8_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2576"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944,5888],"dimensionality":5,"extent":[16,9,8,2,4]}},"mode":"lake"}
          },
          "op_hcompute_f1_cgra_stencil_8_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_f1_cgra_stencil_8_read_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_8_read_start_pt__U2577"
          },
          "op_hcompute_f1_cgra_stencil_8_write_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_8_write_start_pt__U2579"
          },
          "op_hcompute_f1_cgra_stencil_9":{
            "modref":"global.cu_op_hcompute_f1_cgra_stencil_9"
          },
          "op_hcompute_f1_cgra_stencil_9_exe_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_9_exe_start_pt__U2590"
          },
          "op_hcompute_f1_cgra_stencil_9_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2588"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944,5888],"dimensionality":5,"extent":[16,9,8,2,4]}},"mode":"lake"}
          },
          "op_hcompute_f1_cgra_stencil_9_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_f1_cgra_stencil_9_read_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_9_read_start_pt__U2589"
          },
          "op_hcompute_f1_cgra_stencil_9_write_start":{
            "modref":"global.op_hcompute_f1_cgra_stencil_9_write_start_pt__U2591"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_1"
          },
          "op_hcompute_hw_output_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_exe_start_pt__U2443"
          },
          "op_hcompute_hw_output_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2441"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[33552],"cycle_stride":[1,8,224],"dimensionality":3,"extent":[8,28,28]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_read_start_pt__U2442"
          },
          "op_hcompute_hw_output_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_write_start_pt__U2444"
          },
          "op_hcompute_hw_output_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_2"
          },
          "op_hcompute_hw_output_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_exe_start_pt__U2439"
          },
          "op_hcompute_hw_output_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2437"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[33552],"cycle_stride":[1,8,224],"dimensionality":3,"extent":[8,28,28]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_read_start_pt__U2438"
          },
          "op_hcompute_hw_output_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_write_start_pt__U2440"
          },
          "op_hcompute_hw_output_stencil_3":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_3"
          },
          "op_hcompute_hw_output_stencil_3_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_3_exe_start_pt__U2435"
          },
          "op_hcompute_hw_output_stencil_3_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2433"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[33552],"cycle_stride":[1,8,224],"dimensionality":3,"extent":[8,28,28]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_3_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_3_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_3_read_start_pt__U2434"
          },
          "op_hcompute_hw_output_stencil_3_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_3_write_start_pt__U2436"
          },
          "op_hcompute_hw_output_stencil_4":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_4"
          },
          "op_hcompute_hw_output_stencil_4_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_4_exe_start_pt__U2431"
          },
          "op_hcompute_hw_output_stencil_4_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2429"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[33552],"cycle_stride":[1,8,224],"dimensionality":3,"extent":[8,28,28]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_4_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_4_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_4_read_start_pt__U2430"
          },
          "op_hcompute_hw_output_stencil_4_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_4_write_start_pt__U2432"
          },
          "op_hcompute_hw_output_stencil_5":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_5"
          },
          "op_hcompute_hw_output_stencil_5_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_5_exe_start_pt__U2427"
          },
          "op_hcompute_hw_output_stencil_5_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2425"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[33552],"cycle_stride":[1,8,224],"dimensionality":3,"extent":[8,28,28]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_5_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_5_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_5_read_start_pt__U2426"
          },
          "op_hcompute_hw_output_stencil_5_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_5_write_start_pt__U2428"
          },
          "op_hcompute_hw_output_stencil_6":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_6"
          },
          "op_hcompute_hw_output_stencil_6_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_6_exe_start_pt__U2423"
          },
          "op_hcompute_hw_output_stencil_6_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2421"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[33552],"cycle_stride":[1,8,224],"dimensionality":3,"extent":[8,28,28]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_6_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_6_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_6_read_start_pt__U2422"
          },
          "op_hcompute_hw_output_stencil_6_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_6_write_start_pt__U2424"
          },
          "op_hcompute_hw_output_stencil_7":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_7"
          },
          "op_hcompute_hw_output_stencil_7_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_7_exe_start_pt__U2419"
          },
          "op_hcompute_hw_output_stencil_7_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2417"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[33552],"cycle_stride":[1,8,224],"dimensionality":3,"extent":[8,28,28]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_7_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_7_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_7_read_start_pt__U2418"
          },
          "op_hcompute_hw_output_stencil_7_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_7_write_start_pt__U2420"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U2447"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2445"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[33552],"cycle_stride":[1,8,224],"dimensionality":3,"extent":[8,28,28]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U2446"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U2448"
          },
          "op_hcompute_input_cgra_stencil":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil"
          },
          "op_hcompute_input_cgra_stencil_1":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil_1"
          },
          "op_hcompute_input_cgra_stencil_2":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil_2"
          },
          "op_hcompute_input_cgra_stencil_3":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil_3"
          },
          "op_hcompute_input_cgra_stencil_4":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil_4"
          },
          "op_hcompute_input_cgra_stencil_5":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil_5"
          },
          "op_hcompute_input_cgra_stencil_6":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil_6"
          },
          "op_hcompute_input_cgra_stencil_7":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil_7"
          },
          "op_hcompute_input_glb_stencil":{
            "modref":"global.cu_op_hcompute_input_glb_stencil"
          },
          "op_hcompute_input_glb_stencil_1":{
            "modref":"global.cu_op_hcompute_input_glb_stencil_1"
          },
          "op_hcompute_input_glb_stencil_1_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_1_exe_start_pt__U2496"
          },
          "op_hcompute_input_glb_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2494"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,30,900],"dimensionality":3,"extent":[30,30,8]}},"mode":"lake"}
          },
          "op_hcompute_input_glb_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_1_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_1_read_start_pt__U2495"
          },
          "op_hcompute_input_glb_stencil_1_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_1_write_start_pt__U2497"
          },
          "op_hcompute_input_glb_stencil_2":{
            "modref":"global.cu_op_hcompute_input_glb_stencil_2"
          },
          "op_hcompute_input_glb_stencil_2_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_2_exe_start_pt__U2491"
          },
          "op_hcompute_input_glb_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2489"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,30,900],"dimensionality":3,"extent":[30,30,8]}},"mode":"lake"}
          },
          "op_hcompute_input_glb_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_2_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_2_read_start_pt__U2490"
          },
          "op_hcompute_input_glb_stencil_2_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_2_write_start_pt__U2492"
          },
          "op_hcompute_input_glb_stencil_3":{
            "modref":"global.cu_op_hcompute_input_glb_stencil_3"
          },
          "op_hcompute_input_glb_stencil_3_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_3_exe_start_pt__U2486"
          },
          "op_hcompute_input_glb_stencil_3_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2484"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,30,900],"dimensionality":3,"extent":[30,30,8]}},"mode":"lake"}
          },
          "op_hcompute_input_glb_stencil_3_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_3_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_3_read_start_pt__U2485"
          },
          "op_hcompute_input_glb_stencil_3_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_3_write_start_pt__U2487"
          },
          "op_hcompute_input_glb_stencil_4":{
            "modref":"global.cu_op_hcompute_input_glb_stencil_4"
          },
          "op_hcompute_input_glb_stencil_4_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_4_exe_start_pt__U2481"
          },
          "op_hcompute_input_glb_stencil_4_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2479"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,30,900],"dimensionality":3,"extent":[30,30,8]}},"mode":"lake"}
          },
          "op_hcompute_input_glb_stencil_4_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_4_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_4_read_start_pt__U2480"
          },
          "op_hcompute_input_glb_stencil_4_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_4_write_start_pt__U2482"
          },
          "op_hcompute_input_glb_stencil_5":{
            "modref":"global.cu_op_hcompute_input_glb_stencil_5"
          },
          "op_hcompute_input_glb_stencil_5_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_5_exe_start_pt__U2476"
          },
          "op_hcompute_input_glb_stencil_5_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2474"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,30,900],"dimensionality":3,"extent":[30,30,8]}},"mode":"lake"}
          },
          "op_hcompute_input_glb_stencil_5_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_5_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_5_read_start_pt__U2475"
          },
          "op_hcompute_input_glb_stencil_5_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_5_write_start_pt__U2477"
          },
          "op_hcompute_input_glb_stencil_6":{
            "modref":"global.cu_op_hcompute_input_glb_stencil_6"
          },
          "op_hcompute_input_glb_stencil_6_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_6_exe_start_pt__U2471"
          },
          "op_hcompute_input_glb_stencil_6_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2469"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,30,900],"dimensionality":3,"extent":[30,30,8]}},"mode":"lake"}
          },
          "op_hcompute_input_glb_stencil_6_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_6_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_6_read_start_pt__U2470"
          },
          "op_hcompute_input_glb_stencil_6_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_6_write_start_pt__U2472"
          },
          "op_hcompute_input_glb_stencil_7":{
            "modref":"global.cu_op_hcompute_input_glb_stencil_7"
          },
          "op_hcompute_input_glb_stencil_7_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_7_exe_start_pt__U2466"
          },
          "op_hcompute_input_glb_stencil_7_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2464"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,30,900],"dimensionality":3,"extent":[30,30,8]}},"mode":"lake"}
          },
          "op_hcompute_input_glb_stencil_7_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_7_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_7_read_start_pt__U2465"
          },
          "op_hcompute_input_glb_stencil_7_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_7_write_start_pt__U2467"
          },
          "op_hcompute_input_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_exe_start_pt__U2501"
          },
          "op_hcompute_input_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2499"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,30,900],"dimensionality":3,"extent":[30,30,8]}},"mode":"lake"}
          },
          "op_hcompute_input_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_read_start_pt__U2500"
          },
          "op_hcompute_input_glb_stencil_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_write_start_pt__U2502"
          },
          "op_hcompute_kernel1_cgra_stencil":{
            "modref":"global.cu_op_hcompute_kernel1_cgra_stencil"
          },
          "op_hcompute_kernel1_glb_stencil":{
            "modref":"global.cu_op_hcompute_kernel1_glb_stencil"
          },
          "op_hcompute_kernel1_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_kernel1_glb_stencil_exe_start_pt__U2456"
          },
          "op_hcompute_kernel1_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2454"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,8,64,192],"dimensionality":4,"extent":[8,8,3,3]}},"mode":"lake"}
          },
          "op_hcompute_kernel1_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel1_glb_stencil_read_start":{
            "modref":"global.op_hcompute_kernel1_glb_stencil_read_start_pt__U2455"
          },
          "op_hcompute_kernel1_glb_stencil_write_start":{
            "modref":"global.op_hcompute_kernel1_glb_stencil_write_start_pt__U2457"
          },
          "op_hcompute_kernel2_cgra_stencil":{
            "modref":"global.cu_op_hcompute_kernel2_cgra_stencil"
          },
          "op_hcompute_kernel2_glb_stencil":{
            "modref":"global.cu_op_hcompute_kernel2_glb_stencil"
          },
          "op_hcompute_kernel2_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_kernel2_glb_stencil_exe_start_pt__U2451"
          },
          "op_hcompute_kernel2_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2449"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,64]}},"mode":"lake"}
          },
          "op_hcompute_kernel2_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel2_glb_stencil_read_start":{
            "modref":"global.op_hcompute_kernel2_glb_stencil_read_start_pt__U2450"
          },
          "op_hcompute_kernel2_glb_stencil_write_start":{
            "modref":"global.op_hcompute_kernel2_glb_stencil_write_start_pt__U2452"
          },
          "op_hcompute_kernel_cgra_stencil":{
            "modref":"global.cu_op_hcompute_kernel_cgra_stencil"
          },
          "op_hcompute_kernel_glb_stencil":{
            "modref":"global.cu_op_hcompute_kernel_glb_stencil"
          },
          "op_hcompute_kernel_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_exe_start_pt__U2461"
          },
          "op_hcompute_kernel_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2459"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,8]}},"mode":"lake"}
          },
          "op_hcompute_kernel_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel_glb_stencil_read_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_read_start_pt__U2460"
          },
          "op_hcompute_kernel_glb_stencil_write_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_write_start_pt__U2462"
          },
          "op_hcompute_output_cgra_stencil":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil"
          },
          "op_hcompute_output_cgra_stencil_1":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_1"
          },
          "op_hcompute_output_cgra_stencil_10_exe_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_10_exe_start_pt__U2514"
          },
          "op_hcompute_output_cgra_stencil_10_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2512"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944,5888],"dimensionality":5,"extent":[8,14,7,2,4]}},"mode":"lake"}
          },
          "op_hcompute_output_cgra_stencil_10_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_output_cgra_stencil_10_read_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_10_read_start_pt__U2513"
          },
          "op_hcompute_output_cgra_stencil_10_write_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_10_write_start_pt__U2515"
          },
          "op_hcompute_output_cgra_stencil_11_exe_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_11_exe_start_pt__U2526"
          },
          "op_hcompute_output_cgra_stencil_11_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2524"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944,5888],"dimensionality":5,"extent":[8,14,7,2,4]}},"mode":"lake"}
          },
          "op_hcompute_output_cgra_stencil_11_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_output_cgra_stencil_11_read_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_11_read_start_pt__U2525"
          },
          "op_hcompute_output_cgra_stencil_11_write_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_11_write_start_pt__U2527"
          },
          "op_hcompute_output_cgra_stencil_12_exe_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_12_exe_start_pt__U2538"
          },
          "op_hcompute_output_cgra_stencil_12_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2536"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944,5888],"dimensionality":5,"extent":[8,14,7,2,4]}},"mode":"lake"}
          },
          "op_hcompute_output_cgra_stencil_12_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_output_cgra_stencil_12_read_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_12_read_start_pt__U2537"
          },
          "op_hcompute_output_cgra_stencil_12_write_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_12_write_start_pt__U2539"
          },
          "op_hcompute_output_cgra_stencil_13_exe_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_13_exe_start_pt__U2550"
          },
          "op_hcompute_output_cgra_stencil_13_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2548"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944,5888],"dimensionality":5,"extent":[8,14,7,2,4]}},"mode":"lake"}
          },
          "op_hcompute_output_cgra_stencil_13_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_output_cgra_stencil_13_read_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_13_read_start_pt__U2549"
          },
          "op_hcompute_output_cgra_stencil_13_write_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_13_write_start_pt__U2551"
          },
          "op_hcompute_output_cgra_stencil_14_exe_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_14_exe_start_pt__U2562"
          },
          "op_hcompute_output_cgra_stencil_14_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2560"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944,5888],"dimensionality":5,"extent":[8,14,7,2,4]}},"mode":"lake"}
          },
          "op_hcompute_output_cgra_stencil_14_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_output_cgra_stencil_14_read_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_14_read_start_pt__U2561"
          },
          "op_hcompute_output_cgra_stencil_14_write_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_14_write_start_pt__U2563"
          },
          "op_hcompute_output_cgra_stencil_15_exe_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_15_exe_start_pt__U2574"
          },
          "op_hcompute_output_cgra_stencil_15_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2572"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944,5888],"dimensionality":5,"extent":[8,14,7,2,4]}},"mode":"lake"}
          },
          "op_hcompute_output_cgra_stencil_15_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_output_cgra_stencil_15_read_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_15_read_start_pt__U2573"
          },
          "op_hcompute_output_cgra_stencil_15_write_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_15_write_start_pt__U2575"
          },
          "op_hcompute_output_cgra_stencil_2":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_2"
          },
          "op_hcompute_output_cgra_stencil_3":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_3"
          },
          "op_hcompute_output_cgra_stencil_4":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_4"
          },
          "op_hcompute_output_cgra_stencil_5":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_5"
          },
          "op_hcompute_output_cgra_stencil_6":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_6"
          },
          "op_hcompute_output_cgra_stencil_7":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_7"
          },
          "op_hcompute_output_cgra_stencil_8_exe_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_8_exe_start_pt__U2586"
          },
          "op_hcompute_output_cgra_stencil_8_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2584"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944,5888],"dimensionality":5,"extent":[8,14,7,2,4]}},"mode":"lake"}
          },
          "op_hcompute_output_cgra_stencil_8_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_output_cgra_stencil_8_read_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_8_read_start_pt__U2585"
          },
          "op_hcompute_output_cgra_stencil_8_write_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_8_write_start_pt__U2587"
          },
          "op_hcompute_output_cgra_stencil_9_exe_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_9_exe_start_pt__U2598"
          },
          "op_hcompute_output_cgra_stencil_9_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2596"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944,5888],"dimensionality":5,"extent":[8,14,7,2,4]}},"mode":"lake"}
          },
          "op_hcompute_output_cgra_stencil_9_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_output_cgra_stencil_9_read_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_9_read_start_pt__U2597"
          },
          "op_hcompute_output_cgra_stencil_9_write_start":{
            "modref":"global.op_hcompute_output_cgra_stencil_9_write_start_pt__U2599"
          },
          "op_hcompute_output_glb_stencil":{
            "modref":"global.cu_op_hcompute_output_glb_stencil"
          },
          "op_hcompute_output_glb_stencil_1":{
            "modref":"global.cu_op_hcompute_output_glb_stencil_1"
          },
          "op_hcompute_output_glb_stencil_2":{
            "modref":"global.cu_op_hcompute_output_glb_stencil_2"
          },
          "op_hcompute_output_glb_stencil_3":{
            "modref":"global.cu_op_hcompute_output_glb_stencil_3"
          },
          "op_hcompute_output_glb_stencil_4":{
            "modref":"global.cu_op_hcompute_output_glb_stencil_4"
          },
          "op_hcompute_output_glb_stencil_5":{
            "modref":"global.cu_op_hcompute_output_glb_stencil_5"
          },
          "op_hcompute_output_glb_stencil_6":{
            "modref":"global.cu_op_hcompute_output_glb_stencil_6"
          },
          "op_hcompute_output_glb_stencil_7":{
            "modref":"global.cu_op_hcompute_output_glb_stencil_7"
          },
          "output_cgra_stencil":{
            "modref":"global.output_cgra_stencil_ub"
          },
          "output_cgra_stencil_clkwrk_dsa16":{
            "modref":"global.output_cgra_stencil_clkwrk_dsa16_ub"
          },
          "output_glb_stencil":{
            "modref":"global.output_glb_stencil_ub"
          }
        },
        "connections":[
          ["self.clk","_U2453.clk"],
          ["self.kernel2_host_stencil_op_hcompute_kernel2_glb_stencil_read.0","_U2453.in"],
          ["self.clk","_U2458.clk"],
          ["self.kernel1_host_stencil_op_hcompute_kernel1_glb_stencil_read.0","_U2458.in"],
          ["self.clk","_U2463.clk"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read.0","_U2463.in"],
          ["self.clk","_U2468.clk"],
          ["self.input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read.0","_U2468.in"],
          ["self.clk","_U2473.clk"],
          ["self.input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read.0","_U2473.in"],
          ["self.clk","_U2478.clk"],
          ["self.input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read.0","_U2478.in"],
          ["self.clk","_U2483.clk"],
          ["self.input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read.0","_U2483.in"],
          ["self.clk","_U2488.clk"],
          ["self.input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read.0","_U2488.in"],
          ["self.clk","_U2493.clk"],
          ["self.input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read.0","_U2493.in"],
          ["self.clk","_U2498.clk"],
          ["self.input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read.0","_U2498.in"],
          ["self.clk","_U2503.clk"],
          ["self.input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read.0","_U2503.in"],
          ["f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_10_read","compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2603.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_10_read"],
          ["f1_cgra_stencil.op_hcompute_f1_cgra_stencil_10_read","compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2603.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read"],
          ["op_hcompute_f1_cgra_1_stencil_10_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2603.op_hcompute_f1_cgra_1_stencil_10_exe_start"],
          ["op_hcompute_f1_cgra_stencil_10_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2603.op_hcompute_f1_cgra_stencil_10_exe_start"],
          ["op_hcompute_output_cgra_stencil_10_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2603.op_hcompute_output_cgra_stencil_10_exe_start"],
          ["op_hcompute_f1_cgra_stencil_10.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read","compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2603.out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read"],
          ["output_cgra_stencil_clkwrk_dsa16.op_hcompute_output_cgra_stencil_10_read","compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2603.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_10_read"],
          ["f1_cgra_1_stencil.op_hcompute_output_cgra_stencil_10_read","compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2622.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_10_read"],
          ["f1_cgra_stencil.op_hcompute_f1_cgra_1_stencil_10_read","compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2622.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_10_read"],
          ["input_cgra_stencil.op_hcompute_f1_cgra_stencil_10_read","compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2622.input_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read"],
          ["op_hcompute_f1_cgra_1_stencil_10_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2622.op_hcompute_f1_cgra_1_stencil_10_exe_start"],
          ["op_hcompute_f1_cgra_stencil_10_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2622.op_hcompute_f1_cgra_stencil_10_exe_start"],
          ["op_hcompute_output_cgra_stencil_10_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2622.op_hcompute_output_cgra_stencil_10_exe_start"],
          ["op_hcompute_f1_cgra_stencil_10.input_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read","compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2622.out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read"],
          ["kernel1_cgra_stencil.op_hcompute_f1_cgra_1_stencil_10_read","compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2641.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_10_read"],
          ["kernel2_cgra_stencil.op_hcompute_output_cgra_stencil_10_read","compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2641.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_10_read"],
          ["kernel_cgra_stencil.op_hcompute_f1_cgra_stencil_10_read","compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2641.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read"],
          ["op_hcompute_f1_cgra_1_stencil_10_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2641.op_hcompute_f1_cgra_1_stencil_10_exe_start"],
          ["op_hcompute_f1_cgra_stencil_10_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2641.op_hcompute_f1_cgra_stencil_10_exe_start"],
          ["op_hcompute_output_cgra_stencil_10_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2641.op_hcompute_output_cgra_stencil_10_exe_start"],
          ["op_hcompute_f1_cgra_stencil_10.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read","compute_share_mux_op_hcompute_f1_cgra_stencil_10_U2641.out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_10_read"],
          ["f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_11_read","compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2645.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_11_read"],
          ["f1_cgra_stencil.op_hcompute_f1_cgra_stencil_11_read","compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2645.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read"],
          ["op_hcompute_f1_cgra_1_stencil_11_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2645.op_hcompute_f1_cgra_1_stencil_11_exe_start"],
          ["op_hcompute_f1_cgra_stencil_11_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2645.op_hcompute_f1_cgra_stencil_11_exe_start"],
          ["op_hcompute_output_cgra_stencil_11_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2645.op_hcompute_output_cgra_stencil_11_exe_start"],
          ["op_hcompute_f1_cgra_stencil_11.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read","compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2645.out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read"],
          ["output_cgra_stencil_clkwrk_dsa16.op_hcompute_output_cgra_stencil_11_read","compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2645.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_11_read"],
          ["f1_cgra_1_stencil.op_hcompute_output_cgra_stencil_11_read","compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2664.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_11_read"],
          ["f1_cgra_stencil.op_hcompute_f1_cgra_1_stencil_11_read","compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2664.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_11_read"],
          ["input_cgra_stencil.op_hcompute_f1_cgra_stencil_11_read","compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2664.input_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read"],
          ["op_hcompute_f1_cgra_1_stencil_11_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2664.op_hcompute_f1_cgra_1_stencil_11_exe_start"],
          ["op_hcompute_f1_cgra_stencil_11_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2664.op_hcompute_f1_cgra_stencil_11_exe_start"],
          ["op_hcompute_output_cgra_stencil_11_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2664.op_hcompute_output_cgra_stencil_11_exe_start"],
          ["op_hcompute_f1_cgra_stencil_11.input_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read","compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2664.out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read"],
          ["kernel1_cgra_stencil.op_hcompute_f1_cgra_1_stencil_11_read","compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2683.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_11_read"],
          ["kernel2_cgra_stencil.op_hcompute_output_cgra_stencil_11_read","compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2683.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_11_read"],
          ["kernel_cgra_stencil.op_hcompute_f1_cgra_stencil_11_read","compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2683.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read"],
          ["op_hcompute_f1_cgra_1_stencil_11_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2683.op_hcompute_f1_cgra_1_stencil_11_exe_start"],
          ["op_hcompute_f1_cgra_stencil_11_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2683.op_hcompute_f1_cgra_stencil_11_exe_start"],
          ["op_hcompute_output_cgra_stencil_11_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2683.op_hcompute_output_cgra_stencil_11_exe_start"],
          ["op_hcompute_f1_cgra_stencil_11.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read","compute_share_mux_op_hcompute_f1_cgra_stencil_11_U2683.out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_11_read"],
          ["f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_12_read","compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2687.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_12_read"],
          ["f1_cgra_stencil.op_hcompute_f1_cgra_stencil_12_read","compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2687.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read"],
          ["op_hcompute_f1_cgra_1_stencil_12_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2687.op_hcompute_f1_cgra_1_stencil_12_exe_start"],
          ["op_hcompute_f1_cgra_stencil_12_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2687.op_hcompute_f1_cgra_stencil_12_exe_start"],
          ["op_hcompute_output_cgra_stencil_12_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2687.op_hcompute_output_cgra_stencil_12_exe_start"],
          ["op_hcompute_f1_cgra_stencil_12.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read","compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2687.out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read"],
          ["output_cgra_stencil_clkwrk_dsa16.op_hcompute_output_cgra_stencil_12_read","compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2687.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_12_read"],
          ["f1_cgra_1_stencil.op_hcompute_output_cgra_stencil_12_read","compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2706.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_12_read"],
          ["f1_cgra_stencil.op_hcompute_f1_cgra_1_stencil_12_read","compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2706.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_12_read"],
          ["input_cgra_stencil.op_hcompute_f1_cgra_stencil_12_read","compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2706.input_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read"],
          ["op_hcompute_f1_cgra_1_stencil_12_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2706.op_hcompute_f1_cgra_1_stencil_12_exe_start"],
          ["op_hcompute_f1_cgra_stencil_12_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2706.op_hcompute_f1_cgra_stencil_12_exe_start"],
          ["op_hcompute_output_cgra_stencil_12_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2706.op_hcompute_output_cgra_stencil_12_exe_start"],
          ["op_hcompute_f1_cgra_stencil_12.input_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read","compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2706.out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read"],
          ["kernel1_cgra_stencil.op_hcompute_f1_cgra_1_stencil_12_read","compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2725.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_12_read"],
          ["kernel2_cgra_stencil.op_hcompute_output_cgra_stencil_12_read","compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2725.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_12_read"],
          ["kernel_cgra_stencil.op_hcompute_f1_cgra_stencil_12_read","compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2725.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read"],
          ["op_hcompute_f1_cgra_1_stencil_12_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2725.op_hcompute_f1_cgra_1_stencil_12_exe_start"],
          ["op_hcompute_f1_cgra_stencil_12_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2725.op_hcompute_f1_cgra_stencil_12_exe_start"],
          ["op_hcompute_output_cgra_stencil_12_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2725.op_hcompute_output_cgra_stencil_12_exe_start"],
          ["op_hcompute_f1_cgra_stencil_12.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read","compute_share_mux_op_hcompute_f1_cgra_stencil_12_U2725.out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_12_read"],
          ["f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_13_read","compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2729.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_13_read"],
          ["f1_cgra_stencil.op_hcompute_f1_cgra_stencil_13_read","compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2729.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read"],
          ["op_hcompute_f1_cgra_1_stencil_13_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2729.op_hcompute_f1_cgra_1_stencil_13_exe_start"],
          ["op_hcompute_f1_cgra_stencil_13_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2729.op_hcompute_f1_cgra_stencil_13_exe_start"],
          ["op_hcompute_output_cgra_stencil_13_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2729.op_hcompute_output_cgra_stencil_13_exe_start"],
          ["op_hcompute_f1_cgra_stencil_13.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read","compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2729.out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read"],
          ["output_cgra_stencil_clkwrk_dsa16.op_hcompute_output_cgra_stencil_13_read","compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2729.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_13_read"],
          ["f1_cgra_1_stencil.op_hcompute_output_cgra_stencil_13_read","compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2748.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_13_read"],
          ["f1_cgra_stencil.op_hcompute_f1_cgra_1_stencil_13_read","compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2748.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_13_read"],
          ["input_cgra_stencil.op_hcompute_f1_cgra_stencil_13_read","compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2748.input_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read"],
          ["op_hcompute_f1_cgra_1_stencil_13_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2748.op_hcompute_f1_cgra_1_stencil_13_exe_start"],
          ["op_hcompute_f1_cgra_stencil_13_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2748.op_hcompute_f1_cgra_stencil_13_exe_start"],
          ["op_hcompute_output_cgra_stencil_13_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2748.op_hcompute_output_cgra_stencil_13_exe_start"],
          ["op_hcompute_f1_cgra_stencil_13.input_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read","compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2748.out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read"],
          ["kernel1_cgra_stencil.op_hcompute_f1_cgra_1_stencil_13_read","compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2767.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_13_read"],
          ["kernel2_cgra_stencil.op_hcompute_output_cgra_stencil_13_read","compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2767.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_13_read"],
          ["kernel_cgra_stencil.op_hcompute_f1_cgra_stencil_13_read","compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2767.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read"],
          ["op_hcompute_f1_cgra_1_stencil_13_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2767.op_hcompute_f1_cgra_1_stencil_13_exe_start"],
          ["op_hcompute_f1_cgra_stencil_13_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2767.op_hcompute_f1_cgra_stencil_13_exe_start"],
          ["op_hcompute_output_cgra_stencil_13_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2767.op_hcompute_output_cgra_stencil_13_exe_start"],
          ["op_hcompute_f1_cgra_stencil_13.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read","compute_share_mux_op_hcompute_f1_cgra_stencil_13_U2767.out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_13_read"],
          ["f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_14_read","compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2771.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_14_read"],
          ["f1_cgra_stencil.op_hcompute_f1_cgra_stencil_14_read","compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2771.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read"],
          ["op_hcompute_f1_cgra_1_stencil_14_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2771.op_hcompute_f1_cgra_1_stencil_14_exe_start"],
          ["op_hcompute_f1_cgra_stencil_14_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2771.op_hcompute_f1_cgra_stencil_14_exe_start"],
          ["op_hcompute_output_cgra_stencil_14_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2771.op_hcompute_output_cgra_stencil_14_exe_start"],
          ["op_hcompute_f1_cgra_stencil_14.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read","compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2771.out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read"],
          ["output_cgra_stencil_clkwrk_dsa16.op_hcompute_output_cgra_stencil_14_read","compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2771.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_14_read"],
          ["f1_cgra_1_stencil.op_hcompute_output_cgra_stencil_14_read","compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2790.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_14_read"],
          ["f1_cgra_stencil.op_hcompute_f1_cgra_1_stencil_14_read","compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2790.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_14_read"],
          ["input_cgra_stencil.op_hcompute_f1_cgra_stencil_14_read","compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2790.input_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read"],
          ["op_hcompute_f1_cgra_1_stencil_14_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2790.op_hcompute_f1_cgra_1_stencil_14_exe_start"],
          ["op_hcompute_f1_cgra_stencil_14_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2790.op_hcompute_f1_cgra_stencil_14_exe_start"],
          ["op_hcompute_output_cgra_stencil_14_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2790.op_hcompute_output_cgra_stencil_14_exe_start"],
          ["op_hcompute_f1_cgra_stencil_14.input_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read","compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2790.out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read"],
          ["kernel1_cgra_stencil.op_hcompute_f1_cgra_1_stencil_14_read","compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2809.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_14_read"],
          ["kernel2_cgra_stencil.op_hcompute_output_cgra_stencil_14_read","compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2809.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_14_read"],
          ["kernel_cgra_stencil.op_hcompute_f1_cgra_stencil_14_read","compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2809.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read"],
          ["op_hcompute_f1_cgra_1_stencil_14_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2809.op_hcompute_f1_cgra_1_stencil_14_exe_start"],
          ["op_hcompute_f1_cgra_stencil_14_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2809.op_hcompute_f1_cgra_stencil_14_exe_start"],
          ["op_hcompute_output_cgra_stencil_14_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2809.op_hcompute_output_cgra_stencil_14_exe_start"],
          ["op_hcompute_f1_cgra_stencil_14.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read","compute_share_mux_op_hcompute_f1_cgra_stencil_14_U2809.out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_14_read"],
          ["f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_15_read","compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2813.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_15_read"],
          ["f1_cgra_stencil.op_hcompute_f1_cgra_stencil_15_read","compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2813.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read"],
          ["op_hcompute_f1_cgra_1_stencil_15_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2813.op_hcompute_f1_cgra_1_stencil_15_exe_start"],
          ["op_hcompute_f1_cgra_stencil_15_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2813.op_hcompute_f1_cgra_stencil_15_exe_start"],
          ["op_hcompute_output_cgra_stencil_15_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2813.op_hcompute_output_cgra_stencil_15_exe_start"],
          ["op_hcompute_f1_cgra_stencil_15.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read","compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2813.out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read"],
          ["output_cgra_stencil_clkwrk_dsa16.op_hcompute_output_cgra_stencil_15_read","compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2813.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_15_read"],
          ["f1_cgra_1_stencil.op_hcompute_output_cgra_stencil_15_read","compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2832.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_15_read"],
          ["f1_cgra_stencil.op_hcompute_f1_cgra_1_stencil_15_read","compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2832.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_15_read"],
          ["input_cgra_stencil.op_hcompute_f1_cgra_stencil_15_read","compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2832.input_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read"],
          ["op_hcompute_f1_cgra_1_stencil_15_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2832.op_hcompute_f1_cgra_1_stencil_15_exe_start"],
          ["op_hcompute_f1_cgra_stencil_15_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2832.op_hcompute_f1_cgra_stencil_15_exe_start"],
          ["op_hcompute_output_cgra_stencil_15_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2832.op_hcompute_output_cgra_stencil_15_exe_start"],
          ["op_hcompute_f1_cgra_stencil_15.input_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read","compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2832.out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read"],
          ["kernel1_cgra_stencil.op_hcompute_f1_cgra_1_stencil_15_read","compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2851.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_15_read"],
          ["kernel2_cgra_stencil.op_hcompute_output_cgra_stencil_15_read","compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2851.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_15_read"],
          ["kernel_cgra_stencil.op_hcompute_f1_cgra_stencil_15_read","compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2851.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read"],
          ["op_hcompute_f1_cgra_1_stencil_15_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2851.op_hcompute_f1_cgra_1_stencil_15_exe_start"],
          ["op_hcompute_f1_cgra_stencil_15_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2851.op_hcompute_f1_cgra_stencil_15_exe_start"],
          ["op_hcompute_output_cgra_stencil_15_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2851.op_hcompute_output_cgra_stencil_15_exe_start"],
          ["op_hcompute_f1_cgra_stencil_15.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read","compute_share_mux_op_hcompute_f1_cgra_stencil_15_U2851.out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_15_read"],
          ["f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_8_read","compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2855.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_8_read"],
          ["f1_cgra_stencil.op_hcompute_f1_cgra_stencil_8_read","compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2855.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read"],
          ["op_hcompute_f1_cgra_1_stencil_8_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2855.op_hcompute_f1_cgra_1_stencil_8_exe_start"],
          ["op_hcompute_f1_cgra_stencil_8_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2855.op_hcompute_f1_cgra_stencil_8_exe_start"],
          ["op_hcompute_output_cgra_stencil_8_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2855.op_hcompute_output_cgra_stencil_8_exe_start"],
          ["op_hcompute_f1_cgra_stencil_8.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read","compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2855.out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read"],
          ["output_cgra_stencil_clkwrk_dsa16.op_hcompute_output_cgra_stencil_8_read","compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2855.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_8_read"],
          ["f1_cgra_1_stencil.op_hcompute_output_cgra_stencil_8_read","compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2874.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_8_read"],
          ["f1_cgra_stencil.op_hcompute_f1_cgra_1_stencil_8_read","compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2874.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_8_read"],
          ["input_cgra_stencil.op_hcompute_f1_cgra_stencil_8_read","compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2874.input_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read"],
          ["op_hcompute_f1_cgra_1_stencil_8_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2874.op_hcompute_f1_cgra_1_stencil_8_exe_start"],
          ["op_hcompute_f1_cgra_stencil_8_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2874.op_hcompute_f1_cgra_stencil_8_exe_start"],
          ["op_hcompute_output_cgra_stencil_8_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2874.op_hcompute_output_cgra_stencil_8_exe_start"],
          ["op_hcompute_f1_cgra_stencil_8.input_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read","compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2874.out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read"],
          ["kernel1_cgra_stencil.op_hcompute_f1_cgra_1_stencil_8_read","compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2893.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_8_read"],
          ["kernel2_cgra_stencil.op_hcompute_output_cgra_stencil_8_read","compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2893.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_8_read"],
          ["kernel_cgra_stencil.op_hcompute_f1_cgra_stencil_8_read","compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2893.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read"],
          ["op_hcompute_f1_cgra_1_stencil_8_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2893.op_hcompute_f1_cgra_1_stencil_8_exe_start"],
          ["op_hcompute_f1_cgra_stencil_8_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2893.op_hcompute_f1_cgra_stencil_8_exe_start"],
          ["op_hcompute_output_cgra_stencil_8_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2893.op_hcompute_output_cgra_stencil_8_exe_start"],
          ["op_hcompute_f1_cgra_stencil_8.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read","compute_share_mux_op_hcompute_f1_cgra_stencil_8_U2893.out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_8_read"],
          ["f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_9_read","compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2897.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_9_read"],
          ["f1_cgra_stencil.op_hcompute_f1_cgra_stencil_9_read","compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2897.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read"],
          ["op_hcompute_f1_cgra_1_stencil_9_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2897.op_hcompute_f1_cgra_1_stencil_9_exe_start"],
          ["op_hcompute_f1_cgra_stencil_9_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2897.op_hcompute_f1_cgra_stencil_9_exe_start"],
          ["op_hcompute_output_cgra_stencil_9_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2897.op_hcompute_output_cgra_stencil_9_exe_start"],
          ["op_hcompute_f1_cgra_stencil_9.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read","compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2897.out_f1_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read"],
          ["output_cgra_stencil_clkwrk_dsa16.op_hcompute_output_cgra_stencil_9_read","compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2897.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_9_read"],
          ["f1_cgra_1_stencil.op_hcompute_output_cgra_stencil_9_read","compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2916.f1_cgra_1_stencil_op_hcompute_output_cgra_stencil_9_read"],
          ["f1_cgra_stencil.op_hcompute_f1_cgra_1_stencil_9_read","compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2916.f1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_9_read"],
          ["input_cgra_stencil.op_hcompute_f1_cgra_stencil_9_read","compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2916.input_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read"],
          ["op_hcompute_f1_cgra_1_stencil_9_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2916.op_hcompute_f1_cgra_1_stencil_9_exe_start"],
          ["op_hcompute_f1_cgra_stencil_9_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2916.op_hcompute_f1_cgra_stencil_9_exe_start"],
          ["op_hcompute_output_cgra_stencil_9_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2916.op_hcompute_output_cgra_stencil_9_exe_start"],
          ["op_hcompute_f1_cgra_stencil_9.input_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read","compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2916.out_input_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read"],
          ["kernel1_cgra_stencil.op_hcompute_f1_cgra_1_stencil_9_read","compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2935.kernel1_cgra_stencil_op_hcompute_f1_cgra_1_stencil_9_read"],
          ["kernel2_cgra_stencil.op_hcompute_output_cgra_stencil_9_read","compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2935.kernel2_cgra_stencil_op_hcompute_output_cgra_stencil_9_read"],
          ["kernel_cgra_stencil.op_hcompute_f1_cgra_stencil_9_read","compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2935.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read"],
          ["op_hcompute_f1_cgra_1_stencil_9_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2935.op_hcompute_f1_cgra_1_stencil_9_exe_start"],
          ["op_hcompute_f1_cgra_stencil_9_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2935.op_hcompute_f1_cgra_stencil_9_exe_start"],
          ["op_hcompute_output_cgra_stencil_9_read_start.out","compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2935.op_hcompute_output_cgra_stencil_9_exe_start"],
          ["op_hcompute_f1_cgra_stencil_9.kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read","compute_share_mux_op_hcompute_f1_cgra_stencil_9_U2935.out_kernel_cgra_stencil_op_hcompute_f1_cgra_stencil_9_read"],
          ["self.clk","f1_cgra_1_stencil.clk"],
          ["op_hcompute_f1_cgra_stencil_10.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_10_write","f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_10_write"],
          ["op_hcompute_f1_cgra_stencil_11.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_11_write","f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_11_write"],
          ["op_hcompute_f1_cgra_stencil_12.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_12_write","f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_12_write"],
          ["op_hcompute_f1_cgra_stencil_13.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_13_write","f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_13_write"],
          ["op_hcompute_f1_cgra_stencil_14.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_14_write","f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_14_write"],
          ["op_hcompute_f1_cgra_stencil_15.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_15_write","f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_15_write"],
          ["op_hcompute_f1_cgra_1_stencil_1.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_1_write","f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_1_write"],
          ["op_hcompute_f1_cgra_1_stencil_2.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_2_write","f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_2_write"],
          ["op_hcompute_f1_cgra_1_stencil_3.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_3_write","f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_3_write"],
          ["op_hcompute_f1_cgra_1_stencil_4.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_4_write","f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_4_write"],
          ["op_hcompute_f1_cgra_1_stencil_5.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_5_write","f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_5_write"],
          ["op_hcompute_f1_cgra_1_stencil_6.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_6_write","f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_6_write"],
          ["op_hcompute_f1_cgra_1_stencil_7.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_7_write","f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_7_write"],
          ["op_hcompute_f1_cgra_stencil_8.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_8_write","f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_8_write"],
          ["op_hcompute_f1_cgra_stencil_9.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_9_write","f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_9_write"],
          ["op_hcompute_f1_cgra_1_stencil.f1_cgra_1_stencil_op_hcompute_f1_cgra_1_stencil_write","f1_cgra_1_stencil.op_hcompute_f1_cgra_1_stencil_write"],
          ["self.reset","f1_cgra_1_stencil.reset"],
          ["self.clk","f1_cgra_stencil.clk"],
          ["op_hcompute_f1_cgra_stencil_10.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_10_write","f1_cgra_stencil.op_hcompute_f1_cgra_stencil_10_write"],
          ["op_hcompute_f1_cgra_stencil_11.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_11_write","f1_cgra_stencil.op_hcompute_f1_cgra_stencil_11_write"],
          ["op_hcompute_f1_cgra_stencil_12.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_12_write","f1_cgra_stencil.op_hcompute_f1_cgra_stencil_12_write"],
          ["op_hcompute_f1_cgra_stencil_13.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_13_write","f1_cgra_stencil.op_hcompute_f1_cgra_stencil_13_write"],
          ["op_hcompute_f1_cgra_stencil_14.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_14_write","f1_cgra_stencil.op_hcompute_f1_cgra_stencil_14_write"],
          ["op_hcompute_f1_cgra_stencil_15.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_15_write","f1_cgra_stencil.op_hcompute_f1_cgra_stencil_15_write"],
          ["op_hcompute_f1_cgra_stencil_1.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_1_write","f1_cgra_stencil.op_hcompute_f1_cgra_stencil_1_write"],
          ["op_hcompute_f1_cgra_stencil_2.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_2_write","f1_cgra_stencil.op_hcompute_f1_cgra_stencil_2_write"],
          ["op_hcompute_f1_cgra_stencil_3.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_3_write","f1_cgra_stencil.op_hcompute_f1_cgra_stencil_3_write"],
          ["op_hcompute_f1_cgra_stencil_4.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_4_write","f1_cgra_stencil.op_hcompute_f1_cgra_stencil_4_write"],
          ["op_hcompute_f1_cgra_stencil_5.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_5_write","f1_cgra_stencil.op_hcompute_f1_cgra_stencil_5_write"],
          ["op_hcompute_f1_cgra_stencil_6.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_6_write","f1_cgra_stencil.op_hcompute_f1_cgra_stencil_6_write"],
          ["op_hcompute_f1_cgra_stencil_7.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_7_write","f1_cgra_stencil.op_hcompute_f1_cgra_stencil_7_write"],
          ["op_hcompute_f1_cgra_stencil_8.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_8_write","f1_cgra_stencil.op_hcompute_f1_cgra_stencil_8_write"],
          ["op_hcompute_f1_cgra_stencil_9.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_9_write","f1_cgra_stencil.op_hcompute_f1_cgra_stencil_9_write"],
          ["op_hcompute_f1_cgra_stencil.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_write","f1_cgra_stencil.op_hcompute_f1_cgra_stencil_write"],
          ["self.reset","f1_cgra_stencil.reset"],
          ["self.clk","input_cgra_stencil.clk"],
          ["op_hcompute_input_cgra_stencil_1.input_cgra_stencil_op_hcompute_input_cgra_stencil_1_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_1_write"],
          ["op_hcompute_input_cgra_stencil_2.input_cgra_stencil_op_hcompute_input_cgra_stencil_2_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_2_write"],
          ["op_hcompute_input_cgra_stencil_3.input_cgra_stencil_op_hcompute_input_cgra_stencil_3_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_3_write"],
          ["op_hcompute_input_cgra_stencil_4.input_cgra_stencil_op_hcompute_input_cgra_stencil_4_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_4_write"],
          ["op_hcompute_input_cgra_stencil_5.input_cgra_stencil_op_hcompute_input_cgra_stencil_5_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_5_write"],
          ["op_hcompute_input_cgra_stencil_6.input_cgra_stencil_op_hcompute_input_cgra_stencil_6_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_6_write"],
          ["op_hcompute_input_cgra_stencil_7.input_cgra_stencil_op_hcompute_input_cgra_stencil_7_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_7_write"],
          ["op_hcompute_input_cgra_stencil.input_cgra_stencil_op_hcompute_input_cgra_stencil_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_write"],
          ["self.reset","input_cgra_stencil.reset"],
          ["self.clk","input_glb_stencil.clk"],
          ["op_hcompute_input_cgra_stencil_1.input_glb_stencil_op_hcompute_input_cgra_stencil_1_read","input_glb_stencil.op_hcompute_input_cgra_stencil_1_read"],
          ["op_hcompute_input_cgra_stencil_2.input_glb_stencil_op_hcompute_input_cgra_stencil_2_read","input_glb_stencil.op_hcompute_input_cgra_stencil_2_read"],
          ["op_hcompute_input_cgra_stencil_3.input_glb_stencil_op_hcompute_input_cgra_stencil_3_read","input_glb_stencil.op_hcompute_input_cgra_stencil_3_read"],
          ["op_hcompute_input_cgra_stencil_4.input_glb_stencil_op_hcompute_input_cgra_stencil_4_read","input_glb_stencil.op_hcompute_input_cgra_stencil_4_read"],
          ["op_hcompute_input_cgra_stencil_5.input_glb_stencil_op_hcompute_input_cgra_stencil_5_read","input_glb_stencil.op_hcompute_input_cgra_stencil_5_read"],
          ["op_hcompute_input_cgra_stencil_6.input_glb_stencil_op_hcompute_input_cgra_stencil_6_read","input_glb_stencil.op_hcompute_input_cgra_stencil_6_read"],
          ["op_hcompute_input_cgra_stencil_7.input_glb_stencil_op_hcompute_input_cgra_stencil_7_read","input_glb_stencil.op_hcompute_input_cgra_stencil_7_read"],
          ["op_hcompute_input_cgra_stencil.input_glb_stencil_op_hcompute_input_cgra_stencil_read","input_glb_stencil.op_hcompute_input_cgra_stencil_read"],
          ["op_hcompute_input_glb_stencil_1.input_glb_stencil_op_hcompute_input_glb_stencil_1_write","input_glb_stencil.op_hcompute_input_glb_stencil_1_write"],
          ["op_hcompute_input_glb_stencil_2.input_glb_stencil_op_hcompute_input_glb_stencil_2_write","input_glb_stencil.op_hcompute_input_glb_stencil_2_write"],
          ["op_hcompute_input_glb_stencil_3.input_glb_stencil_op_hcompute_input_glb_stencil_3_write","input_glb_stencil.op_hcompute_input_glb_stencil_3_write"],
          ["op_hcompute_input_glb_stencil_4.input_glb_stencil_op_hcompute_input_glb_stencil_4_write","input_glb_stencil.op_hcompute_input_glb_stencil_4_write"],
          ["op_hcompute_input_glb_stencil_5.input_glb_stencil_op_hcompute_input_glb_stencil_5_write","input_glb_stencil.op_hcompute_input_glb_stencil_5_write"],
          ["op_hcompute_input_glb_stencil_6.input_glb_stencil_op_hcompute_input_glb_stencil_6_write","input_glb_stencil.op_hcompute_input_glb_stencil_6_write"],
          ["op_hcompute_input_glb_stencil_7.input_glb_stencil_op_hcompute_input_glb_stencil_7_write","input_glb_stencil.op_hcompute_input_glb_stencil_7_write"],
          ["op_hcompute_input_glb_stencil.input_glb_stencil_op_hcompute_input_glb_stencil_write","input_glb_stencil.op_hcompute_input_glb_stencil_write"],
          ["self.reset","input_glb_stencil.reset"],
          ["self.clk","kernel1_cgra_stencil.clk"],
          ["op_hcompute_kernel1_cgra_stencil.kernel1_cgra_stencil_op_hcompute_kernel1_cgra_stencil_write","kernel1_cgra_stencil.op_hcompute_kernel1_cgra_stencil_write"],
          ["self.reset","kernel1_cgra_stencil.reset"],
          ["self.clk","kernel1_glb_stencil.clk"],
          ["op_hcompute_kernel1_cgra_stencil.kernel1_glb_stencil_op_hcompute_kernel1_cgra_stencil_read","kernel1_glb_stencil.op_hcompute_kernel1_cgra_stencil_read"],
          ["op_hcompute_kernel1_glb_stencil.kernel1_glb_stencil_op_hcompute_kernel1_glb_stencil_write","kernel1_glb_stencil.op_hcompute_kernel1_glb_stencil_write"],
          ["self.reset","kernel1_glb_stencil.reset"],
          ["self.clk","kernel2_cgra_stencil.clk"],
          ["op_hcompute_kernel2_cgra_stencil.kernel2_cgra_stencil_op_hcompute_kernel2_cgra_stencil_write","kernel2_cgra_stencil.op_hcompute_kernel2_cgra_stencil_write"],
          ["self.reset","kernel2_cgra_stencil.reset"],
          ["self.clk","kernel2_glb_stencil.clk"],
          ["op_hcompute_kernel2_cgra_stencil.kernel2_glb_stencil_op_hcompute_kernel2_cgra_stencil_read","kernel2_glb_stencil.op_hcompute_kernel2_cgra_stencil_read"],
          ["op_hcompute_kernel2_glb_stencil.kernel2_glb_stencil_op_hcompute_kernel2_glb_stencil_write","kernel2_glb_stencil.op_hcompute_kernel2_glb_stencil_write"],
          ["self.reset","kernel2_glb_stencil.reset"],
          ["self.clk","kernel_cgra_stencil.clk"],
          ["op_hcompute_kernel_cgra_stencil.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write","kernel_cgra_stencil.op_hcompute_kernel_cgra_stencil_write"],
          ["self.reset","kernel_cgra_stencil.reset"],
          ["self.clk","kernel_glb_stencil.clk"],
          ["op_hcompute_kernel_cgra_stencil.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read","kernel_glb_stencil.op_hcompute_kernel_cgra_stencil_read"],
          ["op_hcompute_kernel_glb_stencil.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write","kernel_glb_stencil.op_hcompute_kernel_glb_stencil_write"],
          ["self.reset","kernel_glb_stencil.reset"],
          ["self.clk","op_hcompute_f1_cgra_1_stencil.clk"],
          ["self.clk","op_hcompute_f1_cgra_1_stencil_1.clk"],
          ["op_hcompute_f1_cgra_1_stencil_10_port_controller.stencil_valid","op_hcompute_f1_cgra_1_stencil_10_exe_start.in"],
          ["self.clk","op_hcompute_f1_cgra_1_stencil_10_port_controller.clk"],
          ["op_hcompute_f1_cgra_1_stencil_10_port_controller_clk_en_const.out","op_hcompute_f1_cgra_1_stencil_10_port_controller.clk_en"],
          ["self.reset","op_hcompute_f1_cgra_1_stencil_10_port_controller.flush"],
          ["op_hcompute_f1_cgra_1_stencil_10_port_controller_clk_en_const.out","op_hcompute_f1_cgra_1_stencil_10_port_controller.rst_n"],
          ["op_hcompute_f1_cgra_1_stencil_10_read_start.in","op_hcompute_f1_cgra_1_stencil_10_port_controller.stencil_valid"],
          ["op_hcompute_f1_cgra_1_stencil_10_write_start.in","op_hcompute_f1_cgra_1_stencil_10_port_controller.stencil_valid"],
          ["op_hcompute_f1_cgra_1_stencil_11_port_controller.stencil_valid","op_hcompute_f1_cgra_1_stencil_11_exe_start.in"],
          ["self.clk","op_hcompute_f1_cgra_1_stencil_11_port_controller.clk"],
          ["op_hcompute_f1_cgra_1_stencil_11_port_controller_clk_en_const.out","op_hcompute_f1_cgra_1_stencil_11_port_controller.clk_en"],
          ["self.reset","op_hcompute_f1_cgra_1_stencil_11_port_controller.flush"],
          ["op_hcompute_f1_cgra_1_stencil_11_port_controller_clk_en_const.out","op_hcompute_f1_cgra_1_stencil_11_port_controller.rst_n"],
          ["op_hcompute_f1_cgra_1_stencil_11_read_start.in","op_hcompute_f1_cgra_1_stencil_11_port_controller.stencil_valid"],
          ["op_hcompute_f1_cgra_1_stencil_11_write_start.in","op_hcompute_f1_cgra_1_stencil_11_port_controller.stencil_valid"],
          ["op_hcompute_f1_cgra_1_stencil_12_port_controller.stencil_valid","op_hcompute_f1_cgra_1_stencil_12_exe_start.in"],
          ["self.clk","op_hcompute_f1_cgra_1_stencil_12_port_controller.clk"],
          ["op_hcompute_f1_cgra_1_stencil_12_port_controller_clk_en_const.out","op_hcompute_f1_cgra_1_stencil_12_port_controller.clk_en"],
          ["self.reset","op_hcompute_f1_cgra_1_stencil_12_port_controller.flush"],
          ["op_hcompute_f1_cgra_1_stencil_12_port_controller_clk_en_const.out","op_hcompute_f1_cgra_1_stencil_12_port_controller.rst_n"],
          ["op_hcompute_f1_cgra_1_stencil_12_read_start.in","op_hcompute_f1_cgra_1_stencil_12_port_controller.stencil_valid"],
          ["op_hcompute_f1_cgra_1_stencil_12_write_start.in","op_hcompute_f1_cgra_1_stencil_12_port_controller.stencil_valid"],
          ["op_hcompute_f1_cgra_1_stencil_13_port_controller.stencil_valid","op_hcompute_f1_cgra_1_stencil_13_exe_start.in"],
          ["self.clk","op_hcompute_f1_cgra_1_stencil_13_port_controller.clk"],
          ["op_hcompute_f1_cgra_1_stencil_13_port_controller_clk_en_const.out","op_hcompute_f1_cgra_1_stencil_13_port_controller.clk_en"],
          ["self.reset","op_hcompute_f1_cgra_1_stencil_13_port_controller.flush"],
          ["op_hcompute_f1_cgra_1_stencil_13_port_controller_clk_en_const.out","op_hcompute_f1_cgra_1_stencil_13_port_controller.rst_n"],
          ["op_hcompute_f1_cgra_1_stencil_13_read_start.in","op_hcompute_f1_cgra_1_stencil_13_port_controller.stencil_valid"],
          ["op_hcompute_f1_cgra_1_stencil_13_write_start.in","op_hcompute_f1_cgra_1_stencil_13_port_controller.stencil_valid"],
          ["op_hcompute_f1_cgra_1_stencil_14_port_controller.stencil_valid","op_hcompute_f1_cgra_1_stencil_14_exe_start.in"],
          ["self.clk","op_hcompute_f1_cgra_1_stencil_14_port_controller.clk"],
          ["op_hcompute_f1_cgra_1_stencil_14_port_controller_clk_en_const.out","op_hcompute_f1_cgra_1_stencil_14_port_controller.clk_en"],
          ["self.reset","op_hcompute_f1_cgra_1_stencil_14_port_controller.flush"],
          ["op_hcompute_f1_cgra_1_stencil_14_port_controller_clk_en_const.out","op_hcompute_f1_cgra_1_stencil_14_port_controller.rst_n"],
          ["op_hcompute_f1_cgra_1_stencil_14_read_start.in","op_hcompute_f1_cgra_1_stencil_14_port_controller.stencil_valid"],
          ["op_hcompute_f1_cgra_1_stencil_14_write_start.in","op_hcompute_f1_cgra_1_stencil_14_port_controller.stencil_valid"],
          ["op_hcompute_f1_cgra_1_stencil_15_port_controller.stencil_valid","op_hcompute_f1_cgra_1_stencil_15_exe_start.in"],
          ["self.clk","op_hcompute_f1_cgra_1_stencil_15_port_controller.clk"],
          ["op_hcompute_f1_cgra_1_stencil_15_port_controller_clk_en_const.out","op_hcompute_f1_cgra_1_stencil_15_port_controller.clk_en"],
          ["self.reset","op_hcompute_f1_cgra_1_stencil_15_port_controller.flush"],
          ["op_hcompute_f1_cgra_1_stencil_15_port_controller_clk_en_const.out","op_hcompute_f1_cgra_1_stencil_15_port_controller.rst_n"],
          ["op_hcompute_f1_cgra_1_stencil_15_read_start.in","op_hcompute_f1_cgra_1_stencil_15_port_controller.stencil_valid"],
          ["op_hcompute_f1_cgra_1_stencil_15_write_start.in","op_hcompute_f1_cgra_1_stencil_15_port_controller.stencil_valid"],
          ["self.clk","op_hcompute_f1_cgra_1_stencil_2.clk"],
          ["self.clk","op_hcompute_f1_cgra_1_stencil_3.clk"],
          ["self.clk","op_hcompute_f1_cgra_1_stencil_4.clk"],
          ["self.clk","op_hcompute_f1_cgra_1_stencil_5.clk"],
          ["self.clk","op_hcompute_f1_cgra_1_stencil_6.clk"],
          ["self.clk","op_hcompute_f1_cgra_1_stencil_7.clk"],
          ["op_hcompute_f1_cgra_1_stencil_8_port_controller.stencil_valid","op_hcompute_f1_cgra_1_stencil_8_exe_start.in"],
          ["self.clk","op_hcompute_f1_cgra_1_stencil_8_port_controller.clk"],
          ["op_hcompute_f1_cgra_1_stencil_8_port_controller_clk_en_const.out","op_hcompute_f1_cgra_1_stencil_8_port_controller.clk_en"],
          ["self.reset","op_hcompute_f1_cgra_1_stencil_8_port_controller.flush"],
          ["op_hcompute_f1_cgra_1_stencil_8_port_controller_clk_en_const.out","op_hcompute_f1_cgra_1_stencil_8_port_controller.rst_n"],
          ["op_hcompute_f1_cgra_1_stencil_8_read_start.in","op_hcompute_f1_cgra_1_stencil_8_port_controller.stencil_valid"],
          ["op_hcompute_f1_cgra_1_stencil_8_write_start.in","op_hcompute_f1_cgra_1_stencil_8_port_controller.stencil_valid"],
          ["op_hcompute_f1_cgra_1_stencil_9_port_controller.stencil_valid","op_hcompute_f1_cgra_1_stencil_9_exe_start.in"],
          ["self.clk","op_hcompute_f1_cgra_1_stencil_9_port_controller.clk"],
          ["op_hcompute_f1_cgra_1_stencil_9_port_controller_clk_en_const.out","op_hcompute_f1_cgra_1_stencil_9_port_controller.clk_en"],
          ["self.reset","op_hcompute_f1_cgra_1_stencil_9_port_controller.flush"],
          ["op_hcompute_f1_cgra_1_stencil_9_port_controller_clk_en_const.out","op_hcompute_f1_cgra_1_stencil_9_port_controller.rst_n"],
          ["op_hcompute_f1_cgra_1_stencil_9_read_start.in","op_hcompute_f1_cgra_1_stencil_9_port_controller.stencil_valid"],
          ["op_hcompute_f1_cgra_1_stencil_9_write_start.in","op_hcompute_f1_cgra_1_stencil_9_port_controller.stencil_valid"],
          ["self.clk","op_hcompute_f1_cgra_stencil.clk"],
          ["self.clk","op_hcompute_f1_cgra_stencil_1.clk"],
          ["self.clk","op_hcompute_f1_cgra_stencil_10.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_10_write","op_hcompute_f1_cgra_stencil_10.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_10_write"],
          ["op_hcompute_f1_cgra_stencil_10_port_controller.stencil_valid","op_hcompute_f1_cgra_stencil_10_exe_start.in"],
          ["self.clk","op_hcompute_f1_cgra_stencil_10_port_controller.clk"],
          ["op_hcompute_f1_cgra_stencil_10_port_controller_clk_en_const.out","op_hcompute_f1_cgra_stencil_10_port_controller.clk_en"],
          ["self.reset","op_hcompute_f1_cgra_stencil_10_port_controller.flush"],
          ["op_hcompute_f1_cgra_stencil_10_port_controller_clk_en_const.out","op_hcompute_f1_cgra_stencil_10_port_controller.rst_n"],
          ["op_hcompute_f1_cgra_stencil_10_read_start.in","op_hcompute_f1_cgra_stencil_10_port_controller.stencil_valid"],
          ["op_hcompute_f1_cgra_stencil_10_write_start.in","op_hcompute_f1_cgra_stencil_10_port_controller.stencil_valid"],
          ["self.clk","op_hcompute_f1_cgra_stencil_11.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_11_write","op_hcompute_f1_cgra_stencil_11.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_11_write"],
          ["op_hcompute_f1_cgra_stencil_11_port_controller.stencil_valid","op_hcompute_f1_cgra_stencil_11_exe_start.in"],
          ["self.clk","op_hcompute_f1_cgra_stencil_11_port_controller.clk"],
          ["op_hcompute_f1_cgra_stencil_11_port_controller_clk_en_const.out","op_hcompute_f1_cgra_stencil_11_port_controller.clk_en"],
          ["self.reset","op_hcompute_f1_cgra_stencil_11_port_controller.flush"],
          ["op_hcompute_f1_cgra_stencil_11_port_controller_clk_en_const.out","op_hcompute_f1_cgra_stencil_11_port_controller.rst_n"],
          ["op_hcompute_f1_cgra_stencil_11_read_start.in","op_hcompute_f1_cgra_stencil_11_port_controller.stencil_valid"],
          ["op_hcompute_f1_cgra_stencil_11_write_start.in","op_hcompute_f1_cgra_stencil_11_port_controller.stencil_valid"],
          ["self.clk","op_hcompute_f1_cgra_stencil_12.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_12_write","op_hcompute_f1_cgra_stencil_12.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_12_write"],
          ["op_hcompute_f1_cgra_stencil_12_port_controller.stencil_valid","op_hcompute_f1_cgra_stencil_12_exe_start.in"],
          ["self.clk","op_hcompute_f1_cgra_stencil_12_port_controller.clk"],
          ["op_hcompute_f1_cgra_stencil_12_port_controller_clk_en_const.out","op_hcompute_f1_cgra_stencil_12_port_controller.clk_en"],
          ["self.reset","op_hcompute_f1_cgra_stencil_12_port_controller.flush"],
          ["op_hcompute_f1_cgra_stencil_12_port_controller_clk_en_const.out","op_hcompute_f1_cgra_stencil_12_port_controller.rst_n"],
          ["op_hcompute_f1_cgra_stencil_12_read_start.in","op_hcompute_f1_cgra_stencil_12_port_controller.stencil_valid"],
          ["op_hcompute_f1_cgra_stencil_12_write_start.in","op_hcompute_f1_cgra_stencil_12_port_controller.stencil_valid"],
          ["self.clk","op_hcompute_f1_cgra_stencil_13.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_13_write","op_hcompute_f1_cgra_stencil_13.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_13_write"],
          ["op_hcompute_f1_cgra_stencil_13_port_controller.stencil_valid","op_hcompute_f1_cgra_stencil_13_exe_start.in"],
          ["self.clk","op_hcompute_f1_cgra_stencil_13_port_controller.clk"],
          ["op_hcompute_f1_cgra_stencil_13_port_controller_clk_en_const.out","op_hcompute_f1_cgra_stencil_13_port_controller.clk_en"],
          ["self.reset","op_hcompute_f1_cgra_stencil_13_port_controller.flush"],
          ["op_hcompute_f1_cgra_stencil_13_port_controller_clk_en_const.out","op_hcompute_f1_cgra_stencil_13_port_controller.rst_n"],
          ["op_hcompute_f1_cgra_stencil_13_read_start.in","op_hcompute_f1_cgra_stencil_13_port_controller.stencil_valid"],
          ["op_hcompute_f1_cgra_stencil_13_write_start.in","op_hcompute_f1_cgra_stencil_13_port_controller.stencil_valid"],
          ["self.clk","op_hcompute_f1_cgra_stencil_14.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_14_write","op_hcompute_f1_cgra_stencil_14.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_14_write"],
          ["op_hcompute_f1_cgra_stencil_14_port_controller.stencil_valid","op_hcompute_f1_cgra_stencil_14_exe_start.in"],
          ["self.clk","op_hcompute_f1_cgra_stencil_14_port_controller.clk"],
          ["op_hcompute_f1_cgra_stencil_14_port_controller_clk_en_const.out","op_hcompute_f1_cgra_stencil_14_port_controller.clk_en"],
          ["self.reset","op_hcompute_f1_cgra_stencil_14_port_controller.flush"],
          ["op_hcompute_f1_cgra_stencil_14_port_controller_clk_en_const.out","op_hcompute_f1_cgra_stencil_14_port_controller.rst_n"],
          ["op_hcompute_f1_cgra_stencil_14_read_start.in","op_hcompute_f1_cgra_stencil_14_port_controller.stencil_valid"],
          ["op_hcompute_f1_cgra_stencil_14_write_start.in","op_hcompute_f1_cgra_stencil_14_port_controller.stencil_valid"],
          ["self.clk","op_hcompute_f1_cgra_stencil_15.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_15_write","op_hcompute_f1_cgra_stencil_15.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_15_write"],
          ["op_hcompute_f1_cgra_stencil_15_port_controller.stencil_valid","op_hcompute_f1_cgra_stencil_15_exe_start.in"],
          ["self.clk","op_hcompute_f1_cgra_stencil_15_port_controller.clk"],
          ["op_hcompute_f1_cgra_stencil_15_port_controller_clk_en_const.out","op_hcompute_f1_cgra_stencil_15_port_controller.clk_en"],
          ["self.reset","op_hcompute_f1_cgra_stencil_15_port_controller.flush"],
          ["op_hcompute_f1_cgra_stencil_15_port_controller_clk_en_const.out","op_hcompute_f1_cgra_stencil_15_port_controller.rst_n"],
          ["op_hcompute_f1_cgra_stencil_15_read_start.in","op_hcompute_f1_cgra_stencil_15_port_controller.stencil_valid"],
          ["op_hcompute_f1_cgra_stencil_15_write_start.in","op_hcompute_f1_cgra_stencil_15_port_controller.stencil_valid"],
          ["self.clk","op_hcompute_f1_cgra_stencil_2.clk"],
          ["self.clk","op_hcompute_f1_cgra_stencil_3.clk"],
          ["self.clk","op_hcompute_f1_cgra_stencil_4.clk"],
          ["self.clk","op_hcompute_f1_cgra_stencil_5.clk"],
          ["self.clk","op_hcompute_f1_cgra_stencil_6.clk"],
          ["self.clk","op_hcompute_f1_cgra_stencil_7.clk"],
          ["self.clk","op_hcompute_f1_cgra_stencil_8.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_8_write","op_hcompute_f1_cgra_stencil_8.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_8_write"],
          ["op_hcompute_f1_cgra_stencil_8_port_controller.stencil_valid","op_hcompute_f1_cgra_stencil_8_exe_start.in"],
          ["self.clk","op_hcompute_f1_cgra_stencil_8_port_controller.clk"],
          ["op_hcompute_f1_cgra_stencil_8_port_controller_clk_en_const.out","op_hcompute_f1_cgra_stencil_8_port_controller.clk_en"],
          ["self.reset","op_hcompute_f1_cgra_stencil_8_port_controller.flush"],
          ["op_hcompute_f1_cgra_stencil_8_port_controller_clk_en_const.out","op_hcompute_f1_cgra_stencil_8_port_controller.rst_n"],
          ["op_hcompute_f1_cgra_stencil_8_read_start.in","op_hcompute_f1_cgra_stencil_8_port_controller.stencil_valid"],
          ["op_hcompute_f1_cgra_stencil_8_write_start.in","op_hcompute_f1_cgra_stencil_8_port_controller.stencil_valid"],
          ["self.clk","op_hcompute_f1_cgra_stencil_9.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_9_write","op_hcompute_f1_cgra_stencil_9.f1_cgra_stencil_op_hcompute_f1_cgra_stencil_9_write"],
          ["op_hcompute_f1_cgra_stencil_9_port_controller.stencil_valid","op_hcompute_f1_cgra_stencil_9_exe_start.in"],
          ["self.clk","op_hcompute_f1_cgra_stencil_9_port_controller.clk"],
          ["op_hcompute_f1_cgra_stencil_9_port_controller_clk_en_const.out","op_hcompute_f1_cgra_stencil_9_port_controller.clk_en"],
          ["self.reset","op_hcompute_f1_cgra_stencil_9_port_controller.flush"],
          ["op_hcompute_f1_cgra_stencil_9_port_controller_clk_en_const.out","op_hcompute_f1_cgra_stencil_9_port_controller.rst_n"],
          ["op_hcompute_f1_cgra_stencil_9_read_start.in","op_hcompute_f1_cgra_stencil_9_port_controller.stencil_valid"],
          ["op_hcompute_f1_cgra_stencil_9_write_start.in","op_hcompute_f1_cgra_stencil_9_port_controller.stencil_valid"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write"],
          ["output_glb_stencil.op_hcompute_hw_output_stencil_read","op_hcompute_hw_output_stencil.output_glb_stencil_op_hcompute_hw_output_stencil_read"],
          ["self.clk","op_hcompute_hw_output_stencil_1.clk"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write","op_hcompute_hw_output_stencil_1.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write"],
          ["output_glb_stencil.op_hcompute_hw_output_stencil_1_read","op_hcompute_hw_output_stencil_1.output_glb_stencil_op_hcompute_hw_output_stencil_1_read"],
          ["op_hcompute_hw_output_stencil_1_port_controller.stencil_valid","op_hcompute_hw_output_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_1_read_start.in","op_hcompute_hw_output_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_1_write_start.in","op_hcompute_hw_output_stencil_1_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid","op_hcompute_hw_output_stencil_1_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_2.clk"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write","op_hcompute_hw_output_stencil_2.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write"],
          ["output_glb_stencil.op_hcompute_hw_output_stencil_2_read","op_hcompute_hw_output_stencil_2.output_glb_stencil_op_hcompute_hw_output_stencil_2_read"],
          ["op_hcompute_hw_output_stencil_2_port_controller.stencil_valid","op_hcompute_hw_output_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_2_read_start.in","op_hcompute_hw_output_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_2_write_start.in","op_hcompute_hw_output_stencil_2_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid","op_hcompute_hw_output_stencil_2_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_3.clk"],
          ["self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write","op_hcompute_hw_output_stencil_3.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write"],
          ["output_glb_stencil.op_hcompute_hw_output_stencil_3_read","op_hcompute_hw_output_stencil_3.output_glb_stencil_op_hcompute_hw_output_stencil_3_read"],
          ["op_hcompute_hw_output_stencil_3_port_controller.stencil_valid","op_hcompute_hw_output_stencil_3_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_3_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_3_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_3_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_3_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_3_read_start.in","op_hcompute_hw_output_stencil_3_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_3_write_start.in","op_hcompute_hw_output_stencil_3_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_valid","op_hcompute_hw_output_stencil_3_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_4.clk"],
          ["self.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write","op_hcompute_hw_output_stencil_4.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write"],
          ["output_glb_stencil.op_hcompute_hw_output_stencil_4_read","op_hcompute_hw_output_stencil_4.output_glb_stencil_op_hcompute_hw_output_stencil_4_read"],
          ["op_hcompute_hw_output_stencil_4_port_controller.stencil_valid","op_hcompute_hw_output_stencil_4_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_4_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_4_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_4_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_4_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_4_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_4_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_4_read_start.in","op_hcompute_hw_output_stencil_4_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_4_write_start.in","op_hcompute_hw_output_stencil_4_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_valid","op_hcompute_hw_output_stencil_4_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_5.clk"],
          ["self.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write","op_hcompute_hw_output_stencil_5.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write"],
          ["output_glb_stencil.op_hcompute_hw_output_stencil_5_read","op_hcompute_hw_output_stencil_5.output_glb_stencil_op_hcompute_hw_output_stencil_5_read"],
          ["op_hcompute_hw_output_stencil_5_port_controller.stencil_valid","op_hcompute_hw_output_stencil_5_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_5_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_5_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_5_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_5_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_5_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_5_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_5_read_start.in","op_hcompute_hw_output_stencil_5_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_5_write_start.in","op_hcompute_hw_output_stencil_5_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_valid","op_hcompute_hw_output_stencil_5_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_6.clk"],
          ["self.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write","op_hcompute_hw_output_stencil_6.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write"],
          ["output_glb_stencil.op_hcompute_hw_output_stencil_6_read","op_hcompute_hw_output_stencil_6.output_glb_stencil_op_hcompute_hw_output_stencil_6_read"],
          ["op_hcompute_hw_output_stencil_6_port_controller.stencil_valid","op_hcompute_hw_output_stencil_6_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_6_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_6_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_6_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_6_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_6_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_6_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_6_read_start.in","op_hcompute_hw_output_stencil_6_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_6_write_start.in","op_hcompute_hw_output_stencil_6_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_valid","op_hcompute_hw_output_stencil_6_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_7.clk"],
          ["self.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write","op_hcompute_hw_output_stencil_7.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write"],
          ["output_glb_stencil.op_hcompute_hw_output_stencil_7_read","op_hcompute_hw_output_stencil_7.output_glb_stencil_op_hcompute_hw_output_stencil_7_read"],
          ["op_hcompute_hw_output_stencil_7_port_controller.stencil_valid","op_hcompute_hw_output_stencil_7_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_7_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_7_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_7_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_7_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_7_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_7_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_7_read_start.in","op_hcompute_hw_output_stencil_7_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_7_write_start.in","op_hcompute_hw_output_stencil_7_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_valid","op_hcompute_hw_output_stencil_7_write_start.out"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_input_cgra_stencil.clk"],
          ["self.clk","op_hcompute_input_cgra_stencil_1.clk"],
          ["self.clk","op_hcompute_input_cgra_stencil_2.clk"],
          ["self.clk","op_hcompute_input_cgra_stencil_3.clk"],
          ["self.clk","op_hcompute_input_cgra_stencil_4.clk"],
          ["self.clk","op_hcompute_input_cgra_stencil_5.clk"],
          ["self.clk","op_hcompute_input_cgra_stencil_6.clk"],
          ["self.clk","op_hcompute_input_cgra_stencil_7.clk"],
          ["self.clk","op_hcompute_input_glb_stencil.clk"],
          ["self.input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read","op_hcompute_input_glb_stencil.input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read"],
          ["self.clk","op_hcompute_input_glb_stencil_1.clk"],
          ["self.input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read","op_hcompute_input_glb_stencil_1.input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read"],
          ["op_hcompute_input_glb_stencil_1_port_controller.stencil_valid","op_hcompute_input_glb_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_1_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_1_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_1_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_1_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_1_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_1_read_start.in","op_hcompute_input_glb_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_1_write_start.in","op_hcompute_input_glb_stencil_1_port_controller.stencil_valid"],
          ["self.input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read_en","op_hcompute_input_glb_stencil_1_read_start.out"],
          ["self.clk","op_hcompute_input_glb_stencil_2.clk"],
          ["self.input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read","op_hcompute_input_glb_stencil_2.input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read"],
          ["op_hcompute_input_glb_stencil_2_port_controller.stencil_valid","op_hcompute_input_glb_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_2_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_2_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_2_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_2_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_2_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_2_read_start.in","op_hcompute_input_glb_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_2_write_start.in","op_hcompute_input_glb_stencil_2_port_controller.stencil_valid"],
          ["self.input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read_en","op_hcompute_input_glb_stencil_2_read_start.out"],
          ["self.clk","op_hcompute_input_glb_stencil_3.clk"],
          ["self.input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read","op_hcompute_input_glb_stencil_3.input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read"],
          ["op_hcompute_input_glb_stencil_3_port_controller.stencil_valid","op_hcompute_input_glb_stencil_3_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_3_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_3_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_3_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_3_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_3_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_3_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_3_read_start.in","op_hcompute_input_glb_stencil_3_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_3_write_start.in","op_hcompute_input_glb_stencil_3_port_controller.stencil_valid"],
          ["self.input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read_en","op_hcompute_input_glb_stencil_3_read_start.out"],
          ["self.clk","op_hcompute_input_glb_stencil_4.clk"],
          ["self.input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read","op_hcompute_input_glb_stencil_4.input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read"],
          ["op_hcompute_input_glb_stencil_4_port_controller.stencil_valid","op_hcompute_input_glb_stencil_4_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_4_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_4_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_4_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_4_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_4_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_4_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_4_read_start.in","op_hcompute_input_glb_stencil_4_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_4_write_start.in","op_hcompute_input_glb_stencil_4_port_controller.stencil_valid"],
          ["self.input_host_stencil_clkwrk_4_op_hcompute_input_glb_stencil_4_read_en","op_hcompute_input_glb_stencil_4_read_start.out"],
          ["self.clk","op_hcompute_input_glb_stencil_5.clk"],
          ["self.input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read","op_hcompute_input_glb_stencil_5.input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read"],
          ["op_hcompute_input_glb_stencil_5_port_controller.stencil_valid","op_hcompute_input_glb_stencil_5_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_5_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_5_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_5_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_5_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_5_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_5_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_5_read_start.in","op_hcompute_input_glb_stencil_5_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_5_write_start.in","op_hcompute_input_glb_stencil_5_port_controller.stencil_valid"],
          ["self.input_host_stencil_clkwrk_5_op_hcompute_input_glb_stencil_5_read_en","op_hcompute_input_glb_stencil_5_read_start.out"],
          ["self.clk","op_hcompute_input_glb_stencil_6.clk"],
          ["self.input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read","op_hcompute_input_glb_stencil_6.input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read"],
          ["op_hcompute_input_glb_stencil_6_port_controller.stencil_valid","op_hcompute_input_glb_stencil_6_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_6_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_6_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_6_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_6_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_6_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_6_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_6_read_start.in","op_hcompute_input_glb_stencil_6_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_6_write_start.in","op_hcompute_input_glb_stencil_6_port_controller.stencil_valid"],
          ["self.input_host_stencil_clkwrk_6_op_hcompute_input_glb_stencil_6_read_en","op_hcompute_input_glb_stencil_6_read_start.out"],
          ["self.clk","op_hcompute_input_glb_stencil_7.clk"],
          ["self.input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read","op_hcompute_input_glb_stencil_7.input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read"],
          ["op_hcompute_input_glb_stencil_7_port_controller.stencil_valid","op_hcompute_input_glb_stencil_7_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_7_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_7_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_7_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_7_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_7_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_7_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_7_read_start.in","op_hcompute_input_glb_stencil_7_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_7_write_start.in","op_hcompute_input_glb_stencil_7_port_controller.stencil_valid"],
          ["self.input_host_stencil_clkwrk_7_op_hcompute_input_glb_stencil_7_read_en","op_hcompute_input_glb_stencil_7_read_start.out"],
          ["op_hcompute_input_glb_stencil_port_controller.stencil_valid","op_hcompute_input_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_read_start.in","op_hcompute_input_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_write_start.in","op_hcompute_input_glb_stencil_port_controller.stencil_valid"],
          ["self.input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read_en","op_hcompute_input_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_kernel1_cgra_stencil.clk"],
          ["self.clk","op_hcompute_kernel1_glb_stencil.clk"],
          ["self.kernel1_host_stencil_op_hcompute_kernel1_glb_stencil_read","op_hcompute_kernel1_glb_stencil.kernel1_host_stencil_op_hcompute_kernel1_glb_stencil_read"],
          ["op_hcompute_kernel1_glb_stencil_port_controller.stencil_valid","op_hcompute_kernel1_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_kernel1_glb_stencil_port_controller.clk"],
          ["op_hcompute_kernel1_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel1_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel1_glb_stencil_port_controller.flush"],
          ["op_hcompute_kernel1_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel1_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_kernel1_glb_stencil_read_start.in","op_hcompute_kernel1_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_kernel1_glb_stencil_write_start.in","op_hcompute_kernel1_glb_stencil_port_controller.stencil_valid"],
          ["self.kernel1_host_stencil_op_hcompute_kernel1_glb_stencil_read_en","op_hcompute_kernel1_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_kernel2_cgra_stencil.clk"],
          ["self.clk","op_hcompute_kernel2_glb_stencil.clk"],
          ["self.kernel2_host_stencil_op_hcompute_kernel2_glb_stencil_read","op_hcompute_kernel2_glb_stencil.kernel2_host_stencil_op_hcompute_kernel2_glb_stencil_read"],
          ["op_hcompute_kernel2_glb_stencil_port_controller.stencil_valid","op_hcompute_kernel2_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_kernel2_glb_stencil_port_controller.clk"],
          ["op_hcompute_kernel2_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel2_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel2_glb_stencil_port_controller.flush"],
          ["op_hcompute_kernel2_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel2_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_kernel2_glb_stencil_read_start.in","op_hcompute_kernel2_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_kernel2_glb_stencil_write_start.in","op_hcompute_kernel2_glb_stencil_port_controller.stencil_valid"],
          ["self.kernel2_host_stencil_op_hcompute_kernel2_glb_stencil_read_en","op_hcompute_kernel2_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_kernel_cgra_stencil.clk"],
          ["self.clk","op_hcompute_kernel_glb_stencil.clk"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read","op_hcompute_kernel_glb_stencil.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read"],
          ["op_hcompute_kernel_glb_stencil_port_controller.stencil_valid","op_hcompute_kernel_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_kernel_glb_stencil_port_controller.clk"],
          ["op_hcompute_kernel_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel_glb_stencil_port_controller.flush"],
          ["op_hcompute_kernel_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_kernel_glb_stencil_read_start.in","op_hcompute_kernel_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_kernel_glb_stencil_write_start.in","op_hcompute_kernel_glb_stencil_port_controller.stencil_valid"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_en","op_hcompute_kernel_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_output_cgra_stencil.clk"],
          ["output_cgra_stencil_clkwrk_dsa16.op_hcompute_output_cgra_stencil_write","op_hcompute_output_cgra_stencil.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_1.clk"],
          ["output_cgra_stencil_clkwrk_dsa16.op_hcompute_output_cgra_stencil_1_write","op_hcompute_output_cgra_stencil_1.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_1_write"],
          ["op_hcompute_output_cgra_stencil_10_port_controller.stencil_valid","op_hcompute_output_cgra_stencil_10_exe_start.in"],
          ["self.clk","op_hcompute_output_cgra_stencil_10_port_controller.clk"],
          ["op_hcompute_output_cgra_stencil_10_port_controller_clk_en_const.out","op_hcompute_output_cgra_stencil_10_port_controller.clk_en"],
          ["self.reset","op_hcompute_output_cgra_stencil_10_port_controller.flush"],
          ["op_hcompute_output_cgra_stencil_10_port_controller_clk_en_const.out","op_hcompute_output_cgra_stencil_10_port_controller.rst_n"],
          ["op_hcompute_output_cgra_stencil_10_read_start.in","op_hcompute_output_cgra_stencil_10_port_controller.stencil_valid"],
          ["op_hcompute_output_cgra_stencil_10_write_start.in","op_hcompute_output_cgra_stencil_10_port_controller.stencil_valid"],
          ["op_hcompute_output_cgra_stencil_11_port_controller.stencil_valid","op_hcompute_output_cgra_stencil_11_exe_start.in"],
          ["self.clk","op_hcompute_output_cgra_stencil_11_port_controller.clk"],
          ["op_hcompute_output_cgra_stencil_11_port_controller_clk_en_const.out","op_hcompute_output_cgra_stencil_11_port_controller.clk_en"],
          ["self.reset","op_hcompute_output_cgra_stencil_11_port_controller.flush"],
          ["op_hcompute_output_cgra_stencil_11_port_controller_clk_en_const.out","op_hcompute_output_cgra_stencil_11_port_controller.rst_n"],
          ["op_hcompute_output_cgra_stencil_11_read_start.in","op_hcompute_output_cgra_stencil_11_port_controller.stencil_valid"],
          ["op_hcompute_output_cgra_stencil_11_write_start.in","op_hcompute_output_cgra_stencil_11_port_controller.stencil_valid"],
          ["op_hcompute_output_cgra_stencil_12_port_controller.stencil_valid","op_hcompute_output_cgra_stencil_12_exe_start.in"],
          ["self.clk","op_hcompute_output_cgra_stencil_12_port_controller.clk"],
          ["op_hcompute_output_cgra_stencil_12_port_controller_clk_en_const.out","op_hcompute_output_cgra_stencil_12_port_controller.clk_en"],
          ["self.reset","op_hcompute_output_cgra_stencil_12_port_controller.flush"],
          ["op_hcompute_output_cgra_stencil_12_port_controller_clk_en_const.out","op_hcompute_output_cgra_stencil_12_port_controller.rst_n"],
          ["op_hcompute_output_cgra_stencil_12_read_start.in","op_hcompute_output_cgra_stencil_12_port_controller.stencil_valid"],
          ["op_hcompute_output_cgra_stencil_12_write_start.in","op_hcompute_output_cgra_stencil_12_port_controller.stencil_valid"],
          ["op_hcompute_output_cgra_stencil_13_port_controller.stencil_valid","op_hcompute_output_cgra_stencil_13_exe_start.in"],
          ["self.clk","op_hcompute_output_cgra_stencil_13_port_controller.clk"],
          ["op_hcompute_output_cgra_stencil_13_port_controller_clk_en_const.out","op_hcompute_output_cgra_stencil_13_port_controller.clk_en"],
          ["self.reset","op_hcompute_output_cgra_stencil_13_port_controller.flush"],
          ["op_hcompute_output_cgra_stencil_13_port_controller_clk_en_const.out","op_hcompute_output_cgra_stencil_13_port_controller.rst_n"],
          ["op_hcompute_output_cgra_stencil_13_read_start.in","op_hcompute_output_cgra_stencil_13_port_controller.stencil_valid"],
          ["op_hcompute_output_cgra_stencil_13_write_start.in","op_hcompute_output_cgra_stencil_13_port_controller.stencil_valid"],
          ["op_hcompute_output_cgra_stencil_14_port_controller.stencil_valid","op_hcompute_output_cgra_stencil_14_exe_start.in"],
          ["self.clk","op_hcompute_output_cgra_stencil_14_port_controller.clk"],
          ["op_hcompute_output_cgra_stencil_14_port_controller_clk_en_const.out","op_hcompute_output_cgra_stencil_14_port_controller.clk_en"],
          ["self.reset","op_hcompute_output_cgra_stencil_14_port_controller.flush"],
          ["op_hcompute_output_cgra_stencil_14_port_controller_clk_en_const.out","op_hcompute_output_cgra_stencil_14_port_controller.rst_n"],
          ["op_hcompute_output_cgra_stencil_14_read_start.in","op_hcompute_output_cgra_stencil_14_port_controller.stencil_valid"],
          ["op_hcompute_output_cgra_stencil_14_write_start.in","op_hcompute_output_cgra_stencil_14_port_controller.stencil_valid"],
          ["op_hcompute_output_cgra_stencil_15_port_controller.stencil_valid","op_hcompute_output_cgra_stencil_15_exe_start.in"],
          ["self.clk","op_hcompute_output_cgra_stencil_15_port_controller.clk"],
          ["op_hcompute_output_cgra_stencil_15_port_controller_clk_en_const.out","op_hcompute_output_cgra_stencil_15_port_controller.clk_en"],
          ["self.reset","op_hcompute_output_cgra_stencil_15_port_controller.flush"],
          ["op_hcompute_output_cgra_stencil_15_port_controller_clk_en_const.out","op_hcompute_output_cgra_stencil_15_port_controller.rst_n"],
          ["op_hcompute_output_cgra_stencil_15_read_start.in","op_hcompute_output_cgra_stencil_15_port_controller.stencil_valid"],
          ["op_hcompute_output_cgra_stencil_15_write_start.in","op_hcompute_output_cgra_stencil_15_port_controller.stencil_valid"],
          ["self.clk","op_hcompute_output_cgra_stencil_2.clk"],
          ["output_cgra_stencil_clkwrk_dsa16.op_hcompute_output_cgra_stencil_2_write","op_hcompute_output_cgra_stencil_2.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_2_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_3.clk"],
          ["output_cgra_stencil_clkwrk_dsa16.op_hcompute_output_cgra_stencil_3_write","op_hcompute_output_cgra_stencil_3.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_3_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_4.clk"],
          ["output_cgra_stencil_clkwrk_dsa16.op_hcompute_output_cgra_stencil_4_write","op_hcompute_output_cgra_stencil_4.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_4_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_5.clk"],
          ["output_cgra_stencil_clkwrk_dsa16.op_hcompute_output_cgra_stencil_5_write","op_hcompute_output_cgra_stencil_5.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_5_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_6.clk"],
          ["output_cgra_stencil_clkwrk_dsa16.op_hcompute_output_cgra_stencil_6_write","op_hcompute_output_cgra_stencil_6.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_6_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_7.clk"],
          ["output_cgra_stencil_clkwrk_dsa16.op_hcompute_output_cgra_stencil_7_write","op_hcompute_output_cgra_stencil_7.output_cgra_stencil_clkwrk_dsa16_op_hcompute_output_cgra_stencil_7_write"],
          ["op_hcompute_output_cgra_stencil_8_port_controller.stencil_valid","op_hcompute_output_cgra_stencil_8_exe_start.in"],
          ["self.clk","op_hcompute_output_cgra_stencil_8_port_controller.clk"],
          ["op_hcompute_output_cgra_stencil_8_port_controller_clk_en_const.out","op_hcompute_output_cgra_stencil_8_port_controller.clk_en"],
          ["self.reset","op_hcompute_output_cgra_stencil_8_port_controller.flush"],
          ["op_hcompute_output_cgra_stencil_8_port_controller_clk_en_const.out","op_hcompute_output_cgra_stencil_8_port_controller.rst_n"],
          ["op_hcompute_output_cgra_stencil_8_read_start.in","op_hcompute_output_cgra_stencil_8_port_controller.stencil_valid"],
          ["op_hcompute_output_cgra_stencil_8_write_start.in","op_hcompute_output_cgra_stencil_8_port_controller.stencil_valid"],
          ["op_hcompute_output_cgra_stencil_9_port_controller.stencil_valid","op_hcompute_output_cgra_stencil_9_exe_start.in"],
          ["self.clk","op_hcompute_output_cgra_stencil_9_port_controller.clk"],
          ["op_hcompute_output_cgra_stencil_9_port_controller_clk_en_const.out","op_hcompute_output_cgra_stencil_9_port_controller.clk_en"],
          ["self.reset","op_hcompute_output_cgra_stencil_9_port_controller.flush"],
          ["op_hcompute_output_cgra_stencil_9_port_controller_clk_en_const.out","op_hcompute_output_cgra_stencil_9_port_controller.rst_n"],
          ["op_hcompute_output_cgra_stencil_9_read_start.in","op_hcompute_output_cgra_stencil_9_port_controller.stencil_valid"],
          ["op_hcompute_output_cgra_stencil_9_write_start.in","op_hcompute_output_cgra_stencil_9_port_controller.stencil_valid"],
          ["self.clk","op_hcompute_output_glb_stencil.clk"],
          ["output_cgra_stencil.op_hcompute_output_glb_stencil_read","op_hcompute_output_glb_stencil.output_cgra_stencil_op_hcompute_output_glb_stencil_read"],
          ["output_glb_stencil.op_hcompute_output_glb_stencil_write","op_hcompute_output_glb_stencil.output_glb_stencil_op_hcompute_output_glb_stencil_write"],
          ["self.clk","op_hcompute_output_glb_stencil_1.clk"],
          ["output_cgra_stencil.op_hcompute_output_glb_stencil_1_read","op_hcompute_output_glb_stencil_1.output_cgra_stencil_op_hcompute_output_glb_stencil_1_read"],
          ["output_glb_stencil.op_hcompute_output_glb_stencil_1_write","op_hcompute_output_glb_stencil_1.output_glb_stencil_op_hcompute_output_glb_stencil_1_write"],
          ["self.clk","op_hcompute_output_glb_stencil_2.clk"],
          ["output_cgra_stencil.op_hcompute_output_glb_stencil_2_read","op_hcompute_output_glb_stencil_2.output_cgra_stencil_op_hcompute_output_glb_stencil_2_read"],
          ["output_glb_stencil.op_hcompute_output_glb_stencil_2_write","op_hcompute_output_glb_stencil_2.output_glb_stencil_op_hcompute_output_glb_stencil_2_write"],
          ["self.clk","op_hcompute_output_glb_stencil_3.clk"],
          ["output_cgra_stencil.op_hcompute_output_glb_stencil_3_read","op_hcompute_output_glb_stencil_3.output_cgra_stencil_op_hcompute_output_glb_stencil_3_read"],
          ["output_glb_stencil.op_hcompute_output_glb_stencil_3_write","op_hcompute_output_glb_stencil_3.output_glb_stencil_op_hcompute_output_glb_stencil_3_write"],
          ["self.clk","op_hcompute_output_glb_stencil_4.clk"],
          ["output_cgra_stencil.op_hcompute_output_glb_stencil_4_read","op_hcompute_output_glb_stencil_4.output_cgra_stencil_op_hcompute_output_glb_stencil_4_read"],
          ["output_glb_stencil.op_hcompute_output_glb_stencil_4_write","op_hcompute_output_glb_stencil_4.output_glb_stencil_op_hcompute_output_glb_stencil_4_write"],
          ["self.clk","op_hcompute_output_glb_stencil_5.clk"],
          ["output_cgra_stencil.op_hcompute_output_glb_stencil_5_read","op_hcompute_output_glb_stencil_5.output_cgra_stencil_op_hcompute_output_glb_stencil_5_read"],
          ["output_glb_stencil.op_hcompute_output_glb_stencil_5_write","op_hcompute_output_glb_stencil_5.output_glb_stencil_op_hcompute_output_glb_stencil_5_write"],
          ["self.clk","op_hcompute_output_glb_stencil_6.clk"],
          ["output_cgra_stencil.op_hcompute_output_glb_stencil_6_read","op_hcompute_output_glb_stencil_6.output_cgra_stencil_op_hcompute_output_glb_stencil_6_read"],
          ["output_glb_stencil.op_hcompute_output_glb_stencil_6_write","op_hcompute_output_glb_stencil_6.output_glb_stencil_op_hcompute_output_glb_stencil_6_write"],
          ["self.clk","op_hcompute_output_glb_stencil_7.clk"],
          ["output_cgra_stencil.op_hcompute_output_glb_stencil_7_read","op_hcompute_output_glb_stencil_7.output_cgra_stencil_op_hcompute_output_glb_stencil_7_read"],
          ["output_glb_stencil.op_hcompute_output_glb_stencil_7_write","op_hcompute_output_glb_stencil_7.output_glb_stencil_op_hcompute_output_glb_stencil_7_write"],
          ["self.clk","output_cgra_stencil.clk"],
          ["self.reset","output_cgra_stencil.reset"],
          ["self.clk","output_cgra_stencil_clkwrk_dsa16.clk"],
          ["self.reset","output_cgra_stencil_clkwrk_dsa16.reset"],
          ["self.clk","output_glb_stencil.clk"],
          ["self.reset","output_glb_stencil.reset"]
        ]
      },
      "hcompute_f1_cgra_1_stencil":{
        "type":["Record",[
          ["out_f1_cgra_1_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1769":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_f1_cgra_1_stencil","const_p0__1769.out"]
        ]
      },
      "hcompute_f1_cgra_1_stencil_1":{
        "type":["Record",[
          ["out_f1_cgra_1_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1778":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_f1_cgra_1_stencil","const_p0__1778.out"]
        ]
      },
      "hcompute_f1_cgra_1_stencil_10":{
        "type":["Record",[
          ["out_f1_cgra_1_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_f1_cgra_1_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_kernel1_cgra_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_2008_2022_2023":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2009_2020_2021":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2010_2019_2020":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2011_2018_2019":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2012_2017_2018":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2013_2016_2017":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2014_2015_2016":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_f1_cgra_1_stencil_3_2021_2022":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_17_f1_cgra_stencil_25_2008":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_18_f1_cgra_stencil_26_2009":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_19_f1_cgra_stencil_27_2010":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_20_f1_cgra_stencil_28_2011":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_21_f1_cgra_stencil_29_2012":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_22_f1_cgra_stencil_30_2013":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_23_f1_cgra_stencil_31_2014":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_24_f1_cgra_stencil_32_2015":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel1_cgra_stencil_17_f1_cgra_stencil_25_2008.out","add_2008_2022_2023.in0"],
          ["add_f1_cgra_1_stencil_3_2021_2022.out","add_2008_2022_2023.in1"],
          ["self.out_f1_cgra_1_stencil","add_2008_2022_2023.out"],
          ["mul_kernel1_cgra_stencil_18_f1_cgra_stencil_26_2009.out","add_2009_2020_2021.in0"],
          ["add_2010_2019_2020.out","add_2009_2020_2021.in1"],
          ["add_f1_cgra_1_stencil_3_2021_2022.in1","add_2009_2020_2021.out"],
          ["mul_kernel1_cgra_stencil_19_f1_cgra_stencil_27_2010.out","add_2010_2019_2020.in0"],
          ["add_2011_2018_2019.out","add_2010_2019_2020.in1"],
          ["mul_kernel1_cgra_stencil_20_f1_cgra_stencil_28_2011.out","add_2011_2018_2019.in0"],
          ["add_2012_2017_2018.out","add_2011_2018_2019.in1"],
          ["mul_kernel1_cgra_stencil_21_f1_cgra_stencil_29_2012.out","add_2012_2017_2018.in0"],
          ["add_2013_2016_2017.out","add_2012_2017_2018.in1"],
          ["mul_kernel1_cgra_stencil_22_f1_cgra_stencil_30_2013.out","add_2013_2016_2017.in0"],
          ["add_2014_2015_2016.out","add_2013_2016_2017.in1"],
          ["mul_kernel1_cgra_stencil_23_f1_cgra_stencil_31_2014.out","add_2014_2015_2016.in0"],
          ["mul_kernel1_cgra_stencil_24_f1_cgra_stencil_32_2015.out","add_2014_2015_2016.in1"],
          ["self.in1_f1_cgra_1_stencil.0","add_f1_cgra_1_stencil_3_2021_2022.in0"],
          ["self.in2_kernel1_cgra_stencil.0","mul_kernel1_cgra_stencil_17_f1_cgra_stencil_25_2008.in0"],
          ["self.in0_f1_cgra_stencil.0","mul_kernel1_cgra_stencil_17_f1_cgra_stencil_25_2008.in1"],
          ["self.in2_kernel1_cgra_stencil.1","mul_kernel1_cgra_stencil_18_f1_cgra_stencil_26_2009.in0"],
          ["self.in0_f1_cgra_stencil.1","mul_kernel1_cgra_stencil_18_f1_cgra_stencil_26_2009.in1"],
          ["self.in2_kernel1_cgra_stencil.2","mul_kernel1_cgra_stencil_19_f1_cgra_stencil_27_2010.in0"],
          ["self.in0_f1_cgra_stencil.2","mul_kernel1_cgra_stencil_19_f1_cgra_stencil_27_2010.in1"],
          ["self.in2_kernel1_cgra_stencil.3","mul_kernel1_cgra_stencil_20_f1_cgra_stencil_28_2011.in0"],
          ["self.in0_f1_cgra_stencil.3","mul_kernel1_cgra_stencil_20_f1_cgra_stencil_28_2011.in1"],
          ["self.in2_kernel1_cgra_stencil.4","mul_kernel1_cgra_stencil_21_f1_cgra_stencil_29_2012.in0"],
          ["self.in0_f1_cgra_stencil.4","mul_kernel1_cgra_stencil_21_f1_cgra_stencil_29_2012.in1"],
          ["self.in2_kernel1_cgra_stencil.5","mul_kernel1_cgra_stencil_22_f1_cgra_stencil_30_2013.in0"],
          ["self.in0_f1_cgra_stencil.5","mul_kernel1_cgra_stencil_22_f1_cgra_stencil_30_2013.in1"],
          ["self.in2_kernel1_cgra_stencil.6","mul_kernel1_cgra_stencil_23_f1_cgra_stencil_31_2014.in0"],
          ["self.in0_f1_cgra_stencil.6","mul_kernel1_cgra_stencil_23_f1_cgra_stencil_31_2014.in1"],
          ["self.in2_kernel1_cgra_stencil.7","mul_kernel1_cgra_stencil_24_f1_cgra_stencil_32_2015.in0"],
          ["self.in0_f1_cgra_stencil.7","mul_kernel1_cgra_stencil_24_f1_cgra_stencil_32_2015.in1"]
        ]
      },
      "hcompute_f1_cgra_1_stencil_11":{
        "type":["Record",[
          ["out_f1_cgra_1_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_f1_cgra_1_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_kernel1_cgra_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_2083_2097_2098":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2084_2095_2096":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2085_2094_2095":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2086_2093_2094":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2087_2092_2093":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2088_2091_2092":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2089_2090_2091":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_f1_cgra_1_stencil_4_2096_2097":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_25_f1_cgra_stencil_33_2083":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_26_f1_cgra_stencil_34_2084":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_27_f1_cgra_stencil_35_2085":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_28_f1_cgra_stencil_36_2086":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_29_f1_cgra_stencil_37_2087":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_30_f1_cgra_stencil_38_2088":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_31_f1_cgra_stencil_39_2089":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_32_f1_cgra_stencil_40_2090":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel1_cgra_stencil_25_f1_cgra_stencil_33_2083.out","add_2083_2097_2098.in0"],
          ["add_f1_cgra_1_stencil_4_2096_2097.out","add_2083_2097_2098.in1"],
          ["self.out_f1_cgra_1_stencil","add_2083_2097_2098.out"],
          ["mul_kernel1_cgra_stencil_26_f1_cgra_stencil_34_2084.out","add_2084_2095_2096.in0"],
          ["add_2085_2094_2095.out","add_2084_2095_2096.in1"],
          ["add_f1_cgra_1_stencil_4_2096_2097.in1","add_2084_2095_2096.out"],
          ["mul_kernel1_cgra_stencil_27_f1_cgra_stencil_35_2085.out","add_2085_2094_2095.in0"],
          ["add_2086_2093_2094.out","add_2085_2094_2095.in1"],
          ["mul_kernel1_cgra_stencil_28_f1_cgra_stencil_36_2086.out","add_2086_2093_2094.in0"],
          ["add_2087_2092_2093.out","add_2086_2093_2094.in1"],
          ["mul_kernel1_cgra_stencil_29_f1_cgra_stencil_37_2087.out","add_2087_2092_2093.in0"],
          ["add_2088_2091_2092.out","add_2087_2092_2093.in1"],
          ["mul_kernel1_cgra_stencil_30_f1_cgra_stencil_38_2088.out","add_2088_2091_2092.in0"],
          ["add_2089_2090_2091.out","add_2088_2091_2092.in1"],
          ["mul_kernel1_cgra_stencil_31_f1_cgra_stencil_39_2089.out","add_2089_2090_2091.in0"],
          ["mul_kernel1_cgra_stencil_32_f1_cgra_stencil_40_2090.out","add_2089_2090_2091.in1"],
          ["self.in1_f1_cgra_1_stencil.0","add_f1_cgra_1_stencil_4_2096_2097.in0"],
          ["self.in2_kernel1_cgra_stencil.0","mul_kernel1_cgra_stencil_25_f1_cgra_stencil_33_2083.in0"],
          ["self.in0_f1_cgra_stencil.0","mul_kernel1_cgra_stencil_25_f1_cgra_stencil_33_2083.in1"],
          ["self.in2_kernel1_cgra_stencil.1","mul_kernel1_cgra_stencil_26_f1_cgra_stencil_34_2084.in0"],
          ["self.in0_f1_cgra_stencil.1","mul_kernel1_cgra_stencil_26_f1_cgra_stencil_34_2084.in1"],
          ["self.in2_kernel1_cgra_stencil.2","mul_kernel1_cgra_stencil_27_f1_cgra_stencil_35_2085.in0"],
          ["self.in0_f1_cgra_stencil.2","mul_kernel1_cgra_stencil_27_f1_cgra_stencil_35_2085.in1"],
          ["self.in2_kernel1_cgra_stencil.3","mul_kernel1_cgra_stencil_28_f1_cgra_stencil_36_2086.in0"],
          ["self.in0_f1_cgra_stencil.3","mul_kernel1_cgra_stencil_28_f1_cgra_stencil_36_2086.in1"],
          ["self.in2_kernel1_cgra_stencil.4","mul_kernel1_cgra_stencil_29_f1_cgra_stencil_37_2087.in0"],
          ["self.in0_f1_cgra_stencil.4","mul_kernel1_cgra_stencil_29_f1_cgra_stencil_37_2087.in1"],
          ["self.in2_kernel1_cgra_stencil.5","mul_kernel1_cgra_stencil_30_f1_cgra_stencil_38_2088.in0"],
          ["self.in0_f1_cgra_stencil.5","mul_kernel1_cgra_stencil_30_f1_cgra_stencil_38_2088.in1"],
          ["self.in2_kernel1_cgra_stencil.6","mul_kernel1_cgra_stencil_31_f1_cgra_stencil_39_2089.in0"],
          ["self.in0_f1_cgra_stencil.6","mul_kernel1_cgra_stencil_31_f1_cgra_stencil_39_2089.in1"],
          ["self.in2_kernel1_cgra_stencil.7","mul_kernel1_cgra_stencil_32_f1_cgra_stencil_40_2090.in0"],
          ["self.in0_f1_cgra_stencil.7","mul_kernel1_cgra_stencil_32_f1_cgra_stencil_40_2090.in1"]
        ]
      },
      "hcompute_f1_cgra_1_stencil_12":{
        "type":["Record",[
          ["out_f1_cgra_1_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_f1_cgra_1_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_kernel1_cgra_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_2158_2172_2173":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2159_2170_2171":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2160_2169_2170":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2161_2168_2169":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2162_2167_2168":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2163_2166_2167":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2164_2165_2166":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_f1_cgra_1_stencil_5_2171_2172":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_33_f1_cgra_stencil_41_2158":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_34_f1_cgra_stencil_42_2159":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_35_f1_cgra_stencil_43_2160":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_36_f1_cgra_stencil_44_2161":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_37_f1_cgra_stencil_45_2162":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_38_f1_cgra_stencil_46_2163":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_39_f1_cgra_stencil_47_2164":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_40_f1_cgra_stencil_48_2165":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel1_cgra_stencil_33_f1_cgra_stencil_41_2158.out","add_2158_2172_2173.in0"],
          ["add_f1_cgra_1_stencil_5_2171_2172.out","add_2158_2172_2173.in1"],
          ["self.out_f1_cgra_1_stencil","add_2158_2172_2173.out"],
          ["mul_kernel1_cgra_stencil_34_f1_cgra_stencil_42_2159.out","add_2159_2170_2171.in0"],
          ["add_2160_2169_2170.out","add_2159_2170_2171.in1"],
          ["add_f1_cgra_1_stencil_5_2171_2172.in1","add_2159_2170_2171.out"],
          ["mul_kernel1_cgra_stencil_35_f1_cgra_stencil_43_2160.out","add_2160_2169_2170.in0"],
          ["add_2161_2168_2169.out","add_2160_2169_2170.in1"],
          ["mul_kernel1_cgra_stencil_36_f1_cgra_stencil_44_2161.out","add_2161_2168_2169.in0"],
          ["add_2162_2167_2168.out","add_2161_2168_2169.in1"],
          ["mul_kernel1_cgra_stencil_37_f1_cgra_stencil_45_2162.out","add_2162_2167_2168.in0"],
          ["add_2163_2166_2167.out","add_2162_2167_2168.in1"],
          ["mul_kernel1_cgra_stencil_38_f1_cgra_stencil_46_2163.out","add_2163_2166_2167.in0"],
          ["add_2164_2165_2166.out","add_2163_2166_2167.in1"],
          ["mul_kernel1_cgra_stencil_39_f1_cgra_stencil_47_2164.out","add_2164_2165_2166.in0"],
          ["mul_kernel1_cgra_stencil_40_f1_cgra_stencil_48_2165.out","add_2164_2165_2166.in1"],
          ["self.in1_f1_cgra_1_stencil.0","add_f1_cgra_1_stencil_5_2171_2172.in0"],
          ["self.in2_kernel1_cgra_stencil.0","mul_kernel1_cgra_stencil_33_f1_cgra_stencil_41_2158.in0"],
          ["self.in0_f1_cgra_stencil.0","mul_kernel1_cgra_stencil_33_f1_cgra_stencil_41_2158.in1"],
          ["self.in2_kernel1_cgra_stencil.1","mul_kernel1_cgra_stencil_34_f1_cgra_stencil_42_2159.in0"],
          ["self.in0_f1_cgra_stencil.1","mul_kernel1_cgra_stencil_34_f1_cgra_stencil_42_2159.in1"],
          ["self.in2_kernel1_cgra_stencil.2","mul_kernel1_cgra_stencil_35_f1_cgra_stencil_43_2160.in0"],
          ["self.in0_f1_cgra_stencil.2","mul_kernel1_cgra_stencil_35_f1_cgra_stencil_43_2160.in1"],
          ["self.in2_kernel1_cgra_stencil.3","mul_kernel1_cgra_stencil_36_f1_cgra_stencil_44_2161.in0"],
          ["self.in0_f1_cgra_stencil.3","mul_kernel1_cgra_stencil_36_f1_cgra_stencil_44_2161.in1"],
          ["self.in2_kernel1_cgra_stencil.4","mul_kernel1_cgra_stencil_37_f1_cgra_stencil_45_2162.in0"],
          ["self.in0_f1_cgra_stencil.4","mul_kernel1_cgra_stencil_37_f1_cgra_stencil_45_2162.in1"],
          ["self.in2_kernel1_cgra_stencil.5","mul_kernel1_cgra_stencil_38_f1_cgra_stencil_46_2163.in0"],
          ["self.in0_f1_cgra_stencil.5","mul_kernel1_cgra_stencil_38_f1_cgra_stencil_46_2163.in1"],
          ["self.in2_kernel1_cgra_stencil.6","mul_kernel1_cgra_stencil_39_f1_cgra_stencil_47_2164.in0"],
          ["self.in0_f1_cgra_stencil.6","mul_kernel1_cgra_stencil_39_f1_cgra_stencil_47_2164.in1"],
          ["self.in2_kernel1_cgra_stencil.7","mul_kernel1_cgra_stencil_40_f1_cgra_stencil_48_2165.in0"],
          ["self.in0_f1_cgra_stencil.7","mul_kernel1_cgra_stencil_40_f1_cgra_stencil_48_2165.in1"]
        ]
      },
      "hcompute_f1_cgra_1_stencil_13":{
        "type":["Record",[
          ["out_f1_cgra_1_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_f1_cgra_1_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_kernel1_cgra_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_2233_2247_2248":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2234_2245_2246":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2235_2244_2245":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2236_2243_2244":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2237_2242_2243":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2238_2241_2242":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2239_2240_2241":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_f1_cgra_1_stencil_6_2246_2247":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_41_f1_cgra_stencil_49_2233":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_42_f1_cgra_stencil_50_2234":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_43_f1_cgra_stencil_51_2235":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_44_f1_cgra_stencil_52_2236":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_45_f1_cgra_stencil_53_2237":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_46_f1_cgra_stencil_54_2238":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_47_f1_cgra_stencil_55_2239":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_48_f1_cgra_stencil_56_2240":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel1_cgra_stencil_41_f1_cgra_stencil_49_2233.out","add_2233_2247_2248.in0"],
          ["add_f1_cgra_1_stencil_6_2246_2247.out","add_2233_2247_2248.in1"],
          ["self.out_f1_cgra_1_stencil","add_2233_2247_2248.out"],
          ["mul_kernel1_cgra_stencil_42_f1_cgra_stencil_50_2234.out","add_2234_2245_2246.in0"],
          ["add_2235_2244_2245.out","add_2234_2245_2246.in1"],
          ["add_f1_cgra_1_stencil_6_2246_2247.in1","add_2234_2245_2246.out"],
          ["mul_kernel1_cgra_stencil_43_f1_cgra_stencil_51_2235.out","add_2235_2244_2245.in0"],
          ["add_2236_2243_2244.out","add_2235_2244_2245.in1"],
          ["mul_kernel1_cgra_stencil_44_f1_cgra_stencil_52_2236.out","add_2236_2243_2244.in0"],
          ["add_2237_2242_2243.out","add_2236_2243_2244.in1"],
          ["mul_kernel1_cgra_stencil_45_f1_cgra_stencil_53_2237.out","add_2237_2242_2243.in0"],
          ["add_2238_2241_2242.out","add_2237_2242_2243.in1"],
          ["mul_kernel1_cgra_stencil_46_f1_cgra_stencil_54_2238.out","add_2238_2241_2242.in0"],
          ["add_2239_2240_2241.out","add_2238_2241_2242.in1"],
          ["mul_kernel1_cgra_stencil_47_f1_cgra_stencil_55_2239.out","add_2239_2240_2241.in0"],
          ["mul_kernel1_cgra_stencil_48_f1_cgra_stencil_56_2240.out","add_2239_2240_2241.in1"],
          ["self.in1_f1_cgra_1_stencil.0","add_f1_cgra_1_stencil_6_2246_2247.in0"],
          ["self.in2_kernel1_cgra_stencil.0","mul_kernel1_cgra_stencil_41_f1_cgra_stencil_49_2233.in0"],
          ["self.in0_f1_cgra_stencil.0","mul_kernel1_cgra_stencil_41_f1_cgra_stencil_49_2233.in1"],
          ["self.in2_kernel1_cgra_stencil.1","mul_kernel1_cgra_stencil_42_f1_cgra_stencil_50_2234.in0"],
          ["self.in0_f1_cgra_stencil.1","mul_kernel1_cgra_stencil_42_f1_cgra_stencil_50_2234.in1"],
          ["self.in2_kernel1_cgra_stencil.2","mul_kernel1_cgra_stencil_43_f1_cgra_stencil_51_2235.in0"],
          ["self.in0_f1_cgra_stencil.2","mul_kernel1_cgra_stencil_43_f1_cgra_stencil_51_2235.in1"],
          ["self.in2_kernel1_cgra_stencil.3","mul_kernel1_cgra_stencil_44_f1_cgra_stencil_52_2236.in0"],
          ["self.in0_f1_cgra_stencil.3","mul_kernel1_cgra_stencil_44_f1_cgra_stencil_52_2236.in1"],
          ["self.in2_kernel1_cgra_stencil.4","mul_kernel1_cgra_stencil_45_f1_cgra_stencil_53_2237.in0"],
          ["self.in0_f1_cgra_stencil.4","mul_kernel1_cgra_stencil_45_f1_cgra_stencil_53_2237.in1"],
          ["self.in2_kernel1_cgra_stencil.5","mul_kernel1_cgra_stencil_46_f1_cgra_stencil_54_2238.in0"],
          ["self.in0_f1_cgra_stencil.5","mul_kernel1_cgra_stencil_46_f1_cgra_stencil_54_2238.in1"],
          ["self.in2_kernel1_cgra_stencil.6","mul_kernel1_cgra_stencil_47_f1_cgra_stencil_55_2239.in0"],
          ["self.in0_f1_cgra_stencil.6","mul_kernel1_cgra_stencil_47_f1_cgra_stencil_55_2239.in1"],
          ["self.in2_kernel1_cgra_stencil.7","mul_kernel1_cgra_stencil_48_f1_cgra_stencil_56_2240.in0"],
          ["self.in0_f1_cgra_stencil.7","mul_kernel1_cgra_stencil_48_f1_cgra_stencil_56_2240.in1"]
        ]
      },
      "hcompute_f1_cgra_1_stencil_14":{
        "type":["Record",[
          ["out_f1_cgra_1_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_f1_cgra_1_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_kernel1_cgra_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_2308_2322_2323":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2309_2320_2321":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2310_2319_2320":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2311_2318_2319":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2312_2317_2318":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2313_2316_2317":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2314_2315_2316":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_f1_cgra_1_stencil_7_2321_2322":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_49_f1_cgra_stencil_57_2308":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_50_f1_cgra_stencil_58_2309":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_51_f1_cgra_stencil_59_2310":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_52_f1_cgra_stencil_60_2311":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_53_f1_cgra_stencil_61_2312":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_54_f1_cgra_stencil_62_2313":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_55_f1_cgra_stencil_63_2314":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_56_f1_cgra_stencil_64_2315":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel1_cgra_stencil_49_f1_cgra_stencil_57_2308.out","add_2308_2322_2323.in0"],
          ["add_f1_cgra_1_stencil_7_2321_2322.out","add_2308_2322_2323.in1"],
          ["self.out_f1_cgra_1_stencil","add_2308_2322_2323.out"],
          ["mul_kernel1_cgra_stencil_50_f1_cgra_stencil_58_2309.out","add_2309_2320_2321.in0"],
          ["add_2310_2319_2320.out","add_2309_2320_2321.in1"],
          ["add_f1_cgra_1_stencil_7_2321_2322.in1","add_2309_2320_2321.out"],
          ["mul_kernel1_cgra_stencil_51_f1_cgra_stencil_59_2310.out","add_2310_2319_2320.in0"],
          ["add_2311_2318_2319.out","add_2310_2319_2320.in1"],
          ["mul_kernel1_cgra_stencil_52_f1_cgra_stencil_60_2311.out","add_2311_2318_2319.in0"],
          ["add_2312_2317_2318.out","add_2311_2318_2319.in1"],
          ["mul_kernel1_cgra_stencil_53_f1_cgra_stencil_61_2312.out","add_2312_2317_2318.in0"],
          ["add_2313_2316_2317.out","add_2312_2317_2318.in1"],
          ["mul_kernel1_cgra_stencil_54_f1_cgra_stencil_62_2313.out","add_2313_2316_2317.in0"],
          ["add_2314_2315_2316.out","add_2313_2316_2317.in1"],
          ["mul_kernel1_cgra_stencil_55_f1_cgra_stencil_63_2314.out","add_2314_2315_2316.in0"],
          ["mul_kernel1_cgra_stencil_56_f1_cgra_stencil_64_2315.out","add_2314_2315_2316.in1"],
          ["self.in1_f1_cgra_1_stencil.0","add_f1_cgra_1_stencil_7_2321_2322.in0"],
          ["self.in2_kernel1_cgra_stencil.0","mul_kernel1_cgra_stencil_49_f1_cgra_stencil_57_2308.in0"],
          ["self.in0_f1_cgra_stencil.0","mul_kernel1_cgra_stencil_49_f1_cgra_stencil_57_2308.in1"],
          ["self.in2_kernel1_cgra_stencil.1","mul_kernel1_cgra_stencil_50_f1_cgra_stencil_58_2309.in0"],
          ["self.in0_f1_cgra_stencil.1","mul_kernel1_cgra_stencil_50_f1_cgra_stencil_58_2309.in1"],
          ["self.in2_kernel1_cgra_stencil.2","mul_kernel1_cgra_stencil_51_f1_cgra_stencil_59_2310.in0"],
          ["self.in0_f1_cgra_stencil.2","mul_kernel1_cgra_stencil_51_f1_cgra_stencil_59_2310.in1"],
          ["self.in2_kernel1_cgra_stencil.3","mul_kernel1_cgra_stencil_52_f1_cgra_stencil_60_2311.in0"],
          ["self.in0_f1_cgra_stencil.3","mul_kernel1_cgra_stencil_52_f1_cgra_stencil_60_2311.in1"],
          ["self.in2_kernel1_cgra_stencil.4","mul_kernel1_cgra_stencil_53_f1_cgra_stencil_61_2312.in0"],
          ["self.in0_f1_cgra_stencil.4","mul_kernel1_cgra_stencil_53_f1_cgra_stencil_61_2312.in1"],
          ["self.in2_kernel1_cgra_stencil.5","mul_kernel1_cgra_stencil_54_f1_cgra_stencil_62_2313.in0"],
          ["self.in0_f1_cgra_stencil.5","mul_kernel1_cgra_stencil_54_f1_cgra_stencil_62_2313.in1"],
          ["self.in2_kernel1_cgra_stencil.6","mul_kernel1_cgra_stencil_55_f1_cgra_stencil_63_2314.in0"],
          ["self.in0_f1_cgra_stencil.6","mul_kernel1_cgra_stencil_55_f1_cgra_stencil_63_2314.in1"],
          ["self.in2_kernel1_cgra_stencil.7","mul_kernel1_cgra_stencil_56_f1_cgra_stencil_64_2315.in0"],
          ["self.in0_f1_cgra_stencil.7","mul_kernel1_cgra_stencil_56_f1_cgra_stencil_64_2315.in1"]
        ]
      },
      "hcompute_f1_cgra_1_stencil_15":{
        "type":["Record",[
          ["out_f1_cgra_1_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_f1_cgra_1_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_kernel1_cgra_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_2383_2397_2398":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2384_2395_2396":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2385_2394_2395":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2386_2393_2394":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2387_2392_2393":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2388_2391_2392":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2389_2390_2391":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_f1_cgra_1_stencil_8_2396_2397":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_57_f1_cgra_stencil_65_2383":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_58_f1_cgra_stencil_66_2384":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_59_f1_cgra_stencil_67_2385":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_60_f1_cgra_stencil_68_2386":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_61_f1_cgra_stencil_69_2387":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_62_f1_cgra_stencil_70_2388":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_63_f1_cgra_stencil_71_2389":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_64_f1_cgra_stencil_72_2390":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel1_cgra_stencil_57_f1_cgra_stencil_65_2383.out","add_2383_2397_2398.in0"],
          ["add_f1_cgra_1_stencil_8_2396_2397.out","add_2383_2397_2398.in1"],
          ["self.out_f1_cgra_1_stencil","add_2383_2397_2398.out"],
          ["mul_kernel1_cgra_stencil_58_f1_cgra_stencil_66_2384.out","add_2384_2395_2396.in0"],
          ["add_2385_2394_2395.out","add_2384_2395_2396.in1"],
          ["add_f1_cgra_1_stencil_8_2396_2397.in1","add_2384_2395_2396.out"],
          ["mul_kernel1_cgra_stencil_59_f1_cgra_stencil_67_2385.out","add_2385_2394_2395.in0"],
          ["add_2386_2393_2394.out","add_2385_2394_2395.in1"],
          ["mul_kernel1_cgra_stencil_60_f1_cgra_stencil_68_2386.out","add_2386_2393_2394.in0"],
          ["add_2387_2392_2393.out","add_2386_2393_2394.in1"],
          ["mul_kernel1_cgra_stencil_61_f1_cgra_stencil_69_2387.out","add_2387_2392_2393.in0"],
          ["add_2388_2391_2392.out","add_2387_2392_2393.in1"],
          ["mul_kernel1_cgra_stencil_62_f1_cgra_stencil_70_2388.out","add_2388_2391_2392.in0"],
          ["add_2389_2390_2391.out","add_2388_2391_2392.in1"],
          ["mul_kernel1_cgra_stencil_63_f1_cgra_stencil_71_2389.out","add_2389_2390_2391.in0"],
          ["mul_kernel1_cgra_stencil_64_f1_cgra_stencil_72_2390.out","add_2389_2390_2391.in1"],
          ["self.in1_f1_cgra_1_stencil.0","add_f1_cgra_1_stencil_8_2396_2397.in0"],
          ["self.in2_kernel1_cgra_stencil.0","mul_kernel1_cgra_stencil_57_f1_cgra_stencil_65_2383.in0"],
          ["self.in0_f1_cgra_stencil.0","mul_kernel1_cgra_stencil_57_f1_cgra_stencil_65_2383.in1"],
          ["self.in2_kernel1_cgra_stencil.1","mul_kernel1_cgra_stencil_58_f1_cgra_stencil_66_2384.in0"],
          ["self.in0_f1_cgra_stencil.1","mul_kernel1_cgra_stencil_58_f1_cgra_stencil_66_2384.in1"],
          ["self.in2_kernel1_cgra_stencil.2","mul_kernel1_cgra_stencil_59_f1_cgra_stencil_67_2385.in0"],
          ["self.in0_f1_cgra_stencil.2","mul_kernel1_cgra_stencil_59_f1_cgra_stencil_67_2385.in1"],
          ["self.in2_kernel1_cgra_stencil.3","mul_kernel1_cgra_stencil_60_f1_cgra_stencil_68_2386.in0"],
          ["self.in0_f1_cgra_stencil.3","mul_kernel1_cgra_stencil_60_f1_cgra_stencil_68_2386.in1"],
          ["self.in2_kernel1_cgra_stencil.4","mul_kernel1_cgra_stencil_61_f1_cgra_stencil_69_2387.in0"],
          ["self.in0_f1_cgra_stencil.4","mul_kernel1_cgra_stencil_61_f1_cgra_stencil_69_2387.in1"],
          ["self.in2_kernel1_cgra_stencil.5","mul_kernel1_cgra_stencil_62_f1_cgra_stencil_70_2388.in0"],
          ["self.in0_f1_cgra_stencil.5","mul_kernel1_cgra_stencil_62_f1_cgra_stencil_70_2388.in1"],
          ["self.in2_kernel1_cgra_stencil.6","mul_kernel1_cgra_stencil_63_f1_cgra_stencil_71_2389.in0"],
          ["self.in0_f1_cgra_stencil.6","mul_kernel1_cgra_stencil_63_f1_cgra_stencil_71_2389.in1"],
          ["self.in2_kernel1_cgra_stencil.7","mul_kernel1_cgra_stencil_64_f1_cgra_stencil_72_2390.in0"],
          ["self.in0_f1_cgra_stencil.7","mul_kernel1_cgra_stencil_64_f1_cgra_stencil_72_2390.in1"]
        ]
      },
      "hcompute_f1_cgra_1_stencil_2":{
        "type":["Record",[
          ["out_f1_cgra_1_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1787":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_f1_cgra_1_stencil","const_p0__1787.out"]
        ]
      },
      "hcompute_f1_cgra_1_stencil_3":{
        "type":["Record",[
          ["out_f1_cgra_1_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1796":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_f1_cgra_1_stencil","const_p0__1796.out"]
        ]
      },
      "hcompute_f1_cgra_1_stencil_4":{
        "type":["Record",[
          ["out_f1_cgra_1_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1805":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_f1_cgra_1_stencil","const_p0__1805.out"]
        ]
      },
      "hcompute_f1_cgra_1_stencil_5":{
        "type":["Record",[
          ["out_f1_cgra_1_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1814":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_f1_cgra_1_stencil","const_p0__1814.out"]
        ]
      },
      "hcompute_f1_cgra_1_stencil_6":{
        "type":["Record",[
          ["out_f1_cgra_1_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1823":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_f1_cgra_1_stencil","const_p0__1823.out"]
        ]
      },
      "hcompute_f1_cgra_1_stencil_7":{
        "type":["Record",[
          ["out_f1_cgra_1_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1832":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_f1_cgra_1_stencil","const_p0__1832.out"]
        ]
      },
      "hcompute_f1_cgra_1_stencil_8":{
        "type":["Record",[
          ["out_f1_cgra_1_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_f1_cgra_1_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_kernel1_cgra_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1858_1872_1873":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1859_1870_1871":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1860_1869_1870":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1861_1868_1869":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1862_1867_1868":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1863_1866_1867":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1864_1865_1866":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_f1_cgra_1_stencil_1_1871_1872":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_1_f1_cgra_stencil_9_1858":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_2_f1_cgra_stencil_10_1859":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_3_f1_cgra_stencil_11_1860":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_4_f1_cgra_stencil_12_1861":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_5_f1_cgra_stencil_13_1862":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_6_f1_cgra_stencil_14_1863":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_7_f1_cgra_stencil_15_1864":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_8_f1_cgra_stencil_16_1865":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel1_cgra_stencil_1_f1_cgra_stencil_9_1858.out","add_1858_1872_1873.in0"],
          ["add_f1_cgra_1_stencil_1_1871_1872.out","add_1858_1872_1873.in1"],
          ["self.out_f1_cgra_1_stencil","add_1858_1872_1873.out"],
          ["mul_kernel1_cgra_stencil_2_f1_cgra_stencil_10_1859.out","add_1859_1870_1871.in0"],
          ["add_1860_1869_1870.out","add_1859_1870_1871.in1"],
          ["add_f1_cgra_1_stencil_1_1871_1872.in1","add_1859_1870_1871.out"],
          ["mul_kernel1_cgra_stencil_3_f1_cgra_stencil_11_1860.out","add_1860_1869_1870.in0"],
          ["add_1861_1868_1869.out","add_1860_1869_1870.in1"],
          ["mul_kernel1_cgra_stencil_4_f1_cgra_stencil_12_1861.out","add_1861_1868_1869.in0"],
          ["add_1862_1867_1868.out","add_1861_1868_1869.in1"],
          ["mul_kernel1_cgra_stencil_5_f1_cgra_stencil_13_1862.out","add_1862_1867_1868.in0"],
          ["add_1863_1866_1867.out","add_1862_1867_1868.in1"],
          ["mul_kernel1_cgra_stencil_6_f1_cgra_stencil_14_1863.out","add_1863_1866_1867.in0"],
          ["add_1864_1865_1866.out","add_1863_1866_1867.in1"],
          ["mul_kernel1_cgra_stencil_7_f1_cgra_stencil_15_1864.out","add_1864_1865_1866.in0"],
          ["mul_kernel1_cgra_stencil_8_f1_cgra_stencil_16_1865.out","add_1864_1865_1866.in1"],
          ["self.in1_f1_cgra_1_stencil.0","add_f1_cgra_1_stencil_1_1871_1872.in0"],
          ["self.in2_kernel1_cgra_stencil.0","mul_kernel1_cgra_stencil_1_f1_cgra_stencil_9_1858.in0"],
          ["self.in0_f1_cgra_stencil.7","mul_kernel1_cgra_stencil_1_f1_cgra_stencil_9_1858.in1"],
          ["self.in2_kernel1_cgra_stencil.1","mul_kernel1_cgra_stencil_2_f1_cgra_stencil_10_1859.in0"],
          ["self.in0_f1_cgra_stencil.0","mul_kernel1_cgra_stencil_2_f1_cgra_stencil_10_1859.in1"],
          ["self.in2_kernel1_cgra_stencil.2","mul_kernel1_cgra_stencil_3_f1_cgra_stencil_11_1860.in0"],
          ["self.in0_f1_cgra_stencil.1","mul_kernel1_cgra_stencil_3_f1_cgra_stencil_11_1860.in1"],
          ["self.in2_kernel1_cgra_stencil.3","mul_kernel1_cgra_stencil_4_f1_cgra_stencil_12_1861.in0"],
          ["self.in0_f1_cgra_stencil.2","mul_kernel1_cgra_stencil_4_f1_cgra_stencil_12_1861.in1"],
          ["self.in2_kernel1_cgra_stencil.4","mul_kernel1_cgra_stencil_5_f1_cgra_stencil_13_1862.in0"],
          ["self.in0_f1_cgra_stencil.3","mul_kernel1_cgra_stencil_5_f1_cgra_stencil_13_1862.in1"],
          ["self.in2_kernel1_cgra_stencil.5","mul_kernel1_cgra_stencil_6_f1_cgra_stencil_14_1863.in0"],
          ["self.in0_f1_cgra_stencil.4","mul_kernel1_cgra_stencil_6_f1_cgra_stencil_14_1863.in1"],
          ["self.in2_kernel1_cgra_stencil.6","mul_kernel1_cgra_stencil_7_f1_cgra_stencil_15_1864.in0"],
          ["self.in0_f1_cgra_stencil.5","mul_kernel1_cgra_stencil_7_f1_cgra_stencil_15_1864.in1"],
          ["self.in2_kernel1_cgra_stencil.7","mul_kernel1_cgra_stencil_8_f1_cgra_stencil_16_1865.in0"],
          ["self.in0_f1_cgra_stencil.6","mul_kernel1_cgra_stencil_8_f1_cgra_stencil_16_1865.in1"]
        ]
      },
      "hcompute_f1_cgra_1_stencil_9":{
        "type":["Record",[
          ["out_f1_cgra_1_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_f1_cgra_1_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_kernel1_cgra_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1933_1947_1948":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1934_1945_1946":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1935_1944_1945":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1936_1943_1944":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1937_1942_1943":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1938_1941_1942":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1939_1940_1941":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_f1_cgra_1_stencil_2_1946_1947":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_10_f1_cgra_stencil_18_1934":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_11_f1_cgra_stencil_19_1935":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_12_f1_cgra_stencil_20_1936":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_13_f1_cgra_stencil_21_1937":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_14_f1_cgra_stencil_22_1938":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_15_f1_cgra_stencil_23_1939":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_16_f1_cgra_stencil_24_1940":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel1_cgra_stencil_9_f1_cgra_stencil_17_1933":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel1_cgra_stencil_9_f1_cgra_stencil_17_1933.out","add_1933_1947_1948.in0"],
          ["add_f1_cgra_1_stencil_2_1946_1947.out","add_1933_1947_1948.in1"],
          ["self.out_f1_cgra_1_stencil","add_1933_1947_1948.out"],
          ["mul_kernel1_cgra_stencil_10_f1_cgra_stencil_18_1934.out","add_1934_1945_1946.in0"],
          ["add_1935_1944_1945.out","add_1934_1945_1946.in1"],
          ["add_f1_cgra_1_stencil_2_1946_1947.in1","add_1934_1945_1946.out"],
          ["mul_kernel1_cgra_stencil_11_f1_cgra_stencil_19_1935.out","add_1935_1944_1945.in0"],
          ["add_1936_1943_1944.out","add_1935_1944_1945.in1"],
          ["mul_kernel1_cgra_stencil_12_f1_cgra_stencil_20_1936.out","add_1936_1943_1944.in0"],
          ["add_1937_1942_1943.out","add_1936_1943_1944.in1"],
          ["mul_kernel1_cgra_stencil_13_f1_cgra_stencil_21_1937.out","add_1937_1942_1943.in0"],
          ["add_1938_1941_1942.out","add_1937_1942_1943.in1"],
          ["mul_kernel1_cgra_stencil_14_f1_cgra_stencil_22_1938.out","add_1938_1941_1942.in0"],
          ["add_1939_1940_1941.out","add_1938_1941_1942.in1"],
          ["mul_kernel1_cgra_stencil_15_f1_cgra_stencil_23_1939.out","add_1939_1940_1941.in0"],
          ["mul_kernel1_cgra_stencil_16_f1_cgra_stencil_24_1940.out","add_1939_1940_1941.in1"],
          ["self.in1_f1_cgra_1_stencil.0","add_f1_cgra_1_stencil_2_1946_1947.in0"],
          ["self.in2_kernel1_cgra_stencil.0","mul_kernel1_cgra_stencil_10_f1_cgra_stencil_18_1934.in0"],
          ["self.in0_f1_cgra_stencil.1","mul_kernel1_cgra_stencil_10_f1_cgra_stencil_18_1934.in1"],
          ["self.in2_kernel1_cgra_stencil.1","mul_kernel1_cgra_stencil_11_f1_cgra_stencil_19_1935.in0"],
          ["self.in0_f1_cgra_stencil.2","mul_kernel1_cgra_stencil_11_f1_cgra_stencil_19_1935.in1"],
          ["self.in2_kernel1_cgra_stencil.2","mul_kernel1_cgra_stencil_12_f1_cgra_stencil_20_1936.in0"],
          ["self.in0_f1_cgra_stencil.3","mul_kernel1_cgra_stencil_12_f1_cgra_stencil_20_1936.in1"],
          ["self.in2_kernel1_cgra_stencil.3","mul_kernel1_cgra_stencil_13_f1_cgra_stencil_21_1937.in0"],
          ["self.in0_f1_cgra_stencil.4","mul_kernel1_cgra_stencil_13_f1_cgra_stencil_21_1937.in1"],
          ["self.in2_kernel1_cgra_stencil.4","mul_kernel1_cgra_stencil_14_f1_cgra_stencil_22_1938.in0"],
          ["self.in0_f1_cgra_stencil.5","mul_kernel1_cgra_stencil_14_f1_cgra_stencil_22_1938.in1"],
          ["self.in2_kernel1_cgra_stencil.5","mul_kernel1_cgra_stencil_15_f1_cgra_stencil_23_1939.in0"],
          ["self.in0_f1_cgra_stencil.6","mul_kernel1_cgra_stencil_15_f1_cgra_stencil_23_1939.in1"],
          ["self.in2_kernel1_cgra_stencil.6","mul_kernel1_cgra_stencil_16_f1_cgra_stencil_24_1940.in0"],
          ["self.in0_f1_cgra_stencil.7","mul_kernel1_cgra_stencil_16_f1_cgra_stencil_24_1940.in1"],
          ["self.in2_kernel1_cgra_stencil.7","mul_kernel1_cgra_stencil_9_f1_cgra_stencil_17_1933.in0"],
          ["self.in0_f1_cgra_stencil.0","mul_kernel1_cgra_stencil_9_f1_cgra_stencil_17_1933.in1"]
        ]
      },
      "hcompute_f1_cgra_stencil":{
        "type":["Record",[
          ["out_f1_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1061":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_f1_cgra_stencil","const_p0__1061.out"]
        ]
      },
      "hcompute_f1_cgra_stencil_1":{
        "type":["Record",[
          ["out_f1_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1070":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_f1_cgra_stencil","const_p0__1070.out"]
        ]
      },
      "hcompute_f1_cgra_stencil_10":{
        "type":["Record",[
          ["out_f1_cgra_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1308_1322_1323":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1309_1320_1321":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1310_1319_1320":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1311_1318_1319":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1312_1317_1318":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1313_1316_1317":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1314_1315_1316":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_f1_cgra_stencil_3_1321_1322":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_17_input_cgra_stencil_17_1308":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_18_input_cgra_stencil_18_1309":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_19_input_cgra_stencil_19_1310":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_20_input_cgra_stencil_20_1311":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_21_input_cgra_stencil_21_1312":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_22_input_cgra_stencil_22_1313":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_23_input_cgra_stencil_23_1314":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_24_input_cgra_stencil_24_1315":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_17_input_cgra_stencil_17_1308.out","add_1308_1322_1323.in0"],
          ["add_f1_cgra_stencil_3_1321_1322.out","add_1308_1322_1323.in1"],
          ["self.out_f1_cgra_stencil","add_1308_1322_1323.out"],
          ["mul_kernel_cgra_stencil_18_input_cgra_stencil_18_1309.out","add_1309_1320_1321.in0"],
          ["add_1310_1319_1320.out","add_1309_1320_1321.in1"],
          ["add_f1_cgra_stencil_3_1321_1322.in1","add_1309_1320_1321.out"],
          ["mul_kernel_cgra_stencil_19_input_cgra_stencil_19_1310.out","add_1310_1319_1320.in0"],
          ["add_1311_1318_1319.out","add_1310_1319_1320.in1"],
          ["mul_kernel_cgra_stencil_20_input_cgra_stencil_20_1311.out","add_1311_1318_1319.in0"],
          ["add_1312_1317_1318.out","add_1311_1318_1319.in1"],
          ["mul_kernel_cgra_stencil_21_input_cgra_stencil_21_1312.out","add_1312_1317_1318.in0"],
          ["add_1313_1316_1317.out","add_1312_1317_1318.in1"],
          ["mul_kernel_cgra_stencil_22_input_cgra_stencil_22_1313.out","add_1313_1316_1317.in0"],
          ["add_1314_1315_1316.out","add_1313_1316_1317.in1"],
          ["mul_kernel_cgra_stencil_23_input_cgra_stencil_23_1314.out","add_1314_1315_1316.in0"],
          ["mul_kernel_cgra_stencil_24_input_cgra_stencil_24_1315.out","add_1314_1315_1316.in1"],
          ["self.in0_f1_cgra_stencil.0","add_f1_cgra_stencil_3_1321_1322.in0"],
          ["self.in2_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_1308.in0"],
          ["self.in1_input_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_1308.in1"],
          ["self.in2_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_1309.in0"],
          ["self.in1_input_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_1309.in1"],
          ["self.in2_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_1310.in0"],
          ["self.in1_input_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_1310.in1"],
          ["self.in2_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_1311.in0"],
          ["self.in1_input_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_1311.in1"],
          ["self.in2_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_1312.in0"],
          ["self.in1_input_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_1312.in1"],
          ["self.in2_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_1313.in0"],
          ["self.in1_input_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_1313.in1"],
          ["self.in2_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_1314.in0"],
          ["self.in1_input_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_1314.in1"],
          ["self.in2_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_1315.in0"],
          ["self.in1_input_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_1315.in1"]
        ]
      },
      "hcompute_f1_cgra_stencil_11":{
        "type":["Record",[
          ["out_f1_cgra_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1387_1401_1402":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1388_1399_1400":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1389_1398_1399":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1390_1397_1398":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1391_1396_1397":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1392_1395_1396":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1393_1394_1395":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_f1_cgra_stencil_4_1400_1401":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1387":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1388":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1389":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1390":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1391":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1392":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1393":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1394":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1387.out","add_1387_1401_1402.in0"],
          ["add_f1_cgra_stencil_4_1400_1401.out","add_1387_1401_1402.in1"],
          ["self.out_f1_cgra_stencil","add_1387_1401_1402.out"],
          ["mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1388.out","add_1388_1399_1400.in0"],
          ["add_1389_1398_1399.out","add_1388_1399_1400.in1"],
          ["add_f1_cgra_stencil_4_1400_1401.in1","add_1388_1399_1400.out"],
          ["mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1389.out","add_1389_1398_1399.in0"],
          ["add_1390_1397_1398.out","add_1389_1398_1399.in1"],
          ["mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1390.out","add_1390_1397_1398.in0"],
          ["add_1391_1396_1397.out","add_1390_1397_1398.in1"],
          ["mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1391.out","add_1391_1396_1397.in0"],
          ["add_1392_1395_1396.out","add_1391_1396_1397.in1"],
          ["mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1392.out","add_1392_1395_1396.in0"],
          ["add_1393_1394_1395.out","add_1392_1395_1396.in1"],
          ["mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1393.out","add_1393_1394_1395.in0"],
          ["mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1394.out","add_1393_1394_1395.in1"],
          ["self.in0_f1_cgra_stencil.0","add_f1_cgra_stencil_4_1400_1401.in0"],
          ["self.in2_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1387.in0"],
          ["self.in1_input_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1387.in1"],
          ["self.in2_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1388.in0"],
          ["self.in1_input_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1388.in1"],
          ["self.in2_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1389.in0"],
          ["self.in1_input_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1389.in1"],
          ["self.in2_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1390.in0"],
          ["self.in1_input_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1390.in1"],
          ["self.in2_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1391.in0"],
          ["self.in1_input_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1391.in1"],
          ["self.in2_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1392.in0"],
          ["self.in1_input_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1392.in1"],
          ["self.in2_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1393.in0"],
          ["self.in1_input_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1393.in1"],
          ["self.in2_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1394.in0"],
          ["self.in1_input_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1394.in1"]
        ]
      },
      "hcompute_f1_cgra_stencil_12":{
        "type":["Record",[
          ["out_f1_cgra_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1466_1480_1481":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1467_1478_1479":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1468_1477_1478":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1469_1476_1477":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1470_1475_1476":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1471_1474_1475":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1472_1473_1474":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_f1_cgra_stencil_5_1479_1480":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1466":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1467":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1468":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1469":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1470":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1471":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1472":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1473":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1466.out","add_1466_1480_1481.in0"],
          ["add_f1_cgra_stencil_5_1479_1480.out","add_1466_1480_1481.in1"],
          ["self.out_f1_cgra_stencil","add_1466_1480_1481.out"],
          ["mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1467.out","add_1467_1478_1479.in0"],
          ["add_1468_1477_1478.out","add_1467_1478_1479.in1"],
          ["add_f1_cgra_stencil_5_1479_1480.in1","add_1467_1478_1479.out"],
          ["mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1468.out","add_1468_1477_1478.in0"],
          ["add_1469_1476_1477.out","add_1468_1477_1478.in1"],
          ["mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1469.out","add_1469_1476_1477.in0"],
          ["add_1470_1475_1476.out","add_1469_1476_1477.in1"],
          ["mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1470.out","add_1470_1475_1476.in0"],
          ["add_1471_1474_1475.out","add_1470_1475_1476.in1"],
          ["mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1471.out","add_1471_1474_1475.in0"],
          ["add_1472_1473_1474.out","add_1471_1474_1475.in1"],
          ["mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1472.out","add_1472_1473_1474.in0"],
          ["mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1473.out","add_1472_1473_1474.in1"],
          ["self.in0_f1_cgra_stencil.0","add_f1_cgra_stencil_5_1479_1480.in0"],
          ["self.in2_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1466.in0"],
          ["self.in1_input_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1466.in1"],
          ["self.in2_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1467.in0"],
          ["self.in1_input_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1467.in1"],
          ["self.in2_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1468.in0"],
          ["self.in1_input_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1468.in1"],
          ["self.in2_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1469.in0"],
          ["self.in1_input_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1469.in1"],
          ["self.in2_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1470.in0"],
          ["self.in1_input_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1470.in1"],
          ["self.in2_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1471.in0"],
          ["self.in1_input_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1471.in1"],
          ["self.in2_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1472.in0"],
          ["self.in1_input_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1472.in1"],
          ["self.in2_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1473.in0"],
          ["self.in1_input_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1473.in1"]
        ]
      },
      "hcompute_f1_cgra_stencil_13":{
        "type":["Record",[
          ["out_f1_cgra_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1545_1559_1560":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1546_1557_1558":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1547_1556_1557":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1548_1555_1556":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1549_1554_1555":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1550_1553_1554":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1551_1552_1553":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_f1_cgra_stencil_6_1558_1559":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1545":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1546":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1547":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1548":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1549":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1550":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1551":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1552":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1545.out","add_1545_1559_1560.in0"],
          ["add_f1_cgra_stencil_6_1558_1559.out","add_1545_1559_1560.in1"],
          ["self.out_f1_cgra_stencil","add_1545_1559_1560.out"],
          ["mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1546.out","add_1546_1557_1558.in0"],
          ["add_1547_1556_1557.out","add_1546_1557_1558.in1"],
          ["add_f1_cgra_stencil_6_1558_1559.in1","add_1546_1557_1558.out"],
          ["mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1547.out","add_1547_1556_1557.in0"],
          ["add_1548_1555_1556.out","add_1547_1556_1557.in1"],
          ["mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1548.out","add_1548_1555_1556.in0"],
          ["add_1549_1554_1555.out","add_1548_1555_1556.in1"],
          ["mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1549.out","add_1549_1554_1555.in0"],
          ["add_1550_1553_1554.out","add_1549_1554_1555.in1"],
          ["mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1550.out","add_1550_1553_1554.in0"],
          ["add_1551_1552_1553.out","add_1550_1553_1554.in1"],
          ["mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1551.out","add_1551_1552_1553.in0"],
          ["mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1552.out","add_1551_1552_1553.in1"],
          ["self.in0_f1_cgra_stencil.0","add_f1_cgra_stencil_6_1558_1559.in0"],
          ["self.in2_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1545.in0"],
          ["self.in1_input_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1545.in1"],
          ["self.in2_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1546.in0"],
          ["self.in1_input_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1546.in1"],
          ["self.in2_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1547.in0"],
          ["self.in1_input_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1547.in1"],
          ["self.in2_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1548.in0"],
          ["self.in1_input_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1548.in1"],
          ["self.in2_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1549.in0"],
          ["self.in1_input_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1549.in1"],
          ["self.in2_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1550.in0"],
          ["self.in1_input_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1550.in1"],
          ["self.in2_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1551.in0"],
          ["self.in1_input_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1551.in1"],
          ["self.in2_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1552.in0"],
          ["self.in1_input_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1552.in1"]
        ]
      },
      "hcompute_f1_cgra_stencil_14":{
        "type":["Record",[
          ["out_f1_cgra_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1624_1638_1639":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1625_1636_1637":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1626_1635_1636":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1627_1634_1635":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1628_1633_1634":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1629_1632_1633":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1630_1631_1632":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_f1_cgra_stencil_7_1637_1638":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1624":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1625":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1626":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1627":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1628":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1629":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1630":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1631":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1624.out","add_1624_1638_1639.in0"],
          ["add_f1_cgra_stencil_7_1637_1638.out","add_1624_1638_1639.in1"],
          ["self.out_f1_cgra_stencil","add_1624_1638_1639.out"],
          ["mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1625.out","add_1625_1636_1637.in0"],
          ["add_1626_1635_1636.out","add_1625_1636_1637.in1"],
          ["add_f1_cgra_stencil_7_1637_1638.in1","add_1625_1636_1637.out"],
          ["mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1626.out","add_1626_1635_1636.in0"],
          ["add_1627_1634_1635.out","add_1626_1635_1636.in1"],
          ["mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1627.out","add_1627_1634_1635.in0"],
          ["add_1628_1633_1634.out","add_1627_1634_1635.in1"],
          ["mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1628.out","add_1628_1633_1634.in0"],
          ["add_1629_1632_1633.out","add_1628_1633_1634.in1"],
          ["mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1629.out","add_1629_1632_1633.in0"],
          ["add_1630_1631_1632.out","add_1629_1632_1633.in1"],
          ["mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1630.out","add_1630_1631_1632.in0"],
          ["mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1631.out","add_1630_1631_1632.in1"],
          ["self.in0_f1_cgra_stencil.0","add_f1_cgra_stencil_7_1637_1638.in0"],
          ["self.in2_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1624.in0"],
          ["self.in1_input_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1624.in1"],
          ["self.in2_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1625.in0"],
          ["self.in1_input_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1625.in1"],
          ["self.in2_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1626.in0"],
          ["self.in1_input_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1626.in1"],
          ["self.in2_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1627.in0"],
          ["self.in1_input_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1627.in1"],
          ["self.in2_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1628.in0"],
          ["self.in1_input_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1628.in1"],
          ["self.in2_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1629.in0"],
          ["self.in1_input_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1629.in1"],
          ["self.in2_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1630.in0"],
          ["self.in1_input_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1630.in1"],
          ["self.in2_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1631.in0"],
          ["self.in1_input_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1631.in1"]
        ]
      },
      "hcompute_f1_cgra_stencil_15":{
        "type":["Record",[
          ["out_f1_cgra_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1703_1717_1718":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1704_1715_1716":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1705_1714_1715":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1706_1713_1714":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1707_1712_1713":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1708_1711_1712":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1709_1710_1711":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_f1_cgra_stencil_8_1716_1717":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1703":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1704":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1705":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1706":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1707":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1708":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1709":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1710":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1703.out","add_1703_1717_1718.in0"],
          ["add_f1_cgra_stencil_8_1716_1717.out","add_1703_1717_1718.in1"],
          ["self.out_f1_cgra_stencil","add_1703_1717_1718.out"],
          ["mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1704.out","add_1704_1715_1716.in0"],
          ["add_1705_1714_1715.out","add_1704_1715_1716.in1"],
          ["add_f1_cgra_stencil_8_1716_1717.in1","add_1704_1715_1716.out"],
          ["mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1705.out","add_1705_1714_1715.in0"],
          ["add_1706_1713_1714.out","add_1705_1714_1715.in1"],
          ["mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1706.out","add_1706_1713_1714.in0"],
          ["add_1707_1712_1713.out","add_1706_1713_1714.in1"],
          ["mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1707.out","add_1707_1712_1713.in0"],
          ["add_1708_1711_1712.out","add_1707_1712_1713.in1"],
          ["mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1708.out","add_1708_1711_1712.in0"],
          ["add_1709_1710_1711.out","add_1708_1711_1712.in1"],
          ["mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1709.out","add_1709_1710_1711.in0"],
          ["mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1710.out","add_1709_1710_1711.in1"],
          ["self.in0_f1_cgra_stencil.0","add_f1_cgra_stencil_8_1716_1717.in0"],
          ["self.in2_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1703.in0"],
          ["self.in1_input_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1703.in1"],
          ["self.in2_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1704.in0"],
          ["self.in1_input_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1704.in1"],
          ["self.in2_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1705.in0"],
          ["self.in1_input_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1705.in1"],
          ["self.in2_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1706.in0"],
          ["self.in1_input_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1706.in1"],
          ["self.in2_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1707.in0"],
          ["self.in1_input_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1707.in1"],
          ["self.in2_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1708.in0"],
          ["self.in1_input_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1708.in1"],
          ["self.in2_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1709.in0"],
          ["self.in1_input_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1709.in1"],
          ["self.in2_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1710.in0"],
          ["self.in1_input_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1710.in1"]
        ]
      },
      "hcompute_f1_cgra_stencil_2":{
        "type":["Record",[
          ["out_f1_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1079":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_f1_cgra_stencil","const_p0__1079.out"]
        ]
      },
      "hcompute_f1_cgra_stencil_3":{
        "type":["Record",[
          ["out_f1_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1088":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_f1_cgra_stencil","const_p0__1088.out"]
        ]
      },
      "hcompute_f1_cgra_stencil_4":{
        "type":["Record",[
          ["out_f1_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1097":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_f1_cgra_stencil","const_p0__1097.out"]
        ]
      },
      "hcompute_f1_cgra_stencil_5":{
        "type":["Record",[
          ["out_f1_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_f1_cgra_stencil","const_p0__1106.out"]
        ]
      },
      "hcompute_f1_cgra_stencil_6":{
        "type":["Record",[
          ["out_f1_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_f1_cgra_stencil","const_p0__1115.out"]
        ]
      },
      "hcompute_f1_cgra_stencil_7":{
        "type":["Record",[
          ["out_f1_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1124":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_f1_cgra_stencil","const_p0__1124.out"]
        ]
      },
      "hcompute_f1_cgra_stencil_8":{
        "type":["Record",[
          ["out_f1_cgra_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1150_1164_1165":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1151_1162_1163":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1152_1161_1162":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1153_1160_1161":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1154_1159_1160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1155_1158_1159":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1156_1157_1158":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_f1_cgra_stencil_1_1163_1164":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_1150":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_1151":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_1152":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_1153":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_1154":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_1155":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_1156":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_1157":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_1150.out","add_1150_1164_1165.in0"],
          ["add_f1_cgra_stencil_1_1163_1164.out","add_1150_1164_1165.in1"],
          ["self.out_f1_cgra_stencil","add_1150_1164_1165.out"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_1151.out","add_1151_1162_1163.in0"],
          ["add_1152_1161_1162.out","add_1151_1162_1163.in1"],
          ["add_f1_cgra_stencil_1_1163_1164.in1","add_1151_1162_1163.out"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_1152.out","add_1152_1161_1162.in0"],
          ["add_1153_1160_1161.out","add_1152_1161_1162.in1"],
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_1153.out","add_1153_1160_1161.in0"],
          ["add_1154_1159_1160.out","add_1153_1160_1161.in1"],
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_1154.out","add_1154_1159_1160.in0"],
          ["add_1155_1158_1159.out","add_1154_1159_1160.in1"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_1155.out","add_1155_1158_1159.in0"],
          ["add_1156_1157_1158.out","add_1155_1158_1159.in1"],
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_1156.out","add_1156_1157_1158.in0"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_1157.out","add_1156_1157_1158.in1"],
          ["self.in0_f1_cgra_stencil.0","add_f1_cgra_stencil_1_1163_1164.in0"],
          ["self.in2_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_1150.in0"],
          ["self.in1_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_1150.in1"],
          ["self.in2_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_1151.in0"],
          ["self.in1_input_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_1151.in1"],
          ["self.in2_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_1152.in0"],
          ["self.in1_input_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_1152.in1"],
          ["self.in2_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_1153.in0"],
          ["self.in1_input_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_1153.in1"],
          ["self.in2_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_1154.in0"],
          ["self.in1_input_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_1154.in1"],
          ["self.in2_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_1155.in0"],
          ["self.in1_input_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_1155.in1"],
          ["self.in2_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_1156.in0"],
          ["self.in1_input_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_1156.in1"],
          ["self.in2_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_1157.in0"],
          ["self.in1_input_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_1157.in1"]
        ]
      },
      "hcompute_f1_cgra_stencil_9":{
        "type":["Record",[
          ["out_f1_cgra_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1229_1243_1244":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1230_1241_1242":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1231_1240_1241":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1232_1239_1240":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1233_1238_1239":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1234_1237_1238":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1235_1236_1237":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_f1_cgra_stencil_2_1242_1243":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_1230":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_1231":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_1232":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_13_input_cgra_stencil_13_1233":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_14_input_cgra_stencil_14_1234":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_15_input_cgra_stencil_15_1235":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_16_input_cgra_stencil_16_1236":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_1229":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_1229.out","add_1229_1243_1244.in0"],
          ["add_f1_cgra_stencil_2_1242_1243.out","add_1229_1243_1244.in1"],
          ["self.out_f1_cgra_stencil","add_1229_1243_1244.out"],
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_1230.out","add_1230_1241_1242.in0"],
          ["add_1231_1240_1241.out","add_1230_1241_1242.in1"],
          ["add_f1_cgra_stencil_2_1242_1243.in1","add_1230_1241_1242.out"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_1231.out","add_1231_1240_1241.in0"],
          ["add_1232_1239_1240.out","add_1231_1240_1241.in1"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_1232.out","add_1232_1239_1240.in0"],
          ["add_1233_1238_1239.out","add_1232_1239_1240.in1"],
          ["mul_kernel_cgra_stencil_13_input_cgra_stencil_13_1233.out","add_1233_1238_1239.in0"],
          ["add_1234_1237_1238.out","add_1233_1238_1239.in1"],
          ["mul_kernel_cgra_stencil_14_input_cgra_stencil_14_1234.out","add_1234_1237_1238.in0"],
          ["add_1235_1236_1237.out","add_1234_1237_1238.in1"],
          ["mul_kernel_cgra_stencil_15_input_cgra_stencil_15_1235.out","add_1235_1236_1237.in0"],
          ["mul_kernel_cgra_stencil_16_input_cgra_stencil_16_1236.out","add_1235_1236_1237.in1"],
          ["self.in0_f1_cgra_stencil.0","add_f1_cgra_stencil_2_1242_1243.in0"],
          ["self.in2_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_1230.in0"],
          ["self.in1_input_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_1230.in1"],
          ["self.in2_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_1231.in0"],
          ["self.in1_input_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_1231.in1"],
          ["self.in2_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_1232.in0"],
          ["self.in1_input_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_1232.in1"],
          ["self.in2_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_1233.in0"],
          ["self.in1_input_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_1233.in1"],
          ["self.in2_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_1234.in0"],
          ["self.in1_input_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_1234.in1"],
          ["self.in2_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_1235.in0"],
          ["self.in1_input_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_1235.in1"],
          ["self.in2_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_1236.in0"],
          ["self.in1_input_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_1236.in1"],
          ["self.in2_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_1229.in0"],
          ["self.in1_input_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_1229.in1"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_3":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_4":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_5":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_6":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_7":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_1":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_2":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_3":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_4":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_5":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_6":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_7":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_1":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_2":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_3":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_4":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_5":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_6":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_7":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel1_cgra_stencil":{
        "type":["Record",[
          ["out_kernel1_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel1_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel1_cgra_stencil","self.in0_kernel1_glb_stencil.0"]
        ]
      },
      "hcompute_kernel1_glb_stencil":{
        "type":["Record",[
          ["out_kernel1_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel1_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel1_glb_stencil","self.in0_kernel1_host_stencil.0"]
        ]
      },
      "hcompute_kernel2_cgra_stencil":{
        "type":["Record",[
          ["out_kernel2_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel2_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel2_cgra_stencil","self.in0_kernel2_glb_stencil.0"]
        ]
      },
      "hcompute_kernel2_glb_stencil":{
        "type":["Record",[
          ["out_kernel2_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel2_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel2_glb_stencil","self.in0_kernel2_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__2445":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__2445.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__2455":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__2455.out"]
        ]
      },
      "hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_1_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel2_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_2694_2708_2709":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2695_2706_2707":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2696_2705_2706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2697_2704_2705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2698_2703_2704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2699_2702_2703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2700_2701_2702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_3_2707_2708":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_17_f1_cgra_1_stencil_25_2694":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_18_f1_cgra_1_stencil_26_2695":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_19_f1_cgra_1_stencil_27_2696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_20_f1_cgra_1_stencil_28_2697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_21_f1_cgra_1_stencil_29_2698":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_22_f1_cgra_1_stencil_30_2699":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_23_f1_cgra_1_stencil_31_2700":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_24_f1_cgra_1_stencil_32_2701":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel2_cgra_stencil_17_f1_cgra_1_stencil_25_2694.out","add_2694_2708_2709.in0"],
          ["add_output_cgra_stencil_3_2707_2708.out","add_2694_2708_2709.in1"],
          ["self.out_output_cgra_stencil","add_2694_2708_2709.out"],
          ["mul_kernel2_cgra_stencil_18_f1_cgra_1_stencil_26_2695.out","add_2695_2706_2707.in0"],
          ["add_2696_2705_2706.out","add_2695_2706_2707.in1"],
          ["add_output_cgra_stencil_3_2707_2708.in1","add_2695_2706_2707.out"],
          ["mul_kernel2_cgra_stencil_19_f1_cgra_1_stencil_27_2696.out","add_2696_2705_2706.in0"],
          ["add_2697_2704_2705.out","add_2696_2705_2706.in1"],
          ["mul_kernel2_cgra_stencil_20_f1_cgra_1_stencil_28_2697.out","add_2697_2704_2705.in0"],
          ["add_2698_2703_2704.out","add_2697_2704_2705.in1"],
          ["mul_kernel2_cgra_stencil_21_f1_cgra_1_stencil_29_2698.out","add_2698_2703_2704.in0"],
          ["add_2699_2702_2703.out","add_2698_2703_2704.in1"],
          ["mul_kernel2_cgra_stencil_22_f1_cgra_1_stencil_30_2699.out","add_2699_2702_2703.in0"],
          ["add_2700_2701_2702.out","add_2699_2702_2703.in1"],
          ["mul_kernel2_cgra_stencil_23_f1_cgra_1_stencil_31_2700.out","add_2700_2701_2702.in0"],
          ["mul_kernel2_cgra_stencil_24_f1_cgra_1_stencil_32_2701.out","add_2700_2701_2702.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_3_2707_2708.in0"],
          ["self.in1_kernel2_cgra_stencil.0","mul_kernel2_cgra_stencil_17_f1_cgra_1_stencil_25_2694.in0"],
          ["self.in0_f1_cgra_1_stencil.0","mul_kernel2_cgra_stencil_17_f1_cgra_1_stencil_25_2694.in1"],
          ["self.in1_kernel2_cgra_stencil.1","mul_kernel2_cgra_stencil_18_f1_cgra_1_stencil_26_2695.in0"],
          ["self.in0_f1_cgra_1_stencil.1","mul_kernel2_cgra_stencil_18_f1_cgra_1_stencil_26_2695.in1"],
          ["self.in1_kernel2_cgra_stencil.2","mul_kernel2_cgra_stencil_19_f1_cgra_1_stencil_27_2696.in0"],
          ["self.in0_f1_cgra_1_stencil.2","mul_kernel2_cgra_stencil_19_f1_cgra_1_stencil_27_2696.in1"],
          ["self.in1_kernel2_cgra_stencil.3","mul_kernel2_cgra_stencil_20_f1_cgra_1_stencil_28_2697.in0"],
          ["self.in0_f1_cgra_1_stencil.3","mul_kernel2_cgra_stencil_20_f1_cgra_1_stencil_28_2697.in1"],
          ["self.in1_kernel2_cgra_stencil.4","mul_kernel2_cgra_stencil_21_f1_cgra_1_stencil_29_2698.in0"],
          ["self.in0_f1_cgra_1_stencil.4","mul_kernel2_cgra_stencil_21_f1_cgra_1_stencil_29_2698.in1"],
          ["self.in1_kernel2_cgra_stencil.5","mul_kernel2_cgra_stencil_22_f1_cgra_1_stencil_30_2699.in0"],
          ["self.in0_f1_cgra_1_stencil.5","mul_kernel2_cgra_stencil_22_f1_cgra_1_stencil_30_2699.in1"],
          ["self.in1_kernel2_cgra_stencil.6","mul_kernel2_cgra_stencil_23_f1_cgra_1_stencil_31_2700.in0"],
          ["self.in0_f1_cgra_1_stencil.6","mul_kernel2_cgra_stencil_23_f1_cgra_1_stencil_31_2700.in1"],
          ["self.in1_kernel2_cgra_stencil.7","mul_kernel2_cgra_stencil_24_f1_cgra_1_stencil_32_2701.in0"],
          ["self.in0_f1_cgra_1_stencil.7","mul_kernel2_cgra_stencil_24_f1_cgra_1_stencil_32_2701.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_1_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel2_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_2767_2781_2782":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2768_2779_2780":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2769_2778_2779":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2770_2777_2778":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2771_2776_2777":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2772_2775_2776":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2773_2774_2775":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_4_2780_2781":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_25_f1_cgra_1_stencil_33_2767":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_26_f1_cgra_1_stencil_34_2768":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_27_f1_cgra_1_stencil_35_2769":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_28_f1_cgra_1_stencil_36_2770":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_29_f1_cgra_1_stencil_37_2771":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_30_f1_cgra_1_stencil_38_2772":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_31_f1_cgra_1_stencil_39_2773":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_32_f1_cgra_1_stencil_40_2774":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel2_cgra_stencil_25_f1_cgra_1_stencil_33_2767.out","add_2767_2781_2782.in0"],
          ["add_output_cgra_stencil_4_2780_2781.out","add_2767_2781_2782.in1"],
          ["self.out_output_cgra_stencil","add_2767_2781_2782.out"],
          ["mul_kernel2_cgra_stencil_26_f1_cgra_1_stencil_34_2768.out","add_2768_2779_2780.in0"],
          ["add_2769_2778_2779.out","add_2768_2779_2780.in1"],
          ["add_output_cgra_stencil_4_2780_2781.in1","add_2768_2779_2780.out"],
          ["mul_kernel2_cgra_stencil_27_f1_cgra_1_stencil_35_2769.out","add_2769_2778_2779.in0"],
          ["add_2770_2777_2778.out","add_2769_2778_2779.in1"],
          ["mul_kernel2_cgra_stencil_28_f1_cgra_1_stencil_36_2770.out","add_2770_2777_2778.in0"],
          ["add_2771_2776_2777.out","add_2770_2777_2778.in1"],
          ["mul_kernel2_cgra_stencil_29_f1_cgra_1_stencil_37_2771.out","add_2771_2776_2777.in0"],
          ["add_2772_2775_2776.out","add_2771_2776_2777.in1"],
          ["mul_kernel2_cgra_stencil_30_f1_cgra_1_stencil_38_2772.out","add_2772_2775_2776.in0"],
          ["add_2773_2774_2775.out","add_2772_2775_2776.in1"],
          ["mul_kernel2_cgra_stencil_31_f1_cgra_1_stencil_39_2773.out","add_2773_2774_2775.in0"],
          ["mul_kernel2_cgra_stencil_32_f1_cgra_1_stencil_40_2774.out","add_2773_2774_2775.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_4_2780_2781.in0"],
          ["self.in1_kernel2_cgra_stencil.0","mul_kernel2_cgra_stencil_25_f1_cgra_1_stencil_33_2767.in0"],
          ["self.in0_f1_cgra_1_stencil.0","mul_kernel2_cgra_stencil_25_f1_cgra_1_stencil_33_2767.in1"],
          ["self.in1_kernel2_cgra_stencil.1","mul_kernel2_cgra_stencil_26_f1_cgra_1_stencil_34_2768.in0"],
          ["self.in0_f1_cgra_1_stencil.1","mul_kernel2_cgra_stencil_26_f1_cgra_1_stencil_34_2768.in1"],
          ["self.in1_kernel2_cgra_stencil.2","mul_kernel2_cgra_stencil_27_f1_cgra_1_stencil_35_2769.in0"],
          ["self.in0_f1_cgra_1_stencil.2","mul_kernel2_cgra_stencil_27_f1_cgra_1_stencil_35_2769.in1"],
          ["self.in1_kernel2_cgra_stencil.3","mul_kernel2_cgra_stencil_28_f1_cgra_1_stencil_36_2770.in0"],
          ["self.in0_f1_cgra_1_stencil.3","mul_kernel2_cgra_stencil_28_f1_cgra_1_stencil_36_2770.in1"],
          ["self.in1_kernel2_cgra_stencil.4","mul_kernel2_cgra_stencil_29_f1_cgra_1_stencil_37_2771.in0"],
          ["self.in0_f1_cgra_1_stencil.4","mul_kernel2_cgra_stencil_29_f1_cgra_1_stencil_37_2771.in1"],
          ["self.in1_kernel2_cgra_stencil.5","mul_kernel2_cgra_stencil_30_f1_cgra_1_stencil_38_2772.in0"],
          ["self.in0_f1_cgra_1_stencil.5","mul_kernel2_cgra_stencil_30_f1_cgra_1_stencil_38_2772.in1"],
          ["self.in1_kernel2_cgra_stencil.6","mul_kernel2_cgra_stencil_31_f1_cgra_1_stencil_39_2773.in0"],
          ["self.in0_f1_cgra_1_stencil.6","mul_kernel2_cgra_stencil_31_f1_cgra_1_stencil_39_2773.in1"],
          ["self.in1_kernel2_cgra_stencil.7","mul_kernel2_cgra_stencil_32_f1_cgra_1_stencil_40_2774.in0"],
          ["self.in0_f1_cgra_1_stencil.7","mul_kernel2_cgra_stencil_32_f1_cgra_1_stencil_40_2774.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_1_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel2_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_2840_2854_2855":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2841_2852_2853":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2842_2851_2852":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2843_2850_2851":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2844_2849_2850":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2845_2848_2849":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2846_2847_2848":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_5_2853_2854":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_33_f1_cgra_1_stencil_41_2840":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_34_f1_cgra_1_stencil_42_2841":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_35_f1_cgra_1_stencil_43_2842":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_36_f1_cgra_1_stencil_44_2843":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_37_f1_cgra_1_stencil_45_2844":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_38_f1_cgra_1_stencil_46_2845":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_39_f1_cgra_1_stencil_47_2846":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_40_f1_cgra_1_stencil_48_2847":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel2_cgra_stencil_33_f1_cgra_1_stencil_41_2840.out","add_2840_2854_2855.in0"],
          ["add_output_cgra_stencil_5_2853_2854.out","add_2840_2854_2855.in1"],
          ["self.out_output_cgra_stencil","add_2840_2854_2855.out"],
          ["mul_kernel2_cgra_stencil_34_f1_cgra_1_stencil_42_2841.out","add_2841_2852_2853.in0"],
          ["add_2842_2851_2852.out","add_2841_2852_2853.in1"],
          ["add_output_cgra_stencil_5_2853_2854.in1","add_2841_2852_2853.out"],
          ["mul_kernel2_cgra_stencil_35_f1_cgra_1_stencil_43_2842.out","add_2842_2851_2852.in0"],
          ["add_2843_2850_2851.out","add_2842_2851_2852.in1"],
          ["mul_kernel2_cgra_stencil_36_f1_cgra_1_stencil_44_2843.out","add_2843_2850_2851.in0"],
          ["add_2844_2849_2850.out","add_2843_2850_2851.in1"],
          ["mul_kernel2_cgra_stencil_37_f1_cgra_1_stencil_45_2844.out","add_2844_2849_2850.in0"],
          ["add_2845_2848_2849.out","add_2844_2849_2850.in1"],
          ["mul_kernel2_cgra_stencil_38_f1_cgra_1_stencil_46_2845.out","add_2845_2848_2849.in0"],
          ["add_2846_2847_2848.out","add_2845_2848_2849.in1"],
          ["mul_kernel2_cgra_stencil_39_f1_cgra_1_stencil_47_2846.out","add_2846_2847_2848.in0"],
          ["mul_kernel2_cgra_stencil_40_f1_cgra_1_stencil_48_2847.out","add_2846_2847_2848.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_5_2853_2854.in0"],
          ["self.in1_kernel2_cgra_stencil.0","mul_kernel2_cgra_stencil_33_f1_cgra_1_stencil_41_2840.in0"],
          ["self.in0_f1_cgra_1_stencil.0","mul_kernel2_cgra_stencil_33_f1_cgra_1_stencil_41_2840.in1"],
          ["self.in1_kernel2_cgra_stencil.1","mul_kernel2_cgra_stencil_34_f1_cgra_1_stencil_42_2841.in0"],
          ["self.in0_f1_cgra_1_stencil.1","mul_kernel2_cgra_stencil_34_f1_cgra_1_stencil_42_2841.in1"],
          ["self.in1_kernel2_cgra_stencil.2","mul_kernel2_cgra_stencil_35_f1_cgra_1_stencil_43_2842.in0"],
          ["self.in0_f1_cgra_1_stencil.2","mul_kernel2_cgra_stencil_35_f1_cgra_1_stencil_43_2842.in1"],
          ["self.in1_kernel2_cgra_stencil.3","mul_kernel2_cgra_stencil_36_f1_cgra_1_stencil_44_2843.in0"],
          ["self.in0_f1_cgra_1_stencil.3","mul_kernel2_cgra_stencil_36_f1_cgra_1_stencil_44_2843.in1"],
          ["self.in1_kernel2_cgra_stencil.4","mul_kernel2_cgra_stencil_37_f1_cgra_1_stencil_45_2844.in0"],
          ["self.in0_f1_cgra_1_stencil.4","mul_kernel2_cgra_stencil_37_f1_cgra_1_stencil_45_2844.in1"],
          ["self.in1_kernel2_cgra_stencil.5","mul_kernel2_cgra_stencil_38_f1_cgra_1_stencil_46_2845.in0"],
          ["self.in0_f1_cgra_1_stencil.5","mul_kernel2_cgra_stencil_38_f1_cgra_1_stencil_46_2845.in1"],
          ["self.in1_kernel2_cgra_stencil.6","mul_kernel2_cgra_stencil_39_f1_cgra_1_stencil_47_2846.in0"],
          ["self.in0_f1_cgra_1_stencil.6","mul_kernel2_cgra_stencil_39_f1_cgra_1_stencil_47_2846.in1"],
          ["self.in1_kernel2_cgra_stencil.7","mul_kernel2_cgra_stencil_40_f1_cgra_1_stencil_48_2847.in0"],
          ["self.in0_f1_cgra_1_stencil.7","mul_kernel2_cgra_stencil_40_f1_cgra_1_stencil_48_2847.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_1_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel2_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_2913_2927_2928":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2914_2925_2926":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2915_2924_2925":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2916_2923_2924":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2917_2922_2923":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2918_2921_2922":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2919_2920_2921":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_6_2926_2927":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_41_f1_cgra_1_stencil_49_2913":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_42_f1_cgra_1_stencil_50_2914":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_43_f1_cgra_1_stencil_51_2915":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_44_f1_cgra_1_stencil_52_2916":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_45_f1_cgra_1_stencil_53_2917":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_46_f1_cgra_1_stencil_54_2918":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_47_f1_cgra_1_stencil_55_2919":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_48_f1_cgra_1_stencil_56_2920":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel2_cgra_stencil_41_f1_cgra_1_stencil_49_2913.out","add_2913_2927_2928.in0"],
          ["add_output_cgra_stencil_6_2926_2927.out","add_2913_2927_2928.in1"],
          ["self.out_output_cgra_stencil","add_2913_2927_2928.out"],
          ["mul_kernel2_cgra_stencil_42_f1_cgra_1_stencil_50_2914.out","add_2914_2925_2926.in0"],
          ["add_2915_2924_2925.out","add_2914_2925_2926.in1"],
          ["add_output_cgra_stencil_6_2926_2927.in1","add_2914_2925_2926.out"],
          ["mul_kernel2_cgra_stencil_43_f1_cgra_1_stencil_51_2915.out","add_2915_2924_2925.in0"],
          ["add_2916_2923_2924.out","add_2915_2924_2925.in1"],
          ["mul_kernel2_cgra_stencil_44_f1_cgra_1_stencil_52_2916.out","add_2916_2923_2924.in0"],
          ["add_2917_2922_2923.out","add_2916_2923_2924.in1"],
          ["mul_kernel2_cgra_stencil_45_f1_cgra_1_stencil_53_2917.out","add_2917_2922_2923.in0"],
          ["add_2918_2921_2922.out","add_2917_2922_2923.in1"],
          ["mul_kernel2_cgra_stencil_46_f1_cgra_1_stencil_54_2918.out","add_2918_2921_2922.in0"],
          ["add_2919_2920_2921.out","add_2918_2921_2922.in1"],
          ["mul_kernel2_cgra_stencil_47_f1_cgra_1_stencil_55_2919.out","add_2919_2920_2921.in0"],
          ["mul_kernel2_cgra_stencil_48_f1_cgra_1_stencil_56_2920.out","add_2919_2920_2921.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_6_2926_2927.in0"],
          ["self.in1_kernel2_cgra_stencil.0","mul_kernel2_cgra_stencil_41_f1_cgra_1_stencil_49_2913.in0"],
          ["self.in0_f1_cgra_1_stencil.0","mul_kernel2_cgra_stencil_41_f1_cgra_1_stencil_49_2913.in1"],
          ["self.in1_kernel2_cgra_stencil.1","mul_kernel2_cgra_stencil_42_f1_cgra_1_stencil_50_2914.in0"],
          ["self.in0_f1_cgra_1_stencil.1","mul_kernel2_cgra_stencil_42_f1_cgra_1_stencil_50_2914.in1"],
          ["self.in1_kernel2_cgra_stencil.2","mul_kernel2_cgra_stencil_43_f1_cgra_1_stencil_51_2915.in0"],
          ["self.in0_f1_cgra_1_stencil.2","mul_kernel2_cgra_stencil_43_f1_cgra_1_stencil_51_2915.in1"],
          ["self.in1_kernel2_cgra_stencil.3","mul_kernel2_cgra_stencil_44_f1_cgra_1_stencil_52_2916.in0"],
          ["self.in0_f1_cgra_1_stencil.3","mul_kernel2_cgra_stencil_44_f1_cgra_1_stencil_52_2916.in1"],
          ["self.in1_kernel2_cgra_stencil.4","mul_kernel2_cgra_stencil_45_f1_cgra_1_stencil_53_2917.in0"],
          ["self.in0_f1_cgra_1_stencil.4","mul_kernel2_cgra_stencil_45_f1_cgra_1_stencil_53_2917.in1"],
          ["self.in1_kernel2_cgra_stencil.5","mul_kernel2_cgra_stencil_46_f1_cgra_1_stencil_54_2918.in0"],
          ["self.in0_f1_cgra_1_stencil.5","mul_kernel2_cgra_stencil_46_f1_cgra_1_stencil_54_2918.in1"],
          ["self.in1_kernel2_cgra_stencil.6","mul_kernel2_cgra_stencil_47_f1_cgra_1_stencil_55_2919.in0"],
          ["self.in0_f1_cgra_1_stencil.6","mul_kernel2_cgra_stencil_47_f1_cgra_1_stencil_55_2919.in1"],
          ["self.in1_kernel2_cgra_stencil.7","mul_kernel2_cgra_stencil_48_f1_cgra_1_stencil_56_2920.in0"],
          ["self.in0_f1_cgra_1_stencil.7","mul_kernel2_cgra_stencil_48_f1_cgra_1_stencil_56_2920.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_1_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel2_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_2986_3000_3001":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2987_2998_2999":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2988_2997_2998":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2989_2996_2997":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2990_2995_2996":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2991_2994_2995":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2992_2993_2994":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_7_2999_3000":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_49_f1_cgra_1_stencil_57_2986":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_50_f1_cgra_1_stencil_58_2987":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_51_f1_cgra_1_stencil_59_2988":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_52_f1_cgra_1_stencil_60_2989":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_53_f1_cgra_1_stencil_61_2990":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_54_f1_cgra_1_stencil_62_2991":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_55_f1_cgra_1_stencil_63_2992":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_56_f1_cgra_1_stencil_64_2993":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel2_cgra_stencil_49_f1_cgra_1_stencil_57_2986.out","add_2986_3000_3001.in0"],
          ["add_output_cgra_stencil_7_2999_3000.out","add_2986_3000_3001.in1"],
          ["self.out_output_cgra_stencil","add_2986_3000_3001.out"],
          ["mul_kernel2_cgra_stencil_50_f1_cgra_1_stencil_58_2987.out","add_2987_2998_2999.in0"],
          ["add_2988_2997_2998.out","add_2987_2998_2999.in1"],
          ["add_output_cgra_stencil_7_2999_3000.in1","add_2987_2998_2999.out"],
          ["mul_kernel2_cgra_stencil_51_f1_cgra_1_stencil_59_2988.out","add_2988_2997_2998.in0"],
          ["add_2989_2996_2997.out","add_2988_2997_2998.in1"],
          ["mul_kernel2_cgra_stencil_52_f1_cgra_1_stencil_60_2989.out","add_2989_2996_2997.in0"],
          ["add_2990_2995_2996.out","add_2989_2996_2997.in1"],
          ["mul_kernel2_cgra_stencil_53_f1_cgra_1_stencil_61_2990.out","add_2990_2995_2996.in0"],
          ["add_2991_2994_2995.out","add_2990_2995_2996.in1"],
          ["mul_kernel2_cgra_stencil_54_f1_cgra_1_stencil_62_2991.out","add_2991_2994_2995.in0"],
          ["add_2992_2993_2994.out","add_2991_2994_2995.in1"],
          ["mul_kernel2_cgra_stencil_55_f1_cgra_1_stencil_63_2992.out","add_2992_2993_2994.in0"],
          ["mul_kernel2_cgra_stencil_56_f1_cgra_1_stencil_64_2993.out","add_2992_2993_2994.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_7_2999_3000.in0"],
          ["self.in1_kernel2_cgra_stencil.0","mul_kernel2_cgra_stencil_49_f1_cgra_1_stencil_57_2986.in0"],
          ["self.in0_f1_cgra_1_stencil.0","mul_kernel2_cgra_stencil_49_f1_cgra_1_stencil_57_2986.in1"],
          ["self.in1_kernel2_cgra_stencil.1","mul_kernel2_cgra_stencil_50_f1_cgra_1_stencil_58_2987.in0"],
          ["self.in0_f1_cgra_1_stencil.1","mul_kernel2_cgra_stencil_50_f1_cgra_1_stencil_58_2987.in1"],
          ["self.in1_kernel2_cgra_stencil.2","mul_kernel2_cgra_stencil_51_f1_cgra_1_stencil_59_2988.in0"],
          ["self.in0_f1_cgra_1_stencil.2","mul_kernel2_cgra_stencil_51_f1_cgra_1_stencil_59_2988.in1"],
          ["self.in1_kernel2_cgra_stencil.3","mul_kernel2_cgra_stencil_52_f1_cgra_1_stencil_60_2989.in0"],
          ["self.in0_f1_cgra_1_stencil.3","mul_kernel2_cgra_stencil_52_f1_cgra_1_stencil_60_2989.in1"],
          ["self.in1_kernel2_cgra_stencil.4","mul_kernel2_cgra_stencil_53_f1_cgra_1_stencil_61_2990.in0"],
          ["self.in0_f1_cgra_1_stencil.4","mul_kernel2_cgra_stencil_53_f1_cgra_1_stencil_61_2990.in1"],
          ["self.in1_kernel2_cgra_stencil.5","mul_kernel2_cgra_stencil_54_f1_cgra_1_stencil_62_2991.in0"],
          ["self.in0_f1_cgra_1_stencil.5","mul_kernel2_cgra_stencil_54_f1_cgra_1_stencil_62_2991.in1"],
          ["self.in1_kernel2_cgra_stencil.6","mul_kernel2_cgra_stencil_55_f1_cgra_1_stencil_63_2992.in0"],
          ["self.in0_f1_cgra_1_stencil.6","mul_kernel2_cgra_stencil_55_f1_cgra_1_stencil_63_2992.in1"],
          ["self.in1_kernel2_cgra_stencil.7","mul_kernel2_cgra_stencil_56_f1_cgra_1_stencil_64_2993.in0"],
          ["self.in0_f1_cgra_1_stencil.7","mul_kernel2_cgra_stencil_56_f1_cgra_1_stencil_64_2993.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_1_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel2_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_3059_3073_3074":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_3060_3071_3072":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_3061_3070_3071":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_3062_3069_3070":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_3063_3068_3069":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_3064_3067_3068":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_3065_3066_3067":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_8_3072_3073":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_57_f1_cgra_1_stencil_65_3059":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_58_f1_cgra_1_stencil_66_3060":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_59_f1_cgra_1_stencil_67_3061":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_60_f1_cgra_1_stencil_68_3062":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_61_f1_cgra_1_stencil_69_3063":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_62_f1_cgra_1_stencil_70_3064":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_63_f1_cgra_1_stencil_71_3065":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_64_f1_cgra_1_stencil_72_3066":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel2_cgra_stencil_57_f1_cgra_1_stencil_65_3059.out","add_3059_3073_3074.in0"],
          ["add_output_cgra_stencil_8_3072_3073.out","add_3059_3073_3074.in1"],
          ["self.out_output_cgra_stencil","add_3059_3073_3074.out"],
          ["mul_kernel2_cgra_stencil_58_f1_cgra_1_stencil_66_3060.out","add_3060_3071_3072.in0"],
          ["add_3061_3070_3071.out","add_3060_3071_3072.in1"],
          ["add_output_cgra_stencil_8_3072_3073.in1","add_3060_3071_3072.out"],
          ["mul_kernel2_cgra_stencil_59_f1_cgra_1_stencil_67_3061.out","add_3061_3070_3071.in0"],
          ["add_3062_3069_3070.out","add_3061_3070_3071.in1"],
          ["mul_kernel2_cgra_stencil_60_f1_cgra_1_stencil_68_3062.out","add_3062_3069_3070.in0"],
          ["add_3063_3068_3069.out","add_3062_3069_3070.in1"],
          ["mul_kernel2_cgra_stencil_61_f1_cgra_1_stencil_69_3063.out","add_3063_3068_3069.in0"],
          ["add_3064_3067_3068.out","add_3063_3068_3069.in1"],
          ["mul_kernel2_cgra_stencil_62_f1_cgra_1_stencil_70_3064.out","add_3064_3067_3068.in0"],
          ["add_3065_3066_3067.out","add_3064_3067_3068.in1"],
          ["mul_kernel2_cgra_stencil_63_f1_cgra_1_stencil_71_3065.out","add_3065_3066_3067.in0"],
          ["mul_kernel2_cgra_stencil_64_f1_cgra_1_stencil_72_3066.out","add_3065_3066_3067.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_8_3072_3073.in0"],
          ["self.in1_kernel2_cgra_stencil.0","mul_kernel2_cgra_stencil_57_f1_cgra_1_stencil_65_3059.in0"],
          ["self.in0_f1_cgra_1_stencil.0","mul_kernel2_cgra_stencil_57_f1_cgra_1_stencil_65_3059.in1"],
          ["self.in1_kernel2_cgra_stencil.1","mul_kernel2_cgra_stencil_58_f1_cgra_1_stencil_66_3060.in0"],
          ["self.in0_f1_cgra_1_stencil.1","mul_kernel2_cgra_stencil_58_f1_cgra_1_stencil_66_3060.in1"],
          ["self.in1_kernel2_cgra_stencil.2","mul_kernel2_cgra_stencil_59_f1_cgra_1_stencil_67_3061.in0"],
          ["self.in0_f1_cgra_1_stencil.2","mul_kernel2_cgra_stencil_59_f1_cgra_1_stencil_67_3061.in1"],
          ["self.in1_kernel2_cgra_stencil.3","mul_kernel2_cgra_stencil_60_f1_cgra_1_stencil_68_3062.in0"],
          ["self.in0_f1_cgra_1_stencil.3","mul_kernel2_cgra_stencil_60_f1_cgra_1_stencil_68_3062.in1"],
          ["self.in1_kernel2_cgra_stencil.4","mul_kernel2_cgra_stencil_61_f1_cgra_1_stencil_69_3063.in0"],
          ["self.in0_f1_cgra_1_stencil.4","mul_kernel2_cgra_stencil_61_f1_cgra_1_stencil_69_3063.in1"],
          ["self.in1_kernel2_cgra_stencil.5","mul_kernel2_cgra_stencil_62_f1_cgra_1_stencil_70_3064.in0"],
          ["self.in0_f1_cgra_1_stencil.5","mul_kernel2_cgra_stencil_62_f1_cgra_1_stencil_70_3064.in1"],
          ["self.in1_kernel2_cgra_stencil.6","mul_kernel2_cgra_stencil_63_f1_cgra_1_stencil_71_3065.in0"],
          ["self.in0_f1_cgra_1_stencil.6","mul_kernel2_cgra_stencil_63_f1_cgra_1_stencil_71_3065.in1"],
          ["self.in1_kernel2_cgra_stencil.7","mul_kernel2_cgra_stencil_64_f1_cgra_1_stencil_72_3066.in0"],
          ["self.in0_f1_cgra_1_stencil.7","mul_kernel2_cgra_stencil_64_f1_cgra_1_stencil_72_3066.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__2466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__2466.out"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__2477":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__2477.out"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__2488":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__2488.out"]
        ]
      },
      "hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__2499":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__2499.out"]
        ]
      },
      "hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__2510":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__2510.out"]
        ]
      },
      "hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__2521":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__2521.out"]
        ]
      },
      "hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_1_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel2_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_2549_2563_2564":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2550_2561_2562":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2551_2560_2561":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2552_2559_2560":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2553_2558_2559":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2554_2557_2558":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2555_2556_2557":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_1_2562_2563":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_1_f1_cgra_1_stencil_9_2549":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_2_f1_cgra_1_stencil_10_2550":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_3_f1_cgra_1_stencil_11_2551":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_4_f1_cgra_1_stencil_12_2552":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_5_f1_cgra_1_stencil_13_2553":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_6_f1_cgra_1_stencil_14_2554":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_7_f1_cgra_1_stencil_15_2555":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_8_f1_cgra_1_stencil_16_2556":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel2_cgra_stencil_1_f1_cgra_1_stencil_9_2549.out","add_2549_2563_2564.in0"],
          ["add_output_cgra_stencil_1_2562_2563.out","add_2549_2563_2564.in1"],
          ["self.out_output_cgra_stencil","add_2549_2563_2564.out"],
          ["mul_kernel2_cgra_stencil_2_f1_cgra_1_stencil_10_2550.out","add_2550_2561_2562.in0"],
          ["add_2551_2560_2561.out","add_2550_2561_2562.in1"],
          ["add_output_cgra_stencil_1_2562_2563.in1","add_2550_2561_2562.out"],
          ["mul_kernel2_cgra_stencil_3_f1_cgra_1_stencil_11_2551.out","add_2551_2560_2561.in0"],
          ["add_2552_2559_2560.out","add_2551_2560_2561.in1"],
          ["mul_kernel2_cgra_stencil_4_f1_cgra_1_stencil_12_2552.out","add_2552_2559_2560.in0"],
          ["add_2553_2558_2559.out","add_2552_2559_2560.in1"],
          ["mul_kernel2_cgra_stencil_5_f1_cgra_1_stencil_13_2553.out","add_2553_2558_2559.in0"],
          ["add_2554_2557_2558.out","add_2553_2558_2559.in1"],
          ["mul_kernel2_cgra_stencil_6_f1_cgra_1_stencil_14_2554.out","add_2554_2557_2558.in0"],
          ["add_2555_2556_2557.out","add_2554_2557_2558.in1"],
          ["mul_kernel2_cgra_stencil_7_f1_cgra_1_stencil_15_2555.out","add_2555_2556_2557.in0"],
          ["mul_kernel2_cgra_stencil_8_f1_cgra_1_stencil_16_2556.out","add_2555_2556_2557.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_1_2562_2563.in0"],
          ["self.in1_kernel2_cgra_stencil.0","mul_kernel2_cgra_stencil_1_f1_cgra_1_stencil_9_2549.in0"],
          ["self.in0_f1_cgra_1_stencil.7","mul_kernel2_cgra_stencil_1_f1_cgra_1_stencil_9_2549.in1"],
          ["self.in1_kernel2_cgra_stencil.1","mul_kernel2_cgra_stencil_2_f1_cgra_1_stencil_10_2550.in0"],
          ["self.in0_f1_cgra_1_stencil.0","mul_kernel2_cgra_stencil_2_f1_cgra_1_stencil_10_2550.in1"],
          ["self.in1_kernel2_cgra_stencil.2","mul_kernel2_cgra_stencil_3_f1_cgra_1_stencil_11_2551.in0"],
          ["self.in0_f1_cgra_1_stencil.1","mul_kernel2_cgra_stencil_3_f1_cgra_1_stencil_11_2551.in1"],
          ["self.in1_kernel2_cgra_stencil.3","mul_kernel2_cgra_stencil_4_f1_cgra_1_stencil_12_2552.in0"],
          ["self.in0_f1_cgra_1_stencil.2","mul_kernel2_cgra_stencil_4_f1_cgra_1_stencil_12_2552.in1"],
          ["self.in1_kernel2_cgra_stencil.4","mul_kernel2_cgra_stencil_5_f1_cgra_1_stencil_13_2553.in0"],
          ["self.in0_f1_cgra_1_stencil.3","mul_kernel2_cgra_stencil_5_f1_cgra_1_stencil_13_2553.in1"],
          ["self.in1_kernel2_cgra_stencil.5","mul_kernel2_cgra_stencil_6_f1_cgra_1_stencil_14_2554.in0"],
          ["self.in0_f1_cgra_1_stencil.4","mul_kernel2_cgra_stencil_6_f1_cgra_1_stencil_14_2554.in1"],
          ["self.in1_kernel2_cgra_stencil.6","mul_kernel2_cgra_stencil_7_f1_cgra_1_stencil_15_2555.in0"],
          ["self.in0_f1_cgra_1_stencil.5","mul_kernel2_cgra_stencil_7_f1_cgra_1_stencil_15_2555.in1"],
          ["self.in1_kernel2_cgra_stencil.7","mul_kernel2_cgra_stencil_8_f1_cgra_1_stencil_16_2556.in0"],
          ["self.in0_f1_cgra_1_stencil.6","mul_kernel2_cgra_stencil_8_f1_cgra_1_stencil_16_2556.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_f1_cgra_1_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel2_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_2621_2635_2636":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2622_2633_2634":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2623_2632_2633":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2624_2631_2632":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2625_2630_2631":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2626_2629_2630":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_2627_2628_2629":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_2_2634_2635":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_10_f1_cgra_1_stencil_18_2622":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_11_f1_cgra_1_stencil_19_2623":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_12_f1_cgra_1_stencil_20_2624":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_13_f1_cgra_1_stencil_21_2625":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_14_f1_cgra_1_stencil_22_2626":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_15_f1_cgra_1_stencil_23_2627":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_16_f1_cgra_1_stencil_24_2628":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel2_cgra_stencil_9_f1_cgra_1_stencil_17_2621":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel2_cgra_stencil_9_f1_cgra_1_stencil_17_2621.out","add_2621_2635_2636.in0"],
          ["add_output_cgra_stencil_2_2634_2635.out","add_2621_2635_2636.in1"],
          ["self.out_output_cgra_stencil","add_2621_2635_2636.out"],
          ["mul_kernel2_cgra_stencil_10_f1_cgra_1_stencil_18_2622.out","add_2622_2633_2634.in0"],
          ["add_2623_2632_2633.out","add_2622_2633_2634.in1"],
          ["add_output_cgra_stencil_2_2634_2635.in1","add_2622_2633_2634.out"],
          ["mul_kernel2_cgra_stencil_11_f1_cgra_1_stencil_19_2623.out","add_2623_2632_2633.in0"],
          ["add_2624_2631_2632.out","add_2623_2632_2633.in1"],
          ["mul_kernel2_cgra_stencil_12_f1_cgra_1_stencil_20_2624.out","add_2624_2631_2632.in0"],
          ["add_2625_2630_2631.out","add_2624_2631_2632.in1"],
          ["mul_kernel2_cgra_stencil_13_f1_cgra_1_stencil_21_2625.out","add_2625_2630_2631.in0"],
          ["add_2626_2629_2630.out","add_2625_2630_2631.in1"],
          ["mul_kernel2_cgra_stencil_14_f1_cgra_1_stencil_22_2626.out","add_2626_2629_2630.in0"],
          ["add_2627_2628_2629.out","add_2626_2629_2630.in1"],
          ["mul_kernel2_cgra_stencil_15_f1_cgra_1_stencil_23_2627.out","add_2627_2628_2629.in0"],
          ["mul_kernel2_cgra_stencil_16_f1_cgra_1_stencil_24_2628.out","add_2627_2628_2629.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_2_2634_2635.in0"],
          ["self.in1_kernel2_cgra_stencil.0","mul_kernel2_cgra_stencil_10_f1_cgra_1_stencil_18_2622.in0"],
          ["self.in0_f1_cgra_1_stencil.1","mul_kernel2_cgra_stencil_10_f1_cgra_1_stencil_18_2622.in1"],
          ["self.in1_kernel2_cgra_stencil.1","mul_kernel2_cgra_stencil_11_f1_cgra_1_stencil_19_2623.in0"],
          ["self.in0_f1_cgra_1_stencil.2","mul_kernel2_cgra_stencil_11_f1_cgra_1_stencil_19_2623.in1"],
          ["self.in1_kernel2_cgra_stencil.2","mul_kernel2_cgra_stencil_12_f1_cgra_1_stencil_20_2624.in0"],
          ["self.in0_f1_cgra_1_stencil.3","mul_kernel2_cgra_stencil_12_f1_cgra_1_stencil_20_2624.in1"],
          ["self.in1_kernel2_cgra_stencil.3","mul_kernel2_cgra_stencil_13_f1_cgra_1_stencil_21_2625.in0"],
          ["self.in0_f1_cgra_1_stencil.4","mul_kernel2_cgra_stencil_13_f1_cgra_1_stencil_21_2625.in1"],
          ["self.in1_kernel2_cgra_stencil.4","mul_kernel2_cgra_stencil_14_f1_cgra_1_stencil_22_2626.in0"],
          ["self.in0_f1_cgra_1_stencil.5","mul_kernel2_cgra_stencil_14_f1_cgra_1_stencil_22_2626.in1"],
          ["self.in1_kernel2_cgra_stencil.5","mul_kernel2_cgra_stencil_15_f1_cgra_1_stencil_23_2627.in0"],
          ["self.in0_f1_cgra_1_stencil.6","mul_kernel2_cgra_stencil_15_f1_cgra_1_stencil_23_2627.in1"],
          ["self.in1_kernel2_cgra_stencil.6","mul_kernel2_cgra_stencil_16_f1_cgra_1_stencil_24_2628.in0"],
          ["self.in0_f1_cgra_1_stencil.7","mul_kernel2_cgra_stencil_16_f1_cgra_1_stencil_24_2628.in1"],
          ["self.in1_kernel2_cgra_stencil.7","mul_kernel2_cgra_stencil_9_f1_cgra_1_stencil_17_2621.in0"],
          ["self.in0_f1_cgra_1_stencil.0","mul_kernel2_cgra_stencil_9_f1_cgra_1_stencil_17_2621.in1"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "hcompute_output_glb_stencil_1":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "hcompute_output_glb_stencil_2":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "hcompute_output_glb_stencil_3":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "hcompute_output_glb_stencil_4":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "hcompute_output_glb_stencil_5":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "hcompute_output_glb_stencil_6":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "hcompute_output_glb_stencil_7":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "input_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f1_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_9_read_extra_ctrl","Bit"],
          ["op_hcompute_input_cgra_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_cgra_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_cgra_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_cgra_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_cgra_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_cgra_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_cgra_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_input_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U16"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7784],"cycle_stride":[4,20,2944],"delay":[0],"dimensionality":3,"extent":[4,72,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,288]},"in2agg_0":{"cycle_starting_addr":[7780],"cycle_stride":[1,20,2944],"dimensionality":3,"extent":[16,72,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[9214],"cycle_stride":[4,16,144,2944],"dimensionality":4,"extent":[4,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,36,288],"write_data_starting_addr":[0],"write_data_stride":[1,4,4,0]},"tb2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944],"dimensionality":4,"extent":[16,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,16,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U17"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7784],"cycle_stride":[4,20,2944],"delay":[0],"dimensionality":3,"extent":[4,72,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,288]},"in2agg_0":{"cycle_starting_addr":[7780],"cycle_stride":[1,20,2944],"dimensionality":3,"extent":[16,72,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[9214],"cycle_stride":[4,16,144,2944],"dimensionality":4,"extent":[4,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,36,288],"write_data_starting_addr":[0],"write_data_stride":[1,4,4,0]},"tb2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944],"dimensionality":4,"extent":[16,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,16,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U18"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7784],"cycle_stride":[4,20,2944],"delay":[0],"dimensionality":3,"extent":[4,72,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,288]},"in2agg_0":{"cycle_starting_addr":[7780],"cycle_stride":[1,20,2944],"dimensionality":3,"extent":[16,72,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[9214],"cycle_stride":[4,16,144,2944],"dimensionality":4,"extent":[4,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,36,288],"write_data_starting_addr":[0],"write_data_stride":[1,4,4,0]},"tb2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944],"dimensionality":4,"extent":[16,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,16,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U19"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7784],"cycle_stride":[4,20,2944],"delay":[0],"dimensionality":3,"extent":[4,72,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,288]},"in2agg_0":{"cycle_starting_addr":[7780],"cycle_stride":[1,20,2944],"dimensionality":3,"extent":[16,72,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[9214],"cycle_stride":[4,16,144,2944],"dimensionality":4,"extent":[4,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,36,288],"write_data_starting_addr":[0],"write_data_stride":[1,4,4,0]},"tb2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944],"dimensionality":4,"extent":[16,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,16,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U20"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7784],"cycle_stride":[4,20,2944],"delay":[0],"dimensionality":3,"extent":[4,72,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,288]},"in2agg_0":{"cycle_starting_addr":[7780],"cycle_stride":[1,20,2944],"dimensionality":3,"extent":[16,72,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[9214],"cycle_stride":[4,16,144,2944],"dimensionality":4,"extent":[4,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,36,288],"write_data_starting_addr":[0],"write_data_stride":[1,4,4,0]},"tb2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944],"dimensionality":4,"extent":[16,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,16,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U21"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7784],"cycle_stride":[4,20,2944],"delay":[0],"dimensionality":3,"extent":[4,72,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,288]},"in2agg_0":{"cycle_starting_addr":[7780],"cycle_stride":[1,20,2944],"dimensionality":3,"extent":[16,72,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[9214],"cycle_stride":[4,16,144,2944],"dimensionality":4,"extent":[4,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,36,288],"write_data_starting_addr":[0],"write_data_stride":[1,4,4,0]},"tb2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944],"dimensionality":4,"extent":[16,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,16,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U22"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7784],"cycle_stride":[4,20,2944],"delay":[0],"dimensionality":3,"extent":[4,72,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,288]},"in2agg_0":{"cycle_starting_addr":[7780],"cycle_stride":[1,20,2944],"dimensionality":3,"extent":[16,72,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[9214],"cycle_stride":[4,16,144,2944],"dimensionality":4,"extent":[4,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,36,288],"write_data_starting_addr":[0],"write_data_stride":[1,4,4,0]},"tb2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944],"dimensionality":4,"extent":[16,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,16,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U23"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7784],"cycle_stride":[4,20,2944],"delay":[0],"dimensionality":3,"extent":[4,72,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,4,288]},"in2agg_0":{"cycle_starting_addr":[7780],"cycle_stride":[1,20,2944],"dimensionality":3,"extent":[16,72,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[9214],"cycle_stride":[4,16,144,2944],"dimensionality":4,"extent":[4,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,36,288],"write_data_starting_addr":[0],"write_data_stride":[1,4,4,0]},"tb2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,16,144,2944],"dimensionality":4,"extent":[16,9,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,16,16,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_input_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_f1_cgra_stencil_10_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_f1_cgra_stencil_10_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_f1_cgra_stencil_10_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_f1_cgra_stencil_10_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_f1_cgra_stencil_10_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_f1_cgra_stencil_10_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_f1_cgra_stencil_10_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_f1_cgra_stencil_10_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_f1_cgra_stencil_11_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_f1_cgra_stencil_11_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_f1_cgra_stencil_11_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_f1_cgra_stencil_11_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_f1_cgra_stencil_11_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_f1_cgra_stencil_11_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_f1_cgra_stencil_11_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_f1_cgra_stencil_11_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_f1_cgra_stencil_12_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_f1_cgra_stencil_12_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_f1_cgra_stencil_12_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_f1_cgra_stencil_12_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_f1_cgra_stencil_12_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_f1_cgra_stencil_12_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_f1_cgra_stencil_12_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_f1_cgra_stencil_12_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_f1_cgra_stencil_13_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_f1_cgra_stencil_13_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_f1_cgra_stencil_13_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_f1_cgra_stencil_13_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_f1_cgra_stencil_13_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_f1_cgra_stencil_13_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_f1_cgra_stencil_13_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_f1_cgra_stencil_13_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_f1_cgra_stencil_14_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_f1_cgra_stencil_14_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_f1_cgra_stencil_14_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_f1_cgra_stencil_14_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_f1_cgra_stencil_14_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_f1_cgra_stencil_14_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_f1_cgra_stencil_14_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_f1_cgra_stencil_14_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_f1_cgra_stencil_15_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_f1_cgra_stencil_15_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_f1_cgra_stencil_15_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_f1_cgra_stencil_15_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_f1_cgra_stencil_15_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_f1_cgra_stencil_15_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_f1_cgra_stencil_15_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_f1_cgra_stencil_15_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_f1_cgra_stencil_8_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_f1_cgra_stencil_8_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_f1_cgra_stencil_8_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_f1_cgra_stencil_8_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_f1_cgra_stencil_8_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_f1_cgra_stencil_8_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_f1_cgra_stencil_8_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_f1_cgra_stencil_8_read.7"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_f1_cgra_stencil_9_read.0"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_f1_cgra_stencil_9_read.1"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_f1_cgra_stencil_9_read.2"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_f1_cgra_stencil_9_read.3"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_f1_cgra_stencil_9_read.4"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_f1_cgra_stencil_9_read.5"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_f1_cgra_stencil_9_read.6"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_f1_cgra_stencil_9_read.7"],
          ["ub_input_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_input_cgra_stencil_1_write.0"],
          ["ub_input_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_input_cgra_stencil_2_write.0"],
          ["ub_input_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_input_cgra_stencil_3_write.0"],
          ["ub_input_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_input_cgra_stencil_4_write.0"],
          ["ub_input_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_input_cgra_stencil_5_write.0"],
          ["ub_input_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_input_cgra_stencil_6_write.0"],
          ["ub_input_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_input_cgra_stencil_7_write.0"],
          ["ub_input_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.clk_en"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.rst_n"],
          ["ub_input_cgra_stencil_BANK_1_clk_en_const.out","ub_input_cgra_stencil_BANK_1.clk_en"],
          ["ub_input_cgra_stencil_BANK_1_clk_en_const.out","ub_input_cgra_stencil_BANK_1.rst_n"],
          ["ub_input_cgra_stencil_BANK_2_clk_en_const.out","ub_input_cgra_stencil_BANK_2.clk_en"],
          ["ub_input_cgra_stencil_BANK_2_clk_en_const.out","ub_input_cgra_stencil_BANK_2.rst_n"],
          ["ub_input_cgra_stencil_BANK_3_clk_en_const.out","ub_input_cgra_stencil_BANK_3.clk_en"],
          ["ub_input_cgra_stencil_BANK_3_clk_en_const.out","ub_input_cgra_stencil_BANK_3.rst_n"],
          ["ub_input_cgra_stencil_BANK_4_clk_en_const.out","ub_input_cgra_stencil_BANK_4.clk_en"],
          ["ub_input_cgra_stencil_BANK_4_clk_en_const.out","ub_input_cgra_stencil_BANK_4.rst_n"],
          ["ub_input_cgra_stencil_BANK_5_clk_en_const.out","ub_input_cgra_stencil_BANK_5.clk_en"],
          ["ub_input_cgra_stencil_BANK_5_clk_en_const.out","ub_input_cgra_stencil_BANK_5.rst_n"],
          ["ub_input_cgra_stencil_BANK_6_clk_en_const.out","ub_input_cgra_stencil_BANK_6.clk_en"],
          ["ub_input_cgra_stencil_BANK_6_clk_en_const.out","ub_input_cgra_stencil_BANK_6.rst_n"],
          ["ub_input_cgra_stencil_BANK_7_clk_en_const.out","ub_input_cgra_stencil_BANK_7.clk_en"],
          ["ub_input_cgra_stencil_BANK_7_clk_en_const.out","ub_input_cgra_stencil_BANK_7.rst_n"]
        ]
      },
      "input_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_input_cgra_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_input_cgra_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_input_cgra_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_input_cgra_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_input_cgra_stencil_6_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_input_cgra_stencil_7_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_input_glb_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_glb_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_glb_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_glb_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_glb_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_glb_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_glb_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_1_209_U262":{
            "modref":"global.aff__U236"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_211_U142":{
            "modref":"global.aff__U116"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_2_207_U382":{
            "modref":"global.aff__U356"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_3_205_U502":{
            "modref":"global.aff__U476"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_4_203_U622":{
            "modref":"global.aff__U596"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_5_201_U742":{
            "modref":"global.aff__U716"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_6_199_U862":{
            "modref":"global.aff__U836"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_7_197_U982":{
            "modref":"global.aff__U956"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_194_U70":{
            "modref":"global.aff__U52"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_1_192_U190":{
            "modref":"global.aff__U172"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_2_190_U310":{
            "modref":"global.aff__U292"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_3_188_U430":{
            "modref":"global.aff__U412"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_4_186_U550":{
            "modref":"global.aff__U532"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_5_184_U670":{
            "modref":"global.aff__U652"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_6_182_U790":{
            "modref":"global.aff__U772"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_7_180_U910":{
            "modref":"global.aff__U892"
          },
          "chain_en_const_U143":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U263":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U383":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U503":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U623":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U743":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U863":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U983":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U115":{
            "modref":"global.affine_controller__U71",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U171":{
            "modref":"global.affine_controller__U144",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U235":{
            "modref":"global.affine_controller__U191",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U291":{
            "modref":"global.affine_controller__U264",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U355":{
            "modref":"global.affine_controller__U311",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U411":{
            "modref":"global.affine_controller__U384",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U475":{
            "modref":"global.affine_controller__U431",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U51":{
            "modref":"global.affine_controller__U24",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U531":{
            "modref":"global.affine_controller__U504",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U595":{
            "modref":"global.affine_controller__U551",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U651":{
            "modref":"global.affine_controller__U624",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U715":{
            "modref":"global.affine_controller__U671",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U771":{
            "modref":"global.affine_controller__U744",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U835":{
            "modref":"global.affine_controller__U791",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U891":{
            "modref":"global.affine_controller__U864",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U955":{
            "modref":"global.affine_controller__U911",
            "metadata":{"garnet_remove":true}
          },
          "input_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[7780],"cycle_stride":[1,20,180,2944,5888],"dimensionality":5,"extent":[16,9,8,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,30,900,14,210]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1,30,900],"dimensionality":3,"extent":[30,30,8],"write_data_starting_addr":[0],"write_data_stride":[1,30,900]}},"mode":"glb"}
          },
          "input_glb_stencil_BANK_1_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_1"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[7780],"cycle_stride":[1,20,180,2944,5888],"dimensionality":5,"extent":[16,9,8,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,30,900,14,210]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1,30,900],"dimensionality":3,"extent":[30,30,8],"write_data_starting_addr":[0],"write_data_stride":[1,30,900]}},"mode":"glb"}
          },
          "input_glb_stencil_BANK_2_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_2"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[7780],"cycle_stride":[1,20,180,2944,5888],"dimensionality":5,"extent":[16,9,8,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,30,900,14,210]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1,30,900],"dimensionality":3,"extent":[30,30,8],"write_data_starting_addr":[0],"write_data_stride":[1,30,900]}},"mode":"glb"}
          },
          "input_glb_stencil_BANK_3_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_3"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[7780],"cycle_stride":[1,20,180,2944,5888],"dimensionality":5,"extent":[16,9,8,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,30,900,14,210]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1,30,900],"dimensionality":3,"extent":[30,30,8],"write_data_starting_addr":[0],"write_data_stride":[1,30,900]}},"mode":"glb"}
          },
          "input_glb_stencil_BANK_4_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_4"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[7780],"cycle_stride":[1,20,180,2944,5888],"dimensionality":5,"extent":[16,9,8,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,30,900,14,210]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1,30,900],"dimensionality":3,"extent":[30,30,8],"write_data_starting_addr":[0],"write_data_stride":[1,30,900]}},"mode":"glb"}
          },
          "input_glb_stencil_BANK_5_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_5"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[7780],"cycle_stride":[1,20,180,2944,5888],"dimensionality":5,"extent":[16,9,8,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,30,900,14,210]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1,30,900],"dimensionality":3,"extent":[30,30,8],"write_data_starting_addr":[0],"write_data_stride":[1,30,900]}},"mode":"glb"}
          },
          "input_glb_stencil_BANK_6_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_6"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[7780],"cycle_stride":[1,20,180,2944,5888],"dimensionality":5,"extent":[16,9,8,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,30,900,14,210]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1,30,900],"dimensionality":3,"extent":[30,30,8],"write_data_starting_addr":[0],"write_data_stride":[1,30,900]}},"mode":"glb"}
          },
          "input_glb_stencil_BANK_7_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_7"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[7780],"cycle_stride":[1,20,180,2944,5888],"dimensionality":5,"extent":[16,9,8,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,30,900,14,210]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1,30,900],"dimensionality":3,"extent":[30,30,8],"write_data_starting_addr":[0],"write_data_stride":[1,30,900]}},"mode":"glb"}
          }
        },
        "connections":[
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_1_209_U262.clk"],
          ["ctrl__U235.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_1_209_U262.d"],
          ["input_glb_stencil_BANK_1_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_1_209_U262.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_211_U142.clk"],
          ["ctrl__U115.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_211_U142.d"],
          ["input_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_211_U142.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_2_207_U382.clk"],
          ["ctrl__U355.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_2_207_U382.d"],
          ["input_glb_stencil_BANK_2_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_2_207_U382.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_3_205_U502.clk"],
          ["ctrl__U475.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_3_205_U502.d"],
          ["input_glb_stencil_BANK_3_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_3_205_U502.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_4_203_U622.clk"],
          ["ctrl__U595.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_4_203_U622.d"],
          ["input_glb_stencil_BANK_4_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_4_203_U622.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_5_201_U742.clk"],
          ["ctrl__U715.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_5_201_U742.d"],
          ["input_glb_stencil_BANK_5_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_5_201_U742.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_6_199_U862.clk"],
          ["ctrl__U835.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_6_199_U862.d"],
          ["input_glb_stencil_BANK_6_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_6_199_U862.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_7_197_U982.clk"],
          ["ctrl__U955.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_7_197_U982.d"],
          ["input_glb_stencil_BANK_7_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_7_197_U982.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_194_U70.clk"],
          ["ctrl__U51.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_194_U70.d"],
          ["input_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_194_U70.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_1_192_U190.clk"],
          ["ctrl__U171.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_1_192_U190.d"],
          ["input_glb_stencil_BANK_1_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_1_192_U190.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_2_190_U310.clk"],
          ["ctrl__U291.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_2_190_U310.d"],
          ["input_glb_stencil_BANK_2_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_2_190_U310.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_3_188_U430.clk"],
          ["ctrl__U411.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_3_188_U430.d"],
          ["input_glb_stencil_BANK_3_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_3_188_U430.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_4_186_U550.clk"],
          ["ctrl__U531.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_4_186_U550.d"],
          ["input_glb_stencil_BANK_4_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_4_186_U550.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_5_184_U670.clk"],
          ["ctrl__U651.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_5_184_U670.d"],
          ["input_glb_stencil_BANK_5_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_5_184_U670.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_6_182_U790.clk"],
          ["ctrl__U771.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_6_182_U790.d"],
          ["input_glb_stencil_BANK_6_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_6_182_U790.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_7_180_U910.clk"],
          ["ctrl__U891.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_7_180_U910.d"],
          ["input_glb_stencil_BANK_7_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_7_180_U910.out"],
          ["input_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U143.out"],
          ["input_glb_stencil_BANK_1_ubuf.chain_chain_en","chain_en_const_U263.out"],
          ["input_glb_stencil_BANK_2_ubuf.chain_chain_en","chain_en_const_U383.out"],
          ["input_glb_stencil_BANK_3_ubuf.chain_chain_en","chain_en_const_U503.out"],
          ["input_glb_stencil_BANK_4_ubuf.chain_chain_en","chain_en_const_U623.out"],
          ["input_glb_stencil_BANK_5_ubuf.chain_chain_en","chain_en_const_U743.out"],
          ["input_glb_stencil_BANK_6_ubuf.chain_chain_en","chain_en_const_U863.out"],
          ["input_glb_stencil_BANK_7_ubuf.chain_chain_en","chain_en_const_U983.out"],
          ["self.clk","ctrl__U115.clk"],
          ["self.reset","ctrl__U115.rst_n"],
          ["input_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U115.valid"],
          ["self.clk","ctrl__U171.clk"],
          ["self.reset","ctrl__U171.rst_n"],
          ["input_glb_stencil_BANK_1_ubuf.wen_0","ctrl__U171.valid"],
          ["self.clk","ctrl__U235.clk"],
          ["self.reset","ctrl__U235.rst_n"],
          ["input_glb_stencil_BANK_1_ubuf.ren_0","ctrl__U235.valid"],
          ["self.clk","ctrl__U291.clk"],
          ["self.reset","ctrl__U291.rst_n"],
          ["input_glb_stencil_BANK_2_ubuf.wen_0","ctrl__U291.valid"],
          ["self.clk","ctrl__U355.clk"],
          ["self.reset","ctrl__U355.rst_n"],
          ["input_glb_stencil_BANK_2_ubuf.ren_0","ctrl__U355.valid"],
          ["self.clk","ctrl__U411.clk"],
          ["self.reset","ctrl__U411.rst_n"],
          ["input_glb_stencil_BANK_3_ubuf.wen_0","ctrl__U411.valid"],
          ["self.clk","ctrl__U475.clk"],
          ["self.reset","ctrl__U475.rst_n"],
          ["input_glb_stencil_BANK_3_ubuf.ren_0","ctrl__U475.valid"],
          ["self.clk","ctrl__U51.clk"],
          ["self.reset","ctrl__U51.rst_n"],
          ["input_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U51.valid"],
          ["self.clk","ctrl__U531.clk"],
          ["self.reset","ctrl__U531.rst_n"],
          ["input_glb_stencil_BANK_4_ubuf.wen_0","ctrl__U531.valid"],
          ["self.clk","ctrl__U595.clk"],
          ["self.reset","ctrl__U595.rst_n"],
          ["input_glb_stencil_BANK_4_ubuf.ren_0","ctrl__U595.valid"],
          ["self.clk","ctrl__U651.clk"],
          ["self.reset","ctrl__U651.rst_n"],
          ["input_glb_stencil_BANK_5_ubuf.wen_0","ctrl__U651.valid"],
          ["self.clk","ctrl__U715.clk"],
          ["self.reset","ctrl__U715.rst_n"],
          ["input_glb_stencil_BANK_5_ubuf.ren_0","ctrl__U715.valid"],
          ["self.clk","ctrl__U771.clk"],
          ["self.reset","ctrl__U771.rst_n"],
          ["input_glb_stencil_BANK_6_ubuf.wen_0","ctrl__U771.valid"],
          ["self.clk","ctrl__U835.clk"],
          ["self.reset","ctrl__U835.rst_n"],
          ["input_glb_stencil_BANK_6_ubuf.ren_0","ctrl__U835.valid"],
          ["self.clk","ctrl__U891.clk"],
          ["self.reset","ctrl__U891.rst_n"],
          ["input_glb_stencil_BANK_7_ubuf.wen_0","ctrl__U891.valid"],
          ["self.clk","ctrl__U955.clk"],
          ["self.reset","ctrl__U955.rst_n"],
          ["input_glb_stencil_BANK_7_ubuf.ren_0","ctrl__U955.valid"],
          ["self.clk","input_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_write.0","input_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_read.0","input_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_0_ubuf.rst_n"],
          ["self.clk","input_glb_stencil_BANK_1_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_1_write.0","input_glb_stencil_BANK_1_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_1_read.0","input_glb_stencil_BANK_1_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_1_ubuf.rst_n"],
          ["self.clk","input_glb_stencil_BANK_2_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_2_write.0","input_glb_stencil_BANK_2_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_2_read.0","input_glb_stencil_BANK_2_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_2_ubuf.rst_n"],
          ["self.clk","input_glb_stencil_BANK_3_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_3_write.0","input_glb_stencil_BANK_3_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_3_read.0","input_glb_stencil_BANK_3_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_3_ubuf.rst_n"],
          ["self.clk","input_glb_stencil_BANK_4_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_4_write.0","input_glb_stencil_BANK_4_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_4_read.0","input_glb_stencil_BANK_4_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_4_ubuf.rst_n"],
          ["self.clk","input_glb_stencil_BANK_5_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_5_write.0","input_glb_stencil_BANK_5_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_5_read.0","input_glb_stencil_BANK_5_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_5_ubuf.rst_n"],
          ["self.clk","input_glb_stencil_BANK_6_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_6_write.0","input_glb_stencil_BANK_6_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_6_read.0","input_glb_stencil_BANK_6_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_6_ubuf.rst_n"],
          ["self.clk","input_glb_stencil_BANK_7_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_7_write.0","input_glb_stencil_BANK_7_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_7_read.0","input_glb_stencil_BANK_7_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_7_ubuf.rst_n"]
        ]
      },
      "kernel1_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f1_cgra_1_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_1_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_1_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_1_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_1_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_1_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_1_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_1_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_1_stencil_9_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel1_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel1_cgra_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_kernel1_cgra_stencil_BANK_0":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U984"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7200],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_1":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U985"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7208],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_10":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U994"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7217],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_11":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U995"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7225],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_12":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U996"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7233],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_12_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_13":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U997"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7241],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_14":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U998"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7249],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_14_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_15":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U999"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7257],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_15_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_16":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1000"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7202],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_16_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_17":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1001"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7210],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_17_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_18":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1002"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7218],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_18_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_19":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1003"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7226],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_19_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_2":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U986"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7216],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_20":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1004"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7234],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_20_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_21":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1005"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7242],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_21_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_22":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1006"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7250],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_22_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_23":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1007"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7258],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_23_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_24":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1008"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7203],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_24_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_25":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1009"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7211],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_25_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_26":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1010"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7219],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_26_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_27":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1011"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7227],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_27_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_28":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1012"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7235],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_28_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_29":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1013"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7243],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_29_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_3":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U987"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7224],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_30":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1014"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7251],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_30_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_31":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1015"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7259],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_31_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_32":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1016"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7204],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_32_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_33":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1017"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7212],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_33_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_34":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1018"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7220],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_34_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_35":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1019"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7228],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_35_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_36":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1020"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7236],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_36_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_37":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1021"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7244],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_37_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_38":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1022"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7252],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_38_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_39":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1023"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7260],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_39_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_4":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U988"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7232],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_40":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1024"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7205],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_40_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_41":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1025"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7213],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_41_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_42":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1026"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7221],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_42_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_43":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1027"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7229],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_43_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_44":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1028"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7237],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_44_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_45":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1029"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7245],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_45_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_46":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1030"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7253],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_46_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_47":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1031"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7261],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_47_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_48":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1032"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7206],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_48_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_49":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1033"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7214],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_49_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_5":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U989"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7240],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_50":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1034"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7222],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_50_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_51":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1035"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7230],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_51_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_52":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1036"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7238],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_52_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_53":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1037"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7246],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_53_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_54":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1038"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7254],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_54_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_55":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1039"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7262],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_55_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_56":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1040"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7207],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_56_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_57":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1041"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7215],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_57_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_58":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1042"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7223],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_58_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_59":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1043"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7231],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_59_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_6":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U990"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7248],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_60":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1044"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7239],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_60_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_61":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1045"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7247],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_61_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_62":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1046"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7255],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_62_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_63":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1047"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7263],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_63_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_7":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U991"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7256],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_8":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U992"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7201],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel1_cgra_stencil_BANK_9":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U993"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7209],"cycle_stride":[64,192],"dimensionality":2,"extent":[3,3],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"regfile2out_0":{"cycle_starting_addr":[10370],"cycle_stride":[1,112,2944],"dimensionality":3,"extent":[112,9,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel1_cgra_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_kernel1_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_10.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_11.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_12.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_13.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_14.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_15.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_16.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_17.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_18.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_19.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_20.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_21.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_22.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_23.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_24.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_25.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_26.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_27.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_28.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_29.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_30.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_31.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_32.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_33.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_34.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_35.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_36.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_37.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_38.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_39.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_40.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_41.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_42.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_43.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_44.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_45.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_46.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_47.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_48.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_49.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_50.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_51.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_52.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_53.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_54.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_55.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_56.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_57.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_58.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_59.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_60.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_61.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_62.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_63.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_8.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_9.clk","self.clk"],
          ["ub_kernel1_cgra_stencil_BANK_2.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_10_read.0"],
          ["ub_kernel1_cgra_stencil_BANK_10.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_10_read.1"],
          ["ub_kernel1_cgra_stencil_BANK_18.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_10_read.2"],
          ["ub_kernel1_cgra_stencil_BANK_26.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_10_read.3"],
          ["ub_kernel1_cgra_stencil_BANK_34.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_10_read.4"],
          ["ub_kernel1_cgra_stencil_BANK_42.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_10_read.5"],
          ["ub_kernel1_cgra_stencil_BANK_58.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_10_read.6"],
          ["ub_kernel1_cgra_stencil_BANK_50.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_10_read.7"],
          ["ub_kernel1_cgra_stencil_BANK_3.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_11_read.0"],
          ["ub_kernel1_cgra_stencil_BANK_11.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_11_read.1"],
          ["ub_kernel1_cgra_stencil_BANK_19.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_11_read.2"],
          ["ub_kernel1_cgra_stencil_BANK_27.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_11_read.3"],
          ["ub_kernel1_cgra_stencil_BANK_35.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_11_read.4"],
          ["ub_kernel1_cgra_stencil_BANK_43.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_11_read.5"],
          ["ub_kernel1_cgra_stencil_BANK_59.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_11_read.6"],
          ["ub_kernel1_cgra_stencil_BANK_51.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_11_read.7"],
          ["ub_kernel1_cgra_stencil_BANK_4.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_12_read.0"],
          ["ub_kernel1_cgra_stencil_BANK_12.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_12_read.1"],
          ["ub_kernel1_cgra_stencil_BANK_20.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_12_read.2"],
          ["ub_kernel1_cgra_stencil_BANK_28.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_12_read.3"],
          ["ub_kernel1_cgra_stencil_BANK_36.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_12_read.4"],
          ["ub_kernel1_cgra_stencil_BANK_44.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_12_read.5"],
          ["ub_kernel1_cgra_stencil_BANK_60.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_12_read.6"],
          ["ub_kernel1_cgra_stencil_BANK_52.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_12_read.7"],
          ["ub_kernel1_cgra_stencil_BANK_5.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_13_read.0"],
          ["ub_kernel1_cgra_stencil_BANK_13.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_13_read.1"],
          ["ub_kernel1_cgra_stencil_BANK_21.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_13_read.2"],
          ["ub_kernel1_cgra_stencil_BANK_29.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_13_read.3"],
          ["ub_kernel1_cgra_stencil_BANK_37.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_13_read.4"],
          ["ub_kernel1_cgra_stencil_BANK_45.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_13_read.5"],
          ["ub_kernel1_cgra_stencil_BANK_61.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_13_read.6"],
          ["ub_kernel1_cgra_stencil_BANK_53.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_13_read.7"],
          ["ub_kernel1_cgra_stencil_BANK_6.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_14_read.0"],
          ["ub_kernel1_cgra_stencil_BANK_14.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_14_read.1"],
          ["ub_kernel1_cgra_stencil_BANK_22.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_14_read.2"],
          ["ub_kernel1_cgra_stencil_BANK_30.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_14_read.3"],
          ["ub_kernel1_cgra_stencil_BANK_38.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_14_read.4"],
          ["ub_kernel1_cgra_stencil_BANK_46.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_14_read.5"],
          ["ub_kernel1_cgra_stencil_BANK_62.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_14_read.6"],
          ["ub_kernel1_cgra_stencil_BANK_54.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_14_read.7"],
          ["ub_kernel1_cgra_stencil_BANK_7.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_15_read.0"],
          ["ub_kernel1_cgra_stencil_BANK_15.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_15_read.1"],
          ["ub_kernel1_cgra_stencil_BANK_23.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_15_read.2"],
          ["ub_kernel1_cgra_stencil_BANK_31.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_15_read.3"],
          ["ub_kernel1_cgra_stencil_BANK_39.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_15_read.4"],
          ["ub_kernel1_cgra_stencil_BANK_47.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_15_read.5"],
          ["ub_kernel1_cgra_stencil_BANK_63.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_15_read.6"],
          ["ub_kernel1_cgra_stencil_BANK_55.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_15_read.7"],
          ["ub_kernel1_cgra_stencil_BANK_0.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_8_read.0"],
          ["ub_kernel1_cgra_stencil_BANK_8.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_8_read.1"],
          ["ub_kernel1_cgra_stencil_BANK_16.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_8_read.2"],
          ["ub_kernel1_cgra_stencil_BANK_24.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_8_read.3"],
          ["ub_kernel1_cgra_stencil_BANK_32.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_8_read.4"],
          ["ub_kernel1_cgra_stencil_BANK_40.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_8_read.5"],
          ["ub_kernel1_cgra_stencil_BANK_56.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_8_read.6"],
          ["ub_kernel1_cgra_stencil_BANK_48.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_8_read.7"],
          ["ub_kernel1_cgra_stencil_BANK_9.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_9_read.0"],
          ["ub_kernel1_cgra_stencil_BANK_17.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_9_read.1"],
          ["ub_kernel1_cgra_stencil_BANK_25.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_9_read.2"],
          ["ub_kernel1_cgra_stencil_BANK_33.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_9_read.3"],
          ["ub_kernel1_cgra_stencil_BANK_41.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_9_read.4"],
          ["ub_kernel1_cgra_stencil_BANK_57.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_9_read.5"],
          ["ub_kernel1_cgra_stencil_BANK_49.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_9_read.6"],
          ["ub_kernel1_cgra_stencil_BANK_1.data_out_pond_0","self.op_hcompute_f1_cgra_1_stencil_9_read.7"],
          ["ub_kernel1_cgra_stencil_BANK_0.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_1.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_10.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_11.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_12.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_13.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_14.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_15.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_16.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_17.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_18.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_19.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_2.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_20.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_21.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_22.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_23.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_24.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_25.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_26.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_27.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_28.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_29.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_3.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_30.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_31.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_32.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_33.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_34.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_35.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_36.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_37.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_38.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_39.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_4.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_40.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_41.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_42.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_43.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_44.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_45.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_46.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_47.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_48.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_49.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_5.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_50.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_51.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_52.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_53.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_54.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_55.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_56.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_57.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_58.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_59.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_6.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_60.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_61.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_62.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_63.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_7.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_8.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_9.data_in_pond_0","self.op_hcompute_kernel1_cgra_stencil_write.0"],
          ["ub_kernel1_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_10.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_11.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_12.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_13.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_14.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_15.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_16.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_17.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_18.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_19.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_20.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_21.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_22.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_23.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_24.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_25.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_26.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_27.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_28.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_29.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_30.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_31.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_32.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_33.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_34.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_35.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_36.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_37.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_38.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_39.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_40.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_41.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_42.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_43.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_44.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_45.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_46.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_47.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_48.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_49.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_50.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_51.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_52.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_53.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_54.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_55.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_56.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_57.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_58.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_59.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_60.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_61.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_62.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_63.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_8.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_9.flush","self.reset"],
          ["ub_kernel1_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_0.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_0.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_1.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_1.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_10.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_10.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_11.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_11.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_12.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_12.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_13.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_13.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_14.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_14.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_15.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_15.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_16.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_16.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_17.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_17.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_18.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_18.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_19.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_19.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_2.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_2.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_20.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_20.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_21.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_21.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_22.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_22.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_23.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_23.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_24.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_24.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_25.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_25.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_26.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_26.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_27.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_27.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_28.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_28.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_29.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_29.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_3.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_3.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_30.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_30.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_31.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_31.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_32.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_32.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_33.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_33.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_34.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_34.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_35.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_35.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_36.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_36.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_37.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_37.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_38.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_38.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_39.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_39.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_4.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_4.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_40.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_40.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_41.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_41.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_42.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_42.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_43.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_43.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_44.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_44.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_45.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_45.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_46.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_46.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_47.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_47.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_48.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_48.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_49.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_49.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_5.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_5.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_50.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_50.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_51.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_51.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_52.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_52.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_53.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_53.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_54.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_54.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_55.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_55.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_56.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_56.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_57.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_57.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_58.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_58.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_59.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_59.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_6.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_6.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_60.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_60.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_61.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_61.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_62.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_62.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_63.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_63.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_7.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_7.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_8.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_8.rst_n"],
          ["ub_kernel1_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_9.clk_en"],
          ["ub_kernel1_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel1_cgra_stencil_BANK_9.rst_n"]
        ]
      },
      "kernel1_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel1_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel1_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel1_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel1_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_kernel1_glb_stencil_op_hcompute_kernel1_cgra_stencil_179_U1165":{
            "modref":"global.aff__U1143"
          },
          "addrgen_kernel1_glb_stencil_op_hcompute_kernel1_glb_stencil_176_U1106":{
            "modref":"global.aff__U1084"
          },
          "chain_en_const_U1166":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U1083":{
            "modref":"global.affine_controller__U1048",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1142":{
            "modref":"global.affine_controller__U1107",
            "metadata":{"garnet_remove":true}
          },
          "kernel1_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","kernel1_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[7200],"cycle_stride":[1,8,64,192],"dimensionality":4,"extent":[8,8,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,64,192]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1,8,64,192],"dimensionality":4,"extent":[8,8,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,8,64,192]}},"mode":"glb"}
          }
        },
        "connections":[
          ["self.clk","addrgen_kernel1_glb_stencil_op_hcompute_kernel1_cgra_stencil_179_U1165.clk"],
          ["ctrl__U1142.d","addrgen_kernel1_glb_stencil_op_hcompute_kernel1_cgra_stencil_179_U1165.d"],
          ["kernel1_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_kernel1_glb_stencil_op_hcompute_kernel1_cgra_stencil_179_U1165.out"],
          ["self.clk","addrgen_kernel1_glb_stencil_op_hcompute_kernel1_glb_stencil_176_U1106.clk"],
          ["ctrl__U1083.d","addrgen_kernel1_glb_stencil_op_hcompute_kernel1_glb_stencil_176_U1106.d"],
          ["kernel1_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_kernel1_glb_stencil_op_hcompute_kernel1_glb_stencil_176_U1106.out"],
          ["kernel1_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U1166.out"],
          ["self.clk","ctrl__U1083.clk"],
          ["self.reset","ctrl__U1083.rst_n"],
          ["kernel1_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U1083.valid"],
          ["self.clk","ctrl__U1142.clk"],
          ["self.reset","ctrl__U1142.rst_n"],
          ["kernel1_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U1142.valid"],
          ["self.clk","kernel1_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_kernel1_glb_stencil_write.0","kernel1_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_kernel1_cgra_stencil_read.0","kernel1_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","kernel1_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      },
      "kernel2_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel2_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel2_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_kernel2_cgra_stencil_BANK_0":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1167"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7200],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_1":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1168"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7208],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_10":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1177"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7217],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_11":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1178"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7225],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_12":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1179"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7233],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_12_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_13":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1180"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7241],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_14":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1181"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7249],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_14_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_15":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1182"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7257],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_15_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_16":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1183"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7202],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_16_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_17":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1184"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7210],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_17_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_18":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1185"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7218],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_18_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_19":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1186"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7226],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_19_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_2":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1169"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7216],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_20":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1187"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7234],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_20_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_21":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1188"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7242],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_21_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_22":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1189"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7250],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_22_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_23":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1190"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7258],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_23_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_24":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1191"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7203],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_24_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_25":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1192"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7211],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_25_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_26":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1193"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7219],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_26_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_27":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1194"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7227],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_27_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_28":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1195"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7235],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_28_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_29":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1196"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7243],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_29_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_3":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1170"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7224],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_30":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1197"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7251],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_30_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_31":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1198"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7259],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_31_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_32":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1199"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7204],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_32_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_33":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1200"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7212],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_33_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_34":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1201"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7220],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_34_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_35":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1202"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7228],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_35_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_36":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1203"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7236],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_36_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_37":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1204"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7244],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_37_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_38":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1205"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7252],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_38_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_39":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1206"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7260],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_39_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_4":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1171"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7232],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_40":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1207"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7205],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_40_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_41":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1208"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7213],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_41_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_42":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1209"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7221],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_42_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_43":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1210"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7229],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_43_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_44":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1211"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7237],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_44_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_45":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1212"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7245],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_45_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_46":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1213"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7253],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_46_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_47":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1214"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7261],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_47_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_48":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1215"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7206],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_48_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_49":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1216"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7214],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_49_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_5":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1172"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7240],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_50":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1217"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7222],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_50_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_51":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1218"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7230],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_51_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_52":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1219"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7238],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_52_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_53":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1220"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7246],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_53_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_54":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1221"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7254],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_54_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_55":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1222"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7262],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_55_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_56":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1223"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7207],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_56_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_57":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1224"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7215],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_57_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_58":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1225"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7223],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_58_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_59":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1226"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7231],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_59_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_6":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1173"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7248],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_60":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1227"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7239],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_60_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_61":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1228"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7247],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_61_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_62":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1229"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7255],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_62_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_63":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1230"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7263],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_63_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_7":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1174"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7256],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_8":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1175"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7201],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel2_cgra_stencil_BANK_9":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1176"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7209],"cycle_stride":[64],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,2944],"dimensionality":3,"extent":[8,364,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"pond"}
          },
          "ub_kernel2_cgra_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_kernel2_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_10.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_11.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_12.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_13.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_14.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_15.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_16.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_17.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_18.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_19.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_20.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_21.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_22.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_23.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_24.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_25.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_26.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_27.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_28.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_29.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_30.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_31.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_32.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_33.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_34.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_35.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_36.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_37.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_38.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_39.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_40.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_41.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_42.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_43.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_44.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_45.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_46.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_47.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_48.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_49.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_50.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_51.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_52.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_53.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_54.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_55.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_56.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_57.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_58.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_59.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_60.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_61.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_62.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_63.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_8.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_9.clk","self.clk"],
          ["ub_kernel2_cgra_stencil_BANK_0.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_1.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_10.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_11.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_12.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_13.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_14.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_15.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_16.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_17.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_18.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_19.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_2.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_20.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_21.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_22.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_23.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_24.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_25.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_26.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_27.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_28.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_29.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_3.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_30.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_31.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_32.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_33.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_34.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_35.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_36.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_37.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_38.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_39.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_4.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_40.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_41.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_42.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_43.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_44.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_45.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_46.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_47.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_48.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_49.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_5.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_50.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_51.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_52.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_53.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_54.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_55.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_56.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_57.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_58.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_59.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_6.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_60.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_61.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_62.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_63.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_7.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_8.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_9.data_in_pond_0","self.op_hcompute_kernel2_cgra_stencil_write.0"],
          ["ub_kernel2_cgra_stencil_BANK_2.data_out_pond_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_kernel2_cgra_stencil_BANK_10.data_out_pond_0","self.op_hcompute_output_cgra_stencil_10_read.1"],
          ["ub_kernel2_cgra_stencil_BANK_18.data_out_pond_0","self.op_hcompute_output_cgra_stencil_10_read.2"],
          ["ub_kernel2_cgra_stencil_BANK_26.data_out_pond_0","self.op_hcompute_output_cgra_stencil_10_read.3"],
          ["ub_kernel2_cgra_stencil_BANK_34.data_out_pond_0","self.op_hcompute_output_cgra_stencil_10_read.4"],
          ["ub_kernel2_cgra_stencil_BANK_42.data_out_pond_0","self.op_hcompute_output_cgra_stencil_10_read.5"],
          ["ub_kernel2_cgra_stencil_BANK_58.data_out_pond_0","self.op_hcompute_output_cgra_stencil_10_read.6"],
          ["ub_kernel2_cgra_stencil_BANK_50.data_out_pond_0","self.op_hcompute_output_cgra_stencil_10_read.7"],
          ["ub_kernel2_cgra_stencil_BANK_3.data_out_pond_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_kernel2_cgra_stencil_BANK_11.data_out_pond_0","self.op_hcompute_output_cgra_stencil_11_read.1"],
          ["ub_kernel2_cgra_stencil_BANK_19.data_out_pond_0","self.op_hcompute_output_cgra_stencil_11_read.2"],
          ["ub_kernel2_cgra_stencil_BANK_27.data_out_pond_0","self.op_hcompute_output_cgra_stencil_11_read.3"],
          ["ub_kernel2_cgra_stencil_BANK_35.data_out_pond_0","self.op_hcompute_output_cgra_stencil_11_read.4"],
          ["ub_kernel2_cgra_stencil_BANK_43.data_out_pond_0","self.op_hcompute_output_cgra_stencil_11_read.5"],
          ["ub_kernel2_cgra_stencil_BANK_59.data_out_pond_0","self.op_hcompute_output_cgra_stencil_11_read.6"],
          ["ub_kernel2_cgra_stencil_BANK_51.data_out_pond_0","self.op_hcompute_output_cgra_stencil_11_read.7"],
          ["ub_kernel2_cgra_stencil_BANK_4.data_out_pond_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_kernel2_cgra_stencil_BANK_12.data_out_pond_0","self.op_hcompute_output_cgra_stencil_12_read.1"],
          ["ub_kernel2_cgra_stencil_BANK_20.data_out_pond_0","self.op_hcompute_output_cgra_stencil_12_read.2"],
          ["ub_kernel2_cgra_stencil_BANK_28.data_out_pond_0","self.op_hcompute_output_cgra_stencil_12_read.3"],
          ["ub_kernel2_cgra_stencil_BANK_36.data_out_pond_0","self.op_hcompute_output_cgra_stencil_12_read.4"],
          ["ub_kernel2_cgra_stencil_BANK_44.data_out_pond_0","self.op_hcompute_output_cgra_stencil_12_read.5"],
          ["ub_kernel2_cgra_stencil_BANK_60.data_out_pond_0","self.op_hcompute_output_cgra_stencil_12_read.6"],
          ["ub_kernel2_cgra_stencil_BANK_52.data_out_pond_0","self.op_hcompute_output_cgra_stencil_12_read.7"],
          ["ub_kernel2_cgra_stencil_BANK_5.data_out_pond_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_kernel2_cgra_stencil_BANK_13.data_out_pond_0","self.op_hcompute_output_cgra_stencil_13_read.1"],
          ["ub_kernel2_cgra_stencil_BANK_21.data_out_pond_0","self.op_hcompute_output_cgra_stencil_13_read.2"],
          ["ub_kernel2_cgra_stencil_BANK_29.data_out_pond_0","self.op_hcompute_output_cgra_stencil_13_read.3"],
          ["ub_kernel2_cgra_stencil_BANK_37.data_out_pond_0","self.op_hcompute_output_cgra_stencil_13_read.4"],
          ["ub_kernel2_cgra_stencil_BANK_45.data_out_pond_0","self.op_hcompute_output_cgra_stencil_13_read.5"],
          ["ub_kernel2_cgra_stencil_BANK_61.data_out_pond_0","self.op_hcompute_output_cgra_stencil_13_read.6"],
          ["ub_kernel2_cgra_stencil_BANK_53.data_out_pond_0","self.op_hcompute_output_cgra_stencil_13_read.7"],
          ["ub_kernel2_cgra_stencil_BANK_6.data_out_pond_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_kernel2_cgra_stencil_BANK_14.data_out_pond_0","self.op_hcompute_output_cgra_stencil_14_read.1"],
          ["ub_kernel2_cgra_stencil_BANK_22.data_out_pond_0","self.op_hcompute_output_cgra_stencil_14_read.2"],
          ["ub_kernel2_cgra_stencil_BANK_30.data_out_pond_0","self.op_hcompute_output_cgra_stencil_14_read.3"],
          ["ub_kernel2_cgra_stencil_BANK_38.data_out_pond_0","self.op_hcompute_output_cgra_stencil_14_read.4"],
          ["ub_kernel2_cgra_stencil_BANK_46.data_out_pond_0","self.op_hcompute_output_cgra_stencil_14_read.5"],
          ["ub_kernel2_cgra_stencil_BANK_62.data_out_pond_0","self.op_hcompute_output_cgra_stencil_14_read.6"],
          ["ub_kernel2_cgra_stencil_BANK_54.data_out_pond_0","self.op_hcompute_output_cgra_stencil_14_read.7"],
          ["ub_kernel2_cgra_stencil_BANK_7.data_out_pond_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_kernel2_cgra_stencil_BANK_15.data_out_pond_0","self.op_hcompute_output_cgra_stencil_15_read.1"],
          ["ub_kernel2_cgra_stencil_BANK_23.data_out_pond_0","self.op_hcompute_output_cgra_stencil_15_read.2"],
          ["ub_kernel2_cgra_stencil_BANK_31.data_out_pond_0","self.op_hcompute_output_cgra_stencil_15_read.3"],
          ["ub_kernel2_cgra_stencil_BANK_39.data_out_pond_0","self.op_hcompute_output_cgra_stencil_15_read.4"],
          ["ub_kernel2_cgra_stencil_BANK_47.data_out_pond_0","self.op_hcompute_output_cgra_stencil_15_read.5"],
          ["ub_kernel2_cgra_stencil_BANK_63.data_out_pond_0","self.op_hcompute_output_cgra_stencil_15_read.6"],
          ["ub_kernel2_cgra_stencil_BANK_55.data_out_pond_0","self.op_hcompute_output_cgra_stencil_15_read.7"],
          ["ub_kernel2_cgra_stencil_BANK_0.data_out_pond_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_kernel2_cgra_stencil_BANK_8.data_out_pond_0","self.op_hcompute_output_cgra_stencil_8_read.1"],
          ["ub_kernel2_cgra_stencil_BANK_16.data_out_pond_0","self.op_hcompute_output_cgra_stencil_8_read.2"],
          ["ub_kernel2_cgra_stencil_BANK_24.data_out_pond_0","self.op_hcompute_output_cgra_stencil_8_read.3"],
          ["ub_kernel2_cgra_stencil_BANK_32.data_out_pond_0","self.op_hcompute_output_cgra_stencil_8_read.4"],
          ["ub_kernel2_cgra_stencil_BANK_40.data_out_pond_0","self.op_hcompute_output_cgra_stencil_8_read.5"],
          ["ub_kernel2_cgra_stencil_BANK_56.data_out_pond_0","self.op_hcompute_output_cgra_stencil_8_read.6"],
          ["ub_kernel2_cgra_stencil_BANK_48.data_out_pond_0","self.op_hcompute_output_cgra_stencil_8_read.7"],
          ["ub_kernel2_cgra_stencil_BANK_9.data_out_pond_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_kernel2_cgra_stencil_BANK_17.data_out_pond_0","self.op_hcompute_output_cgra_stencil_9_read.1"],
          ["ub_kernel2_cgra_stencil_BANK_25.data_out_pond_0","self.op_hcompute_output_cgra_stencil_9_read.2"],
          ["ub_kernel2_cgra_stencil_BANK_33.data_out_pond_0","self.op_hcompute_output_cgra_stencil_9_read.3"],
          ["ub_kernel2_cgra_stencil_BANK_41.data_out_pond_0","self.op_hcompute_output_cgra_stencil_9_read.4"],
          ["ub_kernel2_cgra_stencil_BANK_57.data_out_pond_0","self.op_hcompute_output_cgra_stencil_9_read.5"],
          ["ub_kernel2_cgra_stencil_BANK_49.data_out_pond_0","self.op_hcompute_output_cgra_stencil_9_read.6"],
          ["ub_kernel2_cgra_stencil_BANK_1.data_out_pond_0","self.op_hcompute_output_cgra_stencil_9_read.7"],
          ["ub_kernel2_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_10.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_11.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_12.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_13.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_14.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_15.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_16.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_17.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_18.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_19.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_20.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_21.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_22.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_23.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_24.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_25.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_26.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_27.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_28.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_29.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_30.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_31.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_32.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_33.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_34.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_35.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_36.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_37.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_38.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_39.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_40.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_41.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_42.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_43.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_44.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_45.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_46.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_47.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_48.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_49.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_50.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_51.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_52.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_53.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_54.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_55.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_56.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_57.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_58.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_59.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_60.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_61.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_62.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_63.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_8.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_9.flush","self.reset"],
          ["ub_kernel2_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_0.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_0.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_1.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_1.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_10.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_10.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_11.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_11.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_12.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_12.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_13.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_13.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_14.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_14.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_15.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_15.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_16.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_16.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_17.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_17.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_18.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_18.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_19.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_19.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_2.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_2.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_20.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_20.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_21.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_21.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_22.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_22.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_23.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_23.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_24.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_24.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_25.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_25.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_26.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_26.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_27.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_27.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_28.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_28.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_29.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_29.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_3.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_3.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_30.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_30.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_31.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_31.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_32.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_32.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_33.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_33.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_34.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_34.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_35.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_35.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_36.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_36.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_37.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_37.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_38.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_38.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_39.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_39.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_4.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_4.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_40.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_40.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_41.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_41.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_42.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_42.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_43.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_43.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_44.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_44.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_45.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_45.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_46.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_46.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_47.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_47.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_48.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_48.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_49.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_49.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_5.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_5.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_50.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_50.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_51.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_51.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_52.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_52.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_53.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_53.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_54.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_54.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_55.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_55.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_56.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_56.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_57.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_57.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_58.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_58.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_59.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_59.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_6.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_6.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_60.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_60.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_61.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_61.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_62.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_62.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_63.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_63.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_7.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_7.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_8.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_8.rst_n"],
          ["ub_kernel2_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_9.clk_en"],
          ["ub_kernel2_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel2_cgra_stencil_BANK_9.rst_n"]
        ]
      },
      "kernel2_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel2_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel2_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel2_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel2_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_kernel2_glb_stencil_op_hcompute_kernel2_cgra_stencil_175_U1302":{
            "modref":"global.aff__U1288"
          },
          "addrgen_kernel2_glb_stencil_op_hcompute_kernel2_glb_stencil_172_U1266":{
            "modref":"global.aff__U1252"
          },
          "chain_en_const_U1303":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U1251":{
            "modref":"global.affine_controller__U1231",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1287":{
            "modref":"global.affine_controller__U1267",
            "metadata":{"garnet_remove":true}
          },
          "kernel2_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","kernel2_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[7200],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,64],"read_data_starting_addr":[0],"read_data_stride":[1,8]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,64],"write_data_starting_addr":[0],"write_data_stride":[1,8]}},"mode":"glb"}
          }
        },
        "connections":[
          ["self.clk","addrgen_kernel2_glb_stencil_op_hcompute_kernel2_cgra_stencil_175_U1302.clk"],
          ["ctrl__U1287.d","addrgen_kernel2_glb_stencil_op_hcompute_kernel2_cgra_stencil_175_U1302.d"],
          ["kernel2_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_kernel2_glb_stencil_op_hcompute_kernel2_cgra_stencil_175_U1302.out"],
          ["self.clk","addrgen_kernel2_glb_stencil_op_hcompute_kernel2_glb_stencil_172_U1266.clk"],
          ["ctrl__U1251.d","addrgen_kernel2_glb_stencil_op_hcompute_kernel2_glb_stencil_172_U1266.d"],
          ["kernel2_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_kernel2_glb_stencil_op_hcompute_kernel2_glb_stencil_172_U1266.out"],
          ["kernel2_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U1303.out"],
          ["self.clk","ctrl__U1251.clk"],
          ["self.reset","ctrl__U1251.rst_n"],
          ["kernel2_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U1251.valid"],
          ["self.clk","ctrl__U1287.clk"],
          ["self.reset","ctrl__U1287.rst_n"],
          ["kernel2_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U1287.valid"],
          ["self.clk","kernel2_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_kernel2_glb_stencil_write.0","kernel2_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_kernel2_cgra_stencil_read.0","kernel2_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","kernel2_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      },
      "kernel_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f1_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_f1_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_f1_cgra_stencil_9_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_kernel_cgra_stencil_BANK_0":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1304"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7200],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_1":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1305"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7264],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_10":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1314"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7329],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_11":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1315"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7393],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_12":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1316"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7457],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_12_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_13":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1317"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7521],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_14":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1318"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7585],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_14_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_15":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1319"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7649],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_15_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_16":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1320"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7202],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_16_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_17":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1321"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7266],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_17_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_18":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1322"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7330],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_18_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_19":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1323"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7394],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_19_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_2":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1306"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7328],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_20":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1324"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7458],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_20_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_21":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1325"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7522],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_21_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_22":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1326"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7586],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_22_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_23":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1327"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7650],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_23_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_24":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1328"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7203],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_24_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_25":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1329"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7267],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_25_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_26":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1330"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7331],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_26_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_27":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1331"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7395],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_27_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_28":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1332"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7459],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_28_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_29":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1333"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7523],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_29_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_3":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1307"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7392],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_30":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1334"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7587],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_30_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_31":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1335"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7651],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_31_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_32":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1336"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7204],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_32_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_33":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1337"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7268],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_33_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_34":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1338"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7332],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_34_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_35":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1339"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7396],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_35_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_36":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1340"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7460],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_36_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_37":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1341"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7524],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_37_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_38":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1342"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7588],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_38_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_39":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1343"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7652],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_39_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_4":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1308"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7456],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_40":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1344"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7205],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_40_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_41":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1345"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7269],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_41_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_42":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1346"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7333],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_42_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_43":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1347"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7397],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_43_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_44":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1348"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7461],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_44_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_45":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1349"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7525],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_45_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_46":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1350"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7589],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_46_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_47":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1351"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7653],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_47_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_48":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1352"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7206],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_48_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_49":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1353"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7270],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_49_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_5":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1309"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7520],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_50":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1354"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7334],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_50_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_51":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1355"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7398],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_51_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_52":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1356"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7462],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_52_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_53":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1357"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7526],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_53_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_54":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1358"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7590],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_54_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_55":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1359"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7654],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_55_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_56":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1360"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7207],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_56_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_57":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1361"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7271],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_57_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_58":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1362"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7335],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_58_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_59":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1363"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7399],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_59_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_6":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1310"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7584],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_60":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1364"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7463],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_60_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_61":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1365"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7527],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_61_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_62":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1366"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7591],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_62_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_63":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1367"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7655],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_63_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_7":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1311"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7648],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_8":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1312"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7201],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_9":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1313"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7265],"cycle_stride":[8],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[9216],"cycle_stride":[1,144,2944],"dimensionality":3,"extent":[144,8,8],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_kernel_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_10.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_11.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_12.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_13.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_14.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_15.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_16.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_17.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_18.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_19.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_20.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_21.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_22.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_23.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_24.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_25.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_26.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_27.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_28.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_29.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_30.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_31.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_32.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_33.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_34.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_35.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_36.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_37.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_38.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_39.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_40.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_41.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_42.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_43.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_44.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_45.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_46.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_47.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_48.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_49.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_50.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_51.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_52.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_53.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_54.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_55.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_56.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_57.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_58.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_59.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_60.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_61.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_62.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_63.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_8.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_9.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_2.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_10_read.0"],
          ["ub_kernel_cgra_stencil_BANK_10.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_10_read.1"],
          ["ub_kernel_cgra_stencil_BANK_18.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_10_read.2"],
          ["ub_kernel_cgra_stencil_BANK_26.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_10_read.3"],
          ["ub_kernel_cgra_stencil_BANK_34.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_10_read.4"],
          ["ub_kernel_cgra_stencil_BANK_42.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_10_read.5"],
          ["ub_kernel_cgra_stencil_BANK_58.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_10_read.6"],
          ["ub_kernel_cgra_stencil_BANK_50.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_10_read.7"],
          ["ub_kernel_cgra_stencil_BANK_3.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_11_read.0"],
          ["ub_kernel_cgra_stencil_BANK_11.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_11_read.1"],
          ["ub_kernel_cgra_stencil_BANK_19.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_11_read.2"],
          ["ub_kernel_cgra_stencil_BANK_27.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_11_read.3"],
          ["ub_kernel_cgra_stencil_BANK_35.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_11_read.4"],
          ["ub_kernel_cgra_stencil_BANK_43.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_11_read.5"],
          ["ub_kernel_cgra_stencil_BANK_59.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_11_read.6"],
          ["ub_kernel_cgra_stencil_BANK_51.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_11_read.7"],
          ["ub_kernel_cgra_stencil_BANK_4.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_12_read.0"],
          ["ub_kernel_cgra_stencil_BANK_12.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_12_read.1"],
          ["ub_kernel_cgra_stencil_BANK_20.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_12_read.2"],
          ["ub_kernel_cgra_stencil_BANK_28.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_12_read.3"],
          ["ub_kernel_cgra_stencil_BANK_36.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_12_read.4"],
          ["ub_kernel_cgra_stencil_BANK_44.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_12_read.5"],
          ["ub_kernel_cgra_stencil_BANK_60.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_12_read.6"],
          ["ub_kernel_cgra_stencil_BANK_52.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_12_read.7"],
          ["ub_kernel_cgra_stencil_BANK_5.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_13_read.0"],
          ["ub_kernel_cgra_stencil_BANK_13.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_13_read.1"],
          ["ub_kernel_cgra_stencil_BANK_21.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_13_read.2"],
          ["ub_kernel_cgra_stencil_BANK_29.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_13_read.3"],
          ["ub_kernel_cgra_stencil_BANK_37.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_13_read.4"],
          ["ub_kernel_cgra_stencil_BANK_45.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_13_read.5"],
          ["ub_kernel_cgra_stencil_BANK_61.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_13_read.6"],
          ["ub_kernel_cgra_stencil_BANK_53.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_13_read.7"],
          ["ub_kernel_cgra_stencil_BANK_6.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_14_read.0"],
          ["ub_kernel_cgra_stencil_BANK_14.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_14_read.1"],
          ["ub_kernel_cgra_stencil_BANK_22.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_14_read.2"],
          ["ub_kernel_cgra_stencil_BANK_30.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_14_read.3"],
          ["ub_kernel_cgra_stencil_BANK_38.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_14_read.4"],
          ["ub_kernel_cgra_stencil_BANK_46.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_14_read.5"],
          ["ub_kernel_cgra_stencil_BANK_62.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_14_read.6"],
          ["ub_kernel_cgra_stencil_BANK_54.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_14_read.7"],
          ["ub_kernel_cgra_stencil_BANK_7.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_15_read.0"],
          ["ub_kernel_cgra_stencil_BANK_15.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_15_read.1"],
          ["ub_kernel_cgra_stencil_BANK_23.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_15_read.2"],
          ["ub_kernel_cgra_stencil_BANK_31.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_15_read.3"],
          ["ub_kernel_cgra_stencil_BANK_39.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_15_read.4"],
          ["ub_kernel_cgra_stencil_BANK_47.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_15_read.5"],
          ["ub_kernel_cgra_stencil_BANK_63.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_15_read.6"],
          ["ub_kernel_cgra_stencil_BANK_55.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_15_read.7"],
          ["ub_kernel_cgra_stencil_BANK_0.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_8_read.0"],
          ["ub_kernel_cgra_stencil_BANK_8.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_8_read.1"],
          ["ub_kernel_cgra_stencil_BANK_16.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_8_read.2"],
          ["ub_kernel_cgra_stencil_BANK_24.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_8_read.3"],
          ["ub_kernel_cgra_stencil_BANK_32.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_8_read.4"],
          ["ub_kernel_cgra_stencil_BANK_40.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_8_read.5"],
          ["ub_kernel_cgra_stencil_BANK_56.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_8_read.6"],
          ["ub_kernel_cgra_stencil_BANK_48.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_8_read.7"],
          ["ub_kernel_cgra_stencil_BANK_9.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_9_read.0"],
          ["ub_kernel_cgra_stencil_BANK_17.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_9_read.1"],
          ["ub_kernel_cgra_stencil_BANK_25.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_9_read.2"],
          ["ub_kernel_cgra_stencil_BANK_33.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_9_read.3"],
          ["ub_kernel_cgra_stencil_BANK_41.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_9_read.4"],
          ["ub_kernel_cgra_stencil_BANK_57.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_9_read.5"],
          ["ub_kernel_cgra_stencil_BANK_49.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_9_read.6"],
          ["ub_kernel_cgra_stencil_BANK_1.data_out_pond_0","self.op_hcompute_f1_cgra_stencil_9_read.7"],
          ["ub_kernel_cgra_stencil_BANK_0.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_1.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_10.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_11.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_12.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_13.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_14.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_15.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_16.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_17.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_18.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_19.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_2.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_20.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_21.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_22.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_23.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_24.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_25.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_26.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_27.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_28.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_29.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_3.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_30.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_31.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_32.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_33.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_34.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_35.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_36.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_37.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_38.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_39.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_4.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_40.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_41.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_42.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_43.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_44.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_45.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_46.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_47.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_48.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_49.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_5.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_50.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_51.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_52.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_53.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_54.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_55.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_56.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_57.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_58.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_59.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_6.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_60.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_61.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_62.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_63.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_7.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_8.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_9.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_10.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_11.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_12.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_13.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_14.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_15.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_16.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_17.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_18.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_19.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_20.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_21.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_22.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_23.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_24.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_25.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_26.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_27.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_28.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_29.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_30.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_31.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_32.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_33.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_34.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_35.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_36.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_37.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_38.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_39.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_40.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_41.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_42.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_43.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_44.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_45.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_46.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_47.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_48.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_49.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_50.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_51.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_52.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_53.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_54.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_55.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_56.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_57.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_58.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_59.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_60.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_61.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_62.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_63.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_8.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_9.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel_cgra_stencil_BANK_1.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel_cgra_stencil_BANK_1.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel_cgra_stencil_BANK_10.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel_cgra_stencil_BANK_10.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel_cgra_stencil_BANK_11.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel_cgra_stencil_BANK_11.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel_cgra_stencil_BANK_12.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel_cgra_stencil_BANK_12.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel_cgra_stencil_BANK_13.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel_cgra_stencil_BANK_13.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel_cgra_stencil_BANK_14.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel_cgra_stencil_BANK_14.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel_cgra_stencil_BANK_15.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel_cgra_stencil_BANK_15.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel_cgra_stencil_BANK_16.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel_cgra_stencil_BANK_16.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel_cgra_stencil_BANK_17.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel_cgra_stencil_BANK_17.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel_cgra_stencil_BANK_18.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel_cgra_stencil_BANK_18.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel_cgra_stencil_BANK_19.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel_cgra_stencil_BANK_19.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel_cgra_stencil_BANK_2.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel_cgra_stencil_BANK_2.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel_cgra_stencil_BANK_20.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel_cgra_stencil_BANK_20.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel_cgra_stencil_BANK_21.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel_cgra_stencil_BANK_21.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel_cgra_stencil_BANK_22.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel_cgra_stencil_BANK_22.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel_cgra_stencil_BANK_23.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel_cgra_stencil_BANK_23.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel_cgra_stencil_BANK_24.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel_cgra_stencil_BANK_24.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel_cgra_stencil_BANK_25.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel_cgra_stencil_BANK_25.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel_cgra_stencil_BANK_26.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel_cgra_stencil_BANK_26.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel_cgra_stencil_BANK_27.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel_cgra_stencil_BANK_27.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel_cgra_stencil_BANK_28.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel_cgra_stencil_BANK_28.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel_cgra_stencil_BANK_29.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel_cgra_stencil_BANK_29.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel_cgra_stencil_BANK_3.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel_cgra_stencil_BANK_3.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel_cgra_stencil_BANK_30.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel_cgra_stencil_BANK_30.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel_cgra_stencil_BANK_31.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel_cgra_stencil_BANK_31.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel_cgra_stencil_BANK_32.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel_cgra_stencil_BANK_32.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel_cgra_stencil_BANK_33.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel_cgra_stencil_BANK_33.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel_cgra_stencil_BANK_34.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel_cgra_stencil_BANK_34.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel_cgra_stencil_BANK_35.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel_cgra_stencil_BANK_35.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel_cgra_stencil_BANK_36.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel_cgra_stencil_BANK_36.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel_cgra_stencil_BANK_37.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel_cgra_stencil_BANK_37.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel_cgra_stencil_BANK_38.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel_cgra_stencil_BANK_38.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel_cgra_stencil_BANK_39.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel_cgra_stencil_BANK_39.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel_cgra_stencil_BANK_4.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel_cgra_stencil_BANK_4.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel_cgra_stencil_BANK_40.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel_cgra_stencil_BANK_40.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel_cgra_stencil_BANK_41.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel_cgra_stencil_BANK_41.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel_cgra_stencil_BANK_42.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel_cgra_stencil_BANK_42.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel_cgra_stencil_BANK_43.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel_cgra_stencil_BANK_43.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel_cgra_stencil_BANK_44.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel_cgra_stencil_BANK_44.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel_cgra_stencil_BANK_45.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel_cgra_stencil_BANK_45.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel_cgra_stencil_BANK_46.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel_cgra_stencil_BANK_46.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel_cgra_stencil_BANK_47.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel_cgra_stencil_BANK_47.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel_cgra_stencil_BANK_48.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel_cgra_stencil_BANK_48.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel_cgra_stencil_BANK_49.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel_cgra_stencil_BANK_49.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel_cgra_stencil_BANK_5.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel_cgra_stencil_BANK_5.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel_cgra_stencil_BANK_50.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel_cgra_stencil_BANK_50.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel_cgra_stencil_BANK_51.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel_cgra_stencil_BANK_51.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel_cgra_stencil_BANK_52.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel_cgra_stencil_BANK_52.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel_cgra_stencil_BANK_53.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel_cgra_stencil_BANK_53.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel_cgra_stencil_BANK_54.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel_cgra_stencil_BANK_54.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel_cgra_stencil_BANK_55.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel_cgra_stencil_BANK_55.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel_cgra_stencil_BANK_56.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel_cgra_stencil_BANK_56.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel_cgra_stencil_BANK_57.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel_cgra_stencil_BANK_57.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel_cgra_stencil_BANK_58.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel_cgra_stencil_BANK_58.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel_cgra_stencil_BANK_59.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel_cgra_stencil_BANK_59.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel_cgra_stencil_BANK_6.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel_cgra_stencil_BANK_6.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel_cgra_stencil_BANK_60.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel_cgra_stencil_BANK_60.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel_cgra_stencil_BANK_61.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel_cgra_stencil_BANK_61.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel_cgra_stencil_BANK_62.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel_cgra_stencil_BANK_62.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel_cgra_stencil_BANK_63.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel_cgra_stencil_BANK_63.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel_cgra_stencil_BANK_7.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel_cgra_stencil_BANK_7.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel_cgra_stencil_BANK_8.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel_cgra_stencil_BANK_8.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel_cgra_stencil_BANK_9.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel_cgra_stencil_BANK_9.rst_n"]
        ]
      },
      "kernel_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_171_U1439":{
            "modref":"global.aff__U1425"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_168_U1403":{
            "modref":"global.aff__U1389"
          },
          "chain_en_const_U1440":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U1388":{
            "modref":"global.affine_controller__U1368",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1424":{
            "modref":"global.affine_controller__U1404",
            "metadata":{"garnet_remove":true}
          },
          "kernel_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","kernel_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[7200],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,8],"read_data_starting_addr":[0],"read_data_stride":[1,64]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,8],"write_data_starting_addr":[0],"write_data_stride":[1,64]}},"mode":"glb"}
          }
        },
        "connections":[
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_171_U1439.clk"],
          ["ctrl__U1424.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_171_U1439.d"],
          ["kernel_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_171_U1439.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_168_U1403.clk"],
          ["ctrl__U1388.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_168_U1403.d"],
          ["kernel_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_168_U1403.out"],
          ["kernel_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U1440.out"],
          ["self.clk","ctrl__U1388.clk"],
          ["self.reset","ctrl__U1388.rst_n"],
          ["kernel_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U1388.valid"],
          ["self.clk","ctrl__U1424.clk"],
          ["self.reset","ctrl__U1424.rst_n"],
          ["kernel_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U1424.valid"],
          ["self.clk","kernel_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_kernel_glb_stencil_write.0","kernel_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_kernel_cgra_stencil_read.0","kernel_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","kernel_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_10_exe_start_pt__U2510":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_10_read_start_pt__U2509":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_10_write_start_pt__U2511":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_11_exe_start_pt__U2522":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_11_read_start_pt__U2521":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_11_write_start_pt__U2523":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_12_exe_start_pt__U2534":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_12_read_start_pt__U2533":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_12_write_start_pt__U2535":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_13_exe_start_pt__U2546":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_13_read_start_pt__U2545":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_13_write_start_pt__U2547":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_14_exe_start_pt__U2558":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_14_read_start_pt__U2557":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_14_write_start_pt__U2559":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_15_exe_start_pt__U2570":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_15_read_start_pt__U2569":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_15_write_start_pt__U2571":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_8_exe_start_pt__U2582":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_8_read_start_pt__U2581":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_8_write_start_pt__U2583":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_9_exe_start_pt__U2594":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_9_read_start_pt__U2593":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_1_stencil_9_write_start_pt__U2595":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_10_exe_start_pt__U2506":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_10_read_start_pt__U2505":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_10_write_start_pt__U2507":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_11_exe_start_pt__U2518":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_11_read_start_pt__U2517":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_11_write_start_pt__U2519":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_12_exe_start_pt__U2530":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_12_read_start_pt__U2529":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_12_write_start_pt__U2531":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_13_exe_start_pt__U2542":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_13_read_start_pt__U2541":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_13_write_start_pt__U2543":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_14_exe_start_pt__U2554":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_14_read_start_pt__U2553":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_14_write_start_pt__U2555":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_15_exe_start_pt__U2566":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_15_read_start_pt__U2565":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_15_write_start_pt__U2567":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_8_exe_start_pt__U2578":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_8_read_start_pt__U2577":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_8_write_start_pt__U2579":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_9_exe_start_pt__U2590":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_9_read_start_pt__U2589":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f1_cgra_stencil_9_write_start_pt__U2591":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_exe_start_pt__U2443":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_start_pt__U2442":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_write_start_pt__U2444":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_exe_start_pt__U2439":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_start_pt__U2438":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_write_start_pt__U2440":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_exe_start_pt__U2435":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_read_start_pt__U2434":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_write_start_pt__U2436":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_exe_start_pt__U2431":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_read_start_pt__U2430":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_write_start_pt__U2432":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_exe_start_pt__U2427":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_read_start_pt__U2426":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_write_start_pt__U2428":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_exe_start_pt__U2423":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_read_start_pt__U2422":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_write_start_pt__U2424":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_exe_start_pt__U2419":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_read_start_pt__U2418":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_write_start_pt__U2420":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U2447":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U2446":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U2448":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_1_exe_start_pt__U2496":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_1_read_start_pt__U2495":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_1_write_start_pt__U2497":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_2_exe_start_pt__U2491":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_2_read_start_pt__U2490":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_2_write_start_pt__U2492":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_3_exe_start_pt__U2486":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_3_read_start_pt__U2485":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_3_write_start_pt__U2487":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_4_exe_start_pt__U2481":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_4_read_start_pt__U2480":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_4_write_start_pt__U2482":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_5_exe_start_pt__U2476":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_5_read_start_pt__U2475":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_5_write_start_pt__U2477":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_6_exe_start_pt__U2471":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_6_read_start_pt__U2470":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_6_write_start_pt__U2472":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_7_exe_start_pt__U2466":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_7_read_start_pt__U2465":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_7_write_start_pt__U2467":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_exe_start_pt__U2501":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_read_start_pt__U2500":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_write_start_pt__U2502":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel1_glb_stencil_exe_start_pt__U2456":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel1_glb_stencil_read_start_pt__U2455":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel1_glb_stencil_write_start_pt__U2457":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel2_glb_stencil_exe_start_pt__U2451":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel2_glb_stencil_read_start_pt__U2450":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel2_glb_stencil_write_start_pt__U2452":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_exe_start_pt__U2461":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_read_start_pt__U2460":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_write_start_pt__U2462":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_10_exe_start_pt__U2514":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_10_read_start_pt__U2513":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_10_write_start_pt__U2515":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_11_exe_start_pt__U2526":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_11_read_start_pt__U2525":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_11_write_start_pt__U2527":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_12_exe_start_pt__U2538":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_12_read_start_pt__U2537":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_12_write_start_pt__U2539":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_13_exe_start_pt__U2550":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_13_read_start_pt__U2549":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_13_write_start_pt__U2551":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_14_exe_start_pt__U2562":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_14_read_start_pt__U2561":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_14_write_start_pt__U2563":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_15_exe_start_pt__U2574":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_15_read_start_pt__U2573":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_15_write_start_pt__U2575":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_8_exe_start_pt__U2586":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_8_read_start_pt__U2585":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_8_write_start_pt__U2587":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_9_exe_start_pt__U2598":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_9_read_start_pt__U2597":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_output_cgra_stencil_9_write_start_pt__U2599":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "output_cgra_stencil_clkwrk_dsa16_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_output_cgra_stencil_clkwrk_dsa16_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1449"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7780],"cycle_stride":[4,2944],"delay":[0],"dimensionality":2,"extent":[196,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,196]},"in2agg_0":{"cycle_starting_addr":[7776],"cycle_stride":[1,2944],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[11374],"cycle_stride":[4,8,112,2944],"dimensionality":4,"extent":[2,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,4,4]},"tb2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_clkwrk_dsa16_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_clkwrk_dsa16_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1450"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7780],"cycle_stride":[4,2944],"delay":[0],"dimensionality":2,"extent":[196,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,196]},"in2agg_0":{"cycle_starting_addr":[7776],"cycle_stride":[1,2944],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[11374],"cycle_stride":[4,8,112,2944],"dimensionality":4,"extent":[2,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,4,4]},"tb2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_clkwrk_dsa16_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_clkwrk_dsa16_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1451"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7780],"cycle_stride":[4,2944],"delay":[0],"dimensionality":2,"extent":[196,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,196]},"in2agg_0":{"cycle_starting_addr":[7776],"cycle_stride":[1,2944],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[11374],"cycle_stride":[4,8,112,2944],"dimensionality":4,"extent":[2,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,4,4]},"tb2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_clkwrk_dsa16_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_clkwrk_dsa16_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1452"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7780],"cycle_stride":[4,2944],"delay":[0],"dimensionality":2,"extent":[196,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,196]},"in2agg_0":{"cycle_starting_addr":[7776],"cycle_stride":[1,2944],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[11374],"cycle_stride":[4,8,112,2944],"dimensionality":4,"extent":[2,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,4,4]},"tb2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_clkwrk_dsa16_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_clkwrk_dsa16_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1453"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7780],"cycle_stride":[4,2944],"delay":[0],"dimensionality":2,"extent":[196,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,196]},"in2agg_0":{"cycle_starting_addr":[7776],"cycle_stride":[1,2944],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[11374],"cycle_stride":[4,8,112,2944],"dimensionality":4,"extent":[2,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,4,4]},"tb2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_clkwrk_dsa16_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_clkwrk_dsa16_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1454"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7780],"cycle_stride":[4,2944],"delay":[0],"dimensionality":2,"extent":[196,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,196]},"in2agg_0":{"cycle_starting_addr":[7776],"cycle_stride":[1,2944],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[11374],"cycle_stride":[4,8,112,2944],"dimensionality":4,"extent":[2,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,4,4]},"tb2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_clkwrk_dsa16_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_clkwrk_dsa16_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1455"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7780],"cycle_stride":[4,2944],"delay":[0],"dimensionality":2,"extent":[196,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,196]},"in2agg_0":{"cycle_starting_addr":[7776],"cycle_stride":[1,2944],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[11374],"cycle_stride":[4,8,112,2944],"dimensionality":4,"extent":[2,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,4,4]},"tb2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_clkwrk_dsa16_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_clkwrk_dsa16_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1456"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[7780],"cycle_stride":[4,2944],"delay":[0],"dimensionality":2,"extent":[196,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,196]},"in2agg_0":{"cycle_starting_addr":[7776],"cycle_stride":[1,2944],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[11374],"cycle_stride":[4,8,112,2944],"dimensionality":4,"extent":[2,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,4,4]},"tb2out_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_clkwrk_dsa16_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_0.clk","self.clk"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_1.clk","self.clk"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_2.clk","self.clk"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_3.clk","self.clk"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_4.clk","self.clk"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_5.clk","self.clk"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_6.clk","self.clk"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_7.clk","self.clk"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_1.data_in_0","self.op_hcompute_output_cgra_stencil_1_write.0"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_2.data_in_0","self.op_hcompute_output_cgra_stencil_2_write.0"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_3.data_in_0","self.op_hcompute_output_cgra_stencil_3_write.0"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_4.data_in_0","self.op_hcompute_output_cgra_stencil_4_write.0"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_5.data_in_0","self.op_hcompute_output_cgra_stencil_5_write.0"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_6.data_in_0","self.op_hcompute_output_cgra_stencil_6_write.0"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_7.data_in_0","self.op_hcompute_output_cgra_stencil_7_write.0"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_0.data_in_0","self.op_hcompute_output_cgra_stencil_write.0"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_0.flush","self.reset"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_1.flush","self.reset"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_2.flush","self.reset"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_3.flush","self.reset"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_4.flush","self.reset"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_5.flush","self.reset"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_6.flush","self.reset"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_7.flush","self.reset"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_0_clk_en_const.out","ub_output_cgra_stencil_clkwrk_dsa16_BANK_0.clk_en"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_0_clk_en_const.out","ub_output_cgra_stencil_clkwrk_dsa16_BANK_0.rst_n"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_1_clk_en_const.out","ub_output_cgra_stencil_clkwrk_dsa16_BANK_1.clk_en"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_1_clk_en_const.out","ub_output_cgra_stencil_clkwrk_dsa16_BANK_1.rst_n"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_2_clk_en_const.out","ub_output_cgra_stencil_clkwrk_dsa16_BANK_2.clk_en"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_2_clk_en_const.out","ub_output_cgra_stencil_clkwrk_dsa16_BANK_2.rst_n"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_3_clk_en_const.out","ub_output_cgra_stencil_clkwrk_dsa16_BANK_3.clk_en"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_3_clk_en_const.out","ub_output_cgra_stencil_clkwrk_dsa16_BANK_3.rst_n"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_4_clk_en_const.out","ub_output_cgra_stencil_clkwrk_dsa16_BANK_4.clk_en"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_4_clk_en_const.out","ub_output_cgra_stencil_clkwrk_dsa16_BANK_4.rst_n"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_5_clk_en_const.out","ub_output_cgra_stencil_clkwrk_dsa16_BANK_5.clk_en"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_5_clk_en_const.out","ub_output_cgra_stencil_clkwrk_dsa16_BANK_5.rst_n"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_6_clk_en_const.out","ub_output_cgra_stencil_clkwrk_dsa16_BANK_6.clk_en"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_6_clk_en_const.out","ub_output_cgra_stencil_clkwrk_dsa16_BANK_6.rst_n"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_7_clk_en_const.out","ub_output_cgra_stencil_clkwrk_dsa16_BANK_7.clk_en"],
          ["ub_output_cgra_stencil_clkwrk_dsa16_BANK_7_clk_en_const.out","ub_output_cgra_stencil_clkwrk_dsa16_BANK_7.rst_n"]
        ]
      },
      "output_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_10_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_11_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_11_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_12_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_12_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_13_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_13_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_14_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_14_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_15_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_15_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_8_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_9_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_9_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_6_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_7_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_output_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1441"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[11380],"cycle_stride":[4,2944],"delay":[0],"dimensionality":2,"extent":[196,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,196]},"in2agg_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,2944],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[12158],"cycle_stride":[4,8,112,2944],"dimensionality":4,"extent":[2,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,4,4]},"tb2out_0":{"cycle_starting_addr":[12160],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1442"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[11380],"cycle_stride":[4,2944],"delay":[0],"dimensionality":2,"extent":[196,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,196]},"in2agg_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,2944],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[12158],"cycle_stride":[4,8,112,2944],"dimensionality":4,"extent":[2,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,4,4]},"tb2out_0":{"cycle_starting_addr":[12160],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1443"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[11380],"cycle_stride":[4,2944],"delay":[0],"dimensionality":2,"extent":[196,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,196]},"in2agg_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,2944],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[12158],"cycle_stride":[4,8,112,2944],"dimensionality":4,"extent":[2,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,4,4]},"tb2out_0":{"cycle_starting_addr":[12160],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1444"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[11380],"cycle_stride":[4,2944],"delay":[0],"dimensionality":2,"extent":[196,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,196]},"in2agg_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,2944],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[12158],"cycle_stride":[4,8,112,2944],"dimensionality":4,"extent":[2,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,4,4]},"tb2out_0":{"cycle_starting_addr":[12160],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1445"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[11380],"cycle_stride":[4,2944],"delay":[0],"dimensionality":2,"extent":[196,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,196]},"in2agg_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,2944],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[12158],"cycle_stride":[4,8,112,2944],"dimensionality":4,"extent":[2,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,4,4]},"tb2out_0":{"cycle_starting_addr":[12160],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1446"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[11380],"cycle_stride":[4,2944],"delay":[0],"dimensionality":2,"extent":[196,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,196]},"in2agg_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,2944],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[12158],"cycle_stride":[4,8,112,2944],"dimensionality":4,"extent":[2,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,4,4]},"tb2out_0":{"cycle_starting_addr":[12160],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1447"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[11380],"cycle_stride":[4,2944],"delay":[0],"dimensionality":2,"extent":[196,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,196]},"in2agg_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,2944],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[12158],"cycle_stride":[4,8,112,2944],"dimensionality":4,"extent":[2,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,4,4]},"tb2out_0":{"cycle_starting_addr":[12160],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1448"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[11380],"cycle_stride":[4,2944],"delay":[0],"dimensionality":2,"extent":[196,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,196]},"in2agg_0":{"cycle_starting_addr":[11376],"cycle_stride":[1,2944],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[12158],"cycle_stride":[4,8,112,2944],"dimensionality":4,"extent":[2,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,2,28,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,4,4]},"tb2out_0":{"cycle_starting_addr":[12160],"cycle_stride":[1,8,112,2944],"dimensionality":4,"extent":[8,14,7,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,16,16],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_output_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_output_cgra_stencil_10_write.0"],
          ["ub_output_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_output_cgra_stencil_11_write.0"],
          ["ub_output_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_output_cgra_stencil_12_write.0"],
          ["ub_output_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_output_cgra_stencil_13_write.0"],
          ["ub_output_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_output_cgra_stencil_14_write.0"],
          ["ub_output_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_output_cgra_stencil_15_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_output_cgra_stencil_8_write.0"],
          ["ub_output_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_output_cgra_stencil_9_write.0"],
          ["ub_output_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_glb_stencil_1_read.0"],
          ["ub_output_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_glb_stencil_2_read.0"],
          ["ub_output_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_glb_stencil_3_read.0"],
          ["ub_output_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_glb_stencil_4_read.0"],
          ["ub_output_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_glb_stencil_5_read.0"],
          ["ub_output_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_glb_stencil_6_read.0"],
          ["ub_output_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_glb_stencil_7_read.0"],
          ["ub_output_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_glb_stencil_read.0"],
          ["ub_output_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.clk_en"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.rst_n"],
          ["ub_output_cgra_stencil_BANK_1_clk_en_const.out","ub_output_cgra_stencil_BANK_1.clk_en"],
          ["ub_output_cgra_stencil_BANK_1_clk_en_const.out","ub_output_cgra_stencil_BANK_1.rst_n"],
          ["ub_output_cgra_stencil_BANK_2_clk_en_const.out","ub_output_cgra_stencil_BANK_2.clk_en"],
          ["ub_output_cgra_stencil_BANK_2_clk_en_const.out","ub_output_cgra_stencil_BANK_2.rst_n"],
          ["ub_output_cgra_stencil_BANK_3_clk_en_const.out","ub_output_cgra_stencil_BANK_3.clk_en"],
          ["ub_output_cgra_stencil_BANK_3_clk_en_const.out","ub_output_cgra_stencil_BANK_3.rst_n"],
          ["ub_output_cgra_stencil_BANK_4_clk_en_const.out","ub_output_cgra_stencil_BANK_4.clk_en"],
          ["ub_output_cgra_stencil_BANK_4_clk_en_const.out","ub_output_cgra_stencil_BANK_4.rst_n"],
          ["ub_output_cgra_stencil_BANK_5_clk_en_const.out","ub_output_cgra_stencil_BANK_5.clk_en"],
          ["ub_output_cgra_stencil_BANK_5_clk_en_const.out","ub_output_cgra_stencil_BANK_5.rst_n"],
          ["ub_output_cgra_stencil_BANK_6_clk_en_const.out","ub_output_cgra_stencil_BANK_6.clk_en"],
          ["ub_output_cgra_stencil_BANK_6_clk_en_const.out","ub_output_cgra_stencil_BANK_6.rst_n"],
          ["ub_output_cgra_stencil_BANK_7_clk_en_const.out","ub_output_cgra_stencil_BANK_7.clk_en"],
          ["ub_output_cgra_stencil_BANK_7_clk_en_const.out","ub_output_cgra_stencil_BANK_7.rst_n"]
        ]
      },
      "output_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_6_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_7_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_1_225_U1695":{
            "modref":"global.aff__U1677"
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_227_U1575":{
            "modref":"global.aff__U1557"
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_2_223_U1815":{
            "modref":"global.aff__U1797"
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_3_221_U1935":{
            "modref":"global.aff__U1917"
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_4_219_U2055":{
            "modref":"global.aff__U2037"
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_217_U2175":{
            "modref":"global.aff__U2157"
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_6_215_U2295":{
            "modref":"global.aff__U2277"
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_7_213_U2415":{
            "modref":"global.aff__U2397"
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_14_U1528":{
            "modref":"global.aff__U1502"
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_1_12_U1648":{
            "modref":"global.aff__U1622"
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_2_10_U1768":{
            "modref":"global.aff__U1742"
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_3_8_U1888":{
            "modref":"global.aff__U1862"
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_4_6_U2008":{
            "modref":"global.aff__U1982"
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_5_4_U2128":{
            "modref":"global.aff__U2102"
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_6_2_U2248":{
            "modref":"global.aff__U2222"
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_7_0_U2368":{
            "modref":"global.aff__U2342"
          },
          "chain_en_const_U1576":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U1696":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U1816":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U1936":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U2056":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U2176":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U2296":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U2416":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U1501":{
            "modref":"global.affine_controller__U1457",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1556":{
            "modref":"global.affine_controller__U1529",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1621":{
            "modref":"global.affine_controller__U1577",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1676":{
            "modref":"global.affine_controller__U1649",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1741":{
            "modref":"global.affine_controller__U1697",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1796":{
            "modref":"global.affine_controller__U1769",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1861":{
            "modref":"global.affine_controller__U1817",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1916":{
            "modref":"global.affine_controller__U1889",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1981":{
            "modref":"global.affine_controller__U1937",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U2036":{
            "modref":"global.affine_controller__U2009",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U2101":{
            "modref":"global.affine_controller__U2057",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U2156":{
            "modref":"global.affine_controller__U2129",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U2221":{
            "modref":"global.affine_controller__U2177",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U2276":{
            "modref":"global.affine_controller__U2249",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U2341":{
            "modref":"global.affine_controller__U2297",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U2396":{
            "modref":"global.affine_controller__U2369",
            "metadata":{"garnet_remove":true}
          },
          "output_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","output_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[33552],"cycle_stride":[1,8,224],"dimensionality":3,"extent":[8,28,28],"read_data_starting_addr":[0],"read_data_stride":[1,8,224]},"in2glb_0":{"cycle_starting_addr":[12160],"cycle_stride":[1,8,112,2944,5888],"dimensionality":5,"extent":[8,14,7,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,224,112,1568]}},"mode":"glb"}
          },
          "output_glb_stencil_BANK_1_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","output_glb_stencil_BANK_1"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[33552],"cycle_stride":[1,8,224],"dimensionality":3,"extent":[8,28,28],"read_data_starting_addr":[0],"read_data_stride":[1,8,224]},"in2glb_0":{"cycle_starting_addr":[12160],"cycle_stride":[1,8,112,2944,5888],"dimensionality":5,"extent":[8,14,7,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,224,112,1568]}},"mode":"glb"}
          },
          "output_glb_stencil_BANK_2_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","output_glb_stencil_BANK_2"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[33552],"cycle_stride":[1,8,224],"dimensionality":3,"extent":[8,28,28],"read_data_starting_addr":[0],"read_data_stride":[1,8,224]},"in2glb_0":{"cycle_starting_addr":[12160],"cycle_stride":[1,8,112,2944,5888],"dimensionality":5,"extent":[8,14,7,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,224,112,1568]}},"mode":"glb"}
          },
          "output_glb_stencil_BANK_3_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","output_glb_stencil_BANK_3"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[33552],"cycle_stride":[1,8,224],"dimensionality":3,"extent":[8,28,28],"read_data_starting_addr":[0],"read_data_stride":[1,8,224]},"in2glb_0":{"cycle_starting_addr":[12160],"cycle_stride":[1,8,112,2944,5888],"dimensionality":5,"extent":[8,14,7,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,224,112,1568]}},"mode":"glb"}
          },
          "output_glb_stencil_BANK_4_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","output_glb_stencil_BANK_4"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[33552],"cycle_stride":[1,8,224],"dimensionality":3,"extent":[8,28,28],"read_data_starting_addr":[0],"read_data_stride":[1,8,224]},"in2glb_0":{"cycle_starting_addr":[12160],"cycle_stride":[1,8,112,2944,5888],"dimensionality":5,"extent":[8,14,7,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,224,112,1568]}},"mode":"glb"}
          },
          "output_glb_stencil_BANK_5_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","output_glb_stencil_BANK_5"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[33552],"cycle_stride":[1,8,224],"dimensionality":3,"extent":[8,28,28],"read_data_starting_addr":[0],"read_data_stride":[1,8,224]},"in2glb_0":{"cycle_starting_addr":[12160],"cycle_stride":[1,8,112,2944,5888],"dimensionality":5,"extent":[8,14,7,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,224,112,1568]}},"mode":"glb"}
          },
          "output_glb_stencil_BANK_6_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","output_glb_stencil_BANK_6"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[33552],"cycle_stride":[1,8,224],"dimensionality":3,"extent":[8,28,28],"read_data_starting_addr":[0],"read_data_stride":[1,8,224]},"in2glb_0":{"cycle_starting_addr":[12160],"cycle_stride":[1,8,112,2944,5888],"dimensionality":5,"extent":[8,14,7,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,224,112,1568]}},"mode":"glb"}
          },
          "output_glb_stencil_BANK_7_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","output_glb_stencil_BANK_7"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[33552],"cycle_stride":[1,8,224],"dimensionality":3,"extent":[8,28,28],"read_data_starting_addr":[0],"read_data_stride":[1,8,224]},"in2glb_0":{"cycle_starting_addr":[12160],"cycle_stride":[1,8,112,2944,5888],"dimensionality":5,"extent":[8,14,7,2,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,224,112,1568]}},"mode":"glb"}
          }
        },
        "connections":[
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_1_225_U1695.clk"],
          ["ctrl__U1676.d","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_1_225_U1695.d"],
          ["output_glb_stencil_BANK_1_ubuf.read_addr_0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_1_225_U1695.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_227_U1575.clk"],
          ["ctrl__U1556.d","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_227_U1575.d"],
          ["output_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_227_U1575.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_2_223_U1815.clk"],
          ["ctrl__U1796.d","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_2_223_U1815.d"],
          ["output_glb_stencil_BANK_2_ubuf.read_addr_0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_2_223_U1815.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_3_221_U1935.clk"],
          ["ctrl__U1916.d","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_3_221_U1935.d"],
          ["output_glb_stencil_BANK_3_ubuf.read_addr_0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_3_221_U1935.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_4_219_U2055.clk"],
          ["ctrl__U2036.d","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_4_219_U2055.d"],
          ["output_glb_stencil_BANK_4_ubuf.read_addr_0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_4_219_U2055.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_217_U2175.clk"],
          ["ctrl__U2156.d","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_217_U2175.d"],
          ["output_glb_stencil_BANK_5_ubuf.read_addr_0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_5_217_U2175.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_6_215_U2295.clk"],
          ["ctrl__U2276.d","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_6_215_U2295.d"],
          ["output_glb_stencil_BANK_6_ubuf.read_addr_0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_6_215_U2295.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_7_213_U2415.clk"],
          ["ctrl__U2396.d","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_7_213_U2415.d"],
          ["output_glb_stencil_BANK_7_ubuf.read_addr_0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_7_213_U2415.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_14_U1528.clk"],
          ["ctrl__U1501.d","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_14_U1528.d"],
          ["output_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_14_U1528.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_1_12_U1648.clk"],
          ["ctrl__U1621.d","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_1_12_U1648.d"],
          ["output_glb_stencil_BANK_1_ubuf.write_addr_0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_1_12_U1648.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_2_10_U1768.clk"],
          ["ctrl__U1741.d","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_2_10_U1768.d"],
          ["output_glb_stencil_BANK_2_ubuf.write_addr_0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_2_10_U1768.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_3_8_U1888.clk"],
          ["ctrl__U1861.d","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_3_8_U1888.d"],
          ["output_glb_stencil_BANK_3_ubuf.write_addr_0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_3_8_U1888.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_4_6_U2008.clk"],
          ["ctrl__U1981.d","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_4_6_U2008.d"],
          ["output_glb_stencil_BANK_4_ubuf.write_addr_0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_4_6_U2008.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_5_4_U2128.clk"],
          ["ctrl__U2101.d","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_5_4_U2128.d"],
          ["output_glb_stencil_BANK_5_ubuf.write_addr_0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_5_4_U2128.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_6_2_U2248.clk"],
          ["ctrl__U2221.d","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_6_2_U2248.d"],
          ["output_glb_stencil_BANK_6_ubuf.write_addr_0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_6_2_U2248.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_7_0_U2368.clk"],
          ["ctrl__U2341.d","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_7_0_U2368.d"],
          ["output_glb_stencil_BANK_7_ubuf.write_addr_0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_7_0_U2368.out"],
          ["output_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U1576.out"],
          ["output_glb_stencil_BANK_1_ubuf.chain_chain_en","chain_en_const_U1696.out"],
          ["output_glb_stencil_BANK_2_ubuf.chain_chain_en","chain_en_const_U1816.out"],
          ["output_glb_stencil_BANK_3_ubuf.chain_chain_en","chain_en_const_U1936.out"],
          ["output_glb_stencil_BANK_4_ubuf.chain_chain_en","chain_en_const_U2056.out"],
          ["output_glb_stencil_BANK_5_ubuf.chain_chain_en","chain_en_const_U2176.out"],
          ["output_glb_stencil_BANK_6_ubuf.chain_chain_en","chain_en_const_U2296.out"],
          ["output_glb_stencil_BANK_7_ubuf.chain_chain_en","chain_en_const_U2416.out"],
          ["self.clk","ctrl__U1501.clk"],
          ["self.reset","ctrl__U1501.rst_n"],
          ["output_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U1501.valid"],
          ["self.clk","ctrl__U1556.clk"],
          ["self.reset","ctrl__U1556.rst_n"],
          ["output_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U1556.valid"],
          ["self.clk","ctrl__U1621.clk"],
          ["self.reset","ctrl__U1621.rst_n"],
          ["output_glb_stencil_BANK_1_ubuf.wen_0","ctrl__U1621.valid"],
          ["self.clk","ctrl__U1676.clk"],
          ["self.reset","ctrl__U1676.rst_n"],
          ["output_glb_stencil_BANK_1_ubuf.ren_0","ctrl__U1676.valid"],
          ["self.clk","ctrl__U1741.clk"],
          ["self.reset","ctrl__U1741.rst_n"],
          ["output_glb_stencil_BANK_2_ubuf.wen_0","ctrl__U1741.valid"],
          ["self.clk","ctrl__U1796.clk"],
          ["self.reset","ctrl__U1796.rst_n"],
          ["output_glb_stencil_BANK_2_ubuf.ren_0","ctrl__U1796.valid"],
          ["self.clk","ctrl__U1861.clk"],
          ["self.reset","ctrl__U1861.rst_n"],
          ["output_glb_stencil_BANK_3_ubuf.wen_0","ctrl__U1861.valid"],
          ["self.clk","ctrl__U1916.clk"],
          ["self.reset","ctrl__U1916.rst_n"],
          ["output_glb_stencil_BANK_3_ubuf.ren_0","ctrl__U1916.valid"],
          ["self.clk","ctrl__U1981.clk"],
          ["self.reset","ctrl__U1981.rst_n"],
          ["output_glb_stencil_BANK_4_ubuf.wen_0","ctrl__U1981.valid"],
          ["self.clk","ctrl__U2036.clk"],
          ["self.reset","ctrl__U2036.rst_n"],
          ["output_glb_stencil_BANK_4_ubuf.ren_0","ctrl__U2036.valid"],
          ["self.clk","ctrl__U2101.clk"],
          ["self.reset","ctrl__U2101.rst_n"],
          ["output_glb_stencil_BANK_5_ubuf.wen_0","ctrl__U2101.valid"],
          ["self.clk","ctrl__U2156.clk"],
          ["self.reset","ctrl__U2156.rst_n"],
          ["output_glb_stencil_BANK_5_ubuf.ren_0","ctrl__U2156.valid"],
          ["self.clk","ctrl__U2221.clk"],
          ["self.reset","ctrl__U2221.rst_n"],
          ["output_glb_stencil_BANK_6_ubuf.wen_0","ctrl__U2221.valid"],
          ["self.clk","ctrl__U2276.clk"],
          ["self.reset","ctrl__U2276.rst_n"],
          ["output_glb_stencil_BANK_6_ubuf.ren_0","ctrl__U2276.valid"],
          ["self.clk","ctrl__U2341.clk"],
          ["self.reset","ctrl__U2341.rst_n"],
          ["output_glb_stencil_BANK_7_ubuf.wen_0","ctrl__U2341.valid"],
          ["self.clk","ctrl__U2396.clk"],
          ["self.reset","ctrl__U2396.rst_n"],
          ["output_glb_stencil_BANK_7_ubuf.ren_0","ctrl__U2396.valid"],
          ["self.clk","output_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_output_glb_stencil_write.0","output_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_hw_output_stencil_read.0","output_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","output_glb_stencil_BANK_0_ubuf.rst_n"],
          ["self.clk","output_glb_stencil_BANK_1_ubuf.clk"],
          ["self.op_hcompute_output_glb_stencil_1_write.0","output_glb_stencil_BANK_1_ubuf.data_in_0"],
          ["self.op_hcompute_hw_output_stencil_1_read.0","output_glb_stencil_BANK_1_ubuf.data_out_0"],
          ["self.reset","output_glb_stencil_BANK_1_ubuf.rst_n"],
          ["self.clk","output_glb_stencil_BANK_2_ubuf.clk"],
          ["self.op_hcompute_output_glb_stencil_2_write.0","output_glb_stencil_BANK_2_ubuf.data_in_0"],
          ["self.op_hcompute_hw_output_stencil_2_read.0","output_glb_stencil_BANK_2_ubuf.data_out_0"],
          ["self.reset","output_glb_stencil_BANK_2_ubuf.rst_n"],
          ["self.clk","output_glb_stencil_BANK_3_ubuf.clk"],
          ["self.op_hcompute_output_glb_stencil_3_write.0","output_glb_stencil_BANK_3_ubuf.data_in_0"],
          ["self.op_hcompute_hw_output_stencil_3_read.0","output_glb_stencil_BANK_3_ubuf.data_out_0"],
          ["self.reset","output_glb_stencil_BANK_3_ubuf.rst_n"],
          ["self.clk","output_glb_stencil_BANK_4_ubuf.clk"],
          ["self.op_hcompute_output_glb_stencil_4_write.0","output_glb_stencil_BANK_4_ubuf.data_in_0"],
          ["self.op_hcompute_hw_output_stencil_4_read.0","output_glb_stencil_BANK_4_ubuf.data_out_0"],
          ["self.reset","output_glb_stencil_BANK_4_ubuf.rst_n"],
          ["self.clk","output_glb_stencil_BANK_5_ubuf.clk"],
          ["self.op_hcompute_output_glb_stencil_5_write.0","output_glb_stencil_BANK_5_ubuf.data_in_0"],
          ["self.op_hcompute_hw_output_stencil_5_read.0","output_glb_stencil_BANK_5_ubuf.data_out_0"],
          ["self.reset","output_glb_stencil_BANK_5_ubuf.rst_n"],
          ["self.clk","output_glb_stencil_BANK_6_ubuf.clk"],
          ["self.op_hcompute_output_glb_stencil_6_write.0","output_glb_stencil_BANK_6_ubuf.data_in_0"],
          ["self.op_hcompute_hw_output_stencil_6_read.0","output_glb_stencil_BANK_6_ubuf.data_out_0"],
          ["self.reset","output_glb_stencil_BANK_6_ubuf.rst_n"],
          ["self.clk","output_glb_stencil_BANK_7_ubuf.clk"],
          ["self.op_hcompute_output_glb_stencil_7_write.0","output_glb_stencil_BANK_7_ubuf.data_in_0"],
          ["self.op_hcompute_hw_output_stencil_7_read.0","output_glb_stencil_BANK_7_ubuf.data_out_0"],
          ["self.reset","output_glb_stencil_BANK_7_ubuf.rst_n"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
