{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701793182093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701793182094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 18:19:42 2023 " "Processing started: Tue Dec  5 18:19:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701793182094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793182094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off the_epic_cpu -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off the_epic_cpu -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793182094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701793182424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701793182424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stagememory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stagememory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StageMemory-StageMemoryArch " "Found design unit 1: StageMemory-StageMemoryArch" {  } { { "StageMemory.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageMemory.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187748 ""} { "Info" "ISGN_ENTITY_NAME" "1 StageMemory " "Found entity 1: StageMemory" {  } { { "StageMemory.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stagefetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stagefetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StageFetch-StageFetchArch " "Found design unit 1: StageFetch-StageFetchArch" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187750 ""} { "Info" "ISGN_ENTITY_NAME" "1 StageFetch " "Found entity 1: StageFetch" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stageexecute_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stageexecute_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StageExecute_tb-StageExecute_tbArch " "Found design unit 1: StageExecute_tb-StageExecute_tbArch" {  } { { "StageExecute_tb.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187751 ""} { "Info" "ISGN_ENTITY_NAME" "1 StageExecute_tb " "Found entity 1: StageExecute_tb" {  } { { "StageExecute_tb.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stageexecute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stageexecute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StageExecute-StageExecuteArch " "Found design unit 1: StageExecute-StageExecuteArch" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187752 ""} { "Info" "ISGN_ENTITY_NAME" "1 StageExecute " "Found entity 1: StageExecute" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stagedecode_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stagedecode_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StageDecode_tb-StageDecode_tbArch " "Found design unit 1: StageDecode_tb-StageDecode_tbArch" {  } { { "StageDecode_tb.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187757 ""} { "Info" "ISGN_ENTITY_NAME" "1 StageDecode_tb " "Found entity 1: StageDecode_tb" {  } { { "StageDecode_tb.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stagedecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stagedecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StageDecode-StageDecodeArch " "Found design unit 1: StageDecode-StageDecodeArch" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187758 ""} { "Info" "ISGN_ENTITY_NAME" "1 StageDecode " "Found entity 1: StageDecode" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-CPU_ARCH " "Found design unit 1: CPU-CPU_ARCH" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187759 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-RegisterFileArch " "Found design unit 1: RegisterFile-RegisterFileArch" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/RegisterFile.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187760 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/RegisterFile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "predecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file predecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PreDecoder-PreDecoderArch " "Found design unit 1: PreDecoder-PreDecoderArch" {  } { { "PreDecoder.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/PreDecoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187761 ""} { "Info" "ISGN_ENTITY_NAME" "1 PreDecoder " "Found entity 1: PreDecoder" {  } { { "PreDecoder.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/PreDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pccontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pccontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCControlUnit-PCCU_ARCH " "Found design unit 1: PCControlUnit-PCCU_ARCH" {  } { { "PCControlUnit.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/PCControlUnit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187761 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCControlUnit " "Found entity 1: PCControlUnit" {  } { { "PCControlUnit.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/PCControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_tb-mem_tbarch " "Found design unit 1: mem_tb-mem_tbarch" {  } { { "Memory_tb.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/Memory_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187762 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_tb " "Found entity 1: mem_tb" {  } { { "Memory_tb.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/Memory_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-Memoryarch " "Found design unit 1: Memory-Memoryarch" {  } { { "Memory.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/Memory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187763 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/Memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMem-InstructionMemarch " "Found design unit 1: InstructionMem-InstructionMemarch" {  } { { "InstructionMem.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/InstructionMem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187764 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMem " "Found entity 1: InstructionMem" {  } { { "InstructionMem.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/InstructionMem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardcalculationunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwardcalculationunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ForwardCalculationUnit-ForwardCalculationUnitArch " "Found design unit 1: ForwardCalculationUnit-ForwardCalculationUnitArch" {  } { { "ForwardCalculationUnit.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/ForwardCalculationUnit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187765 ""} { "Info" "ISGN_ENTITY_NAME" "1 ForwardCalculationUnit " "Found entity 1: ForwardCalculationUnit" {  } { { "ForwardCalculationUnit.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/ForwardCalculationUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-ControlUnitArch " "Found design unit 1: ControlUnit-ControlUnitArch" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/ControlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187765 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/ControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALUarch " "Found design unit 1: ALU-ALUarch" {  } { { "ALU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187766 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701793187766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187766 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701793187846 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ERROR CPU.vhd(14) " "VHDL Signal Declaration warning at CPU.vhd(14): used implicit default value for signal \"ERROR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701793187849 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ERROR_PC CPU.vhd(15) " "VHDL Signal Declaration warning at CPU.vhd(15): used implicit default value for signal \"ERROR_PC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701793187849 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memoryPc CPU.vhd(119) " "Verilog HDL or VHDL warning at CPU.vhd(119): object \"memoryPc\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701793187850 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummyError1 CPU.vhd(120) " "Verilog HDL or VHDL warning at CPU.vhd(120): object \"dummyError1\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701793187850 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummyError2 CPU.vhd(120) " "Verilog HDL or VHDL warning at CPU.vhd(120): object \"dummyError2\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701793187850 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummyError3 CPU.vhd(120) " "Verilog HDL or VHDL warning at CPU.vhd(120): object \"dummyError3\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701793187850 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummyError4 CPU.vhd(120) " "Verilog HDL or VHDL warning at CPU.vhd(120): object \"dummyError4\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701793187850 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sControllerPCSelect CPU.vhd(123) " "VHDL Signal Declaration warning at CPU.vhd(123): used implicit default value for signal \"sControllerPCSelect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 123 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701793187850 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sControllerValue CPU.vhd(126) " "VHDL Signal Declaration warning at CPU.vhd(126): used implicit default value for signal \"sControllerValue\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 126 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701793187850 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sDirectValue CPU.vhd(152) " "Verilog HDL or VHDL warning at CPU.vhd(152): object \"sDirectValue\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701793187850 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StageFetch StageFetch:stagefetch_inst " "Elaborating entity \"StageFetch\" for hierarchy \"StageFetch:stagefetch_inst\"" {  } { { "CPU.vhd" "stagefetch_inst" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701793187871 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Error StageFetch.vhd(12) " "VHDL Signal Declaration warning at StageFetch.vhd(12): used implicit default value for signal \"Error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701793187872 "|CPU|StageFetch:stagefetch_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "InstIn StageFetch.vhd(55) " "VHDL Signal Declaration warning at StageFetch.vhd(55): used explicit default value for signal \"InstIn\" because signal was never assigned a value" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701793187872 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[0\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[0\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187874 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[1\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[1\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187874 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[2\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[2\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187874 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[3\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[3\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187874 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[4\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[4\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187874 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[5\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[5\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187874 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[6\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[6\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187874 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[7\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[7\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187874 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[8\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[8\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187874 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[9\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[9\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187874 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[10\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[10\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187874 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[11\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[11\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187874 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[12\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[12\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187874 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[13\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[13\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187874 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[14\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[14\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187874 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[15\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[15\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187874 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[16\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[16\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187874 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[17\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[17\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187874 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[18\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[18\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187874 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[19\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[19\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187875 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[20\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[20\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187875 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[21\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[21\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187875 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[22\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[22\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187875 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[23\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[23\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187875 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[24\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[24\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187875 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[25\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[25\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187875 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[26\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[26\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187875 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[27\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[27\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187875 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[28\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[28\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187875 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[29\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[29\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187875 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[30\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[30\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187875 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[31\] StageFetch.vhd(60) " "Inferred latch for \"Addr\[31\]\" at StageFetch.vhd(60)" {  } { { "StageFetch.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187875 "|CPU|StageFetch:stagefetch_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCControlUnit StageFetch:stagefetch_inst\|PCControlUnit:PCCU " "Elaborating entity \"PCControlUnit\" for hierarchy \"StageFetch:stagefetch_inst\|PCControlUnit:PCCU\"" {  } { { "StageFetch.vhd" "PCCU" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701793187882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PreDecoder StageFetch:stagefetch_inst\|PreDecoder:PD " "Elaborating entity \"PreDecoder\" for hierarchy \"StageFetch:stagefetch_inst\|PreDecoder:PD\"" {  } { { "StageFetch.vhd" "PD" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageFetch.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701793187890 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MULTI_1 PreDecoder.vhd(21) " "VHDL Signal Declaration warning at PreDecoder.vhd(21): used explicit default value for signal \"MULTI_1\" because signal was never assigned a value" {  } { { "PreDecoder.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/PreDecoder.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701793187890 "|CPU|StageFetch:stagefetch_inst|PreDecoder:PD"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MULTI_2 PreDecoder.vhd(22) " "VHDL Signal Declaration warning at PreDecoder.vhd(22): used explicit default value for signal \"MULTI_2\" because signal was never assigned a value" {  } { { "PreDecoder.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/PreDecoder.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701793187890 "|CPU|StageFetch:stagefetch_inst|PreDecoder:PD"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MULTI_3 PreDecoder.vhd(23) " "VHDL Signal Declaration warning at PreDecoder.vhd(23): used explicit default value for signal \"MULTI_3\" because signal was never assigned a value" {  } { { "PreDecoder.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/PreDecoder.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701793187890 "|CPU|StageFetch:stagefetch_inst|PreDecoder:PD"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MULTI_4 PreDecoder.vhd(24) " "VHDL Signal Declaration warning at PreDecoder.vhd(24): used explicit default value for signal \"MULTI_4\" because signal was never assigned a value" {  } { { "PreDecoder.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/PreDecoder.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701793187890 "|CPU|StageFetch:stagefetch_inst|PreDecoder:PD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StageDecode StageDecode:stagedecode_inst " "Elaborating entity \"StageDecode\" for hierarchy \"StageDecode:stagedecode_inst\"" {  } { { "CPU.vhd" "stagedecode_inst" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701793187896 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ERROR StageDecode.vhd(13) " "VHDL Signal Declaration warning at StageDecode.vhd(13): used implicit default value for signal \"ERROR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701793187896 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[0\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[0\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187900 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[1\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[1\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187900 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[2\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[2\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187900 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[3\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[3\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187900 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[4\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[4\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187900 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[5\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[5\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187900 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[6\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[6\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[7\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[7\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[8\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[8\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[9\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[9\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[10\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[10\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[11\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[11\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[12\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[12\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[13\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[13\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[14\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[14\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[15\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[15\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[16\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[16\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[17\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[17\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[18\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[18\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[19\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[19\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[20\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[20\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[21\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[21\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[22\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[22\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[23\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[23\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[24\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[24\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[25\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[25\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[26\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[26\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[27\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[27\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[28\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[28\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[29\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[29\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[30\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[30\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op2\[31\] StageDecode.vhd(159) " "Inferred latch for \"Op2\[31\]\" at StageDecode.vhd(159)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187901 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[0\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[0\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[1\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[1\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[2\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[2\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[3\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[3\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[4\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[4\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[5\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[5\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[6\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[6\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[7\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[7\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[8\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[8\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[9\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[9\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[10\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[10\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[11\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[11\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[12\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[12\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[13\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[13\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[14\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[14\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[15\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[15\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[16\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[16\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[17\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[17\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[18\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[18\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[19\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[19\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[20\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[20\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[21\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[21\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[22\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[22\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[23\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[23\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[24\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[24\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[25\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[25\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187902 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[26\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[26\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187903 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[27\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[27\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187903 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[28\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[28\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187903 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[29\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[29\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187903 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[30\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[30\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187903 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op1\[31\] StageDecode.vhd(154) " "Inferred latch for \"Op1\[31\]\" at StageDecode.vhd(154)" {  } { { "StageDecode.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187903 "|CPU|StageDecode:stagedecode_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit StageDecode:stagedecode_inst\|ControlUnit:controlunit_inst " "Elaborating entity \"ControlUnit\" for hierarchy \"StageDecode:stagedecode_inst\|ControlUnit:controlunit_inst\"" {  } { { "StageDecode.vhd" "controlunit_inst" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701793187912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardCalculationUnit StageDecode:stagedecode_inst\|ForwardCalculationUnit:forwardcalculationunit_inst " "Elaborating entity \"ForwardCalculationUnit\" for hierarchy \"StageDecode:stagedecode_inst\|ForwardCalculationUnit:forwardcalculationunit_inst\"" {  } { { "StageDecode.vhd" "forwardcalculationunit_inst" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701793187919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile StageDecode:stagedecode_inst\|RegisterFile:registerfile_inst " "Elaborating entity \"RegisterFile\" for hierarchy \"StageDecode:stagedecode_inst\|RegisterFile:registerfile_inst\"" {  } { { "StageDecode.vhd" "registerfile_inst" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageDecode.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701793187931 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WB RegisterFile.vhd(28) " "VHDL Process Statement warning at RegisterFile.vhd(28): signal \"WB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/RegisterFile.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701793187932 "|CPU|StageDecode:stagedecode_inst|RegisterFile:registerfile_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StageExecute StageExecute:stageexecute_inst " "Elaborating entity \"StageExecute\" for hierarchy \"StageExecute:stageexecute_inst\"" {  } { { "CPU.vhd" "stageexecute_inst" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701793187938 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ERROR StageExecute.vhd(10) " "VHDL Signal Declaration warning at StageExecute.vhd(10): used implicit default value for signal \"ERROR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701793187938 "|CPU|StageExecute:stageexecute_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fRsrc1_forwardable StageExecute.vhd(53) " "Verilog HDL or VHDL warning at StageExecute.vhd(53): object \"fRsrc1_forwardable\" assigned a value but never read" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701793187939 "|CPU|StageExecute:stageexecute_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fRsrc2_forwardable StageExecute.vhd(54) " "Verilog HDL or VHDL warning at StageExecute.vhd(54): object \"fRsrc2_forwardable\" assigned a value but never read" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701793187939 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[0\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[0\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187943 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[1\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[1\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187943 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[2\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[2\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187943 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[3\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[3\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187943 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[4\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[4\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187943 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[5\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[5\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187943 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[6\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[6\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187943 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[7\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[7\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187943 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[8\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[8\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187943 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[9\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[9\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187943 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[10\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[10\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187943 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[11\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[11\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187943 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[12\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[12\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[13\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[13\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[14\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[14\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[15\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[15\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[16\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[16\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[17\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[17\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[18\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[18\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[19\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[19\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[20\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[20\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[21\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[21\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[22\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[22\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[23\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[23\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[24\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[24\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[25\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[25\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[26\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[26\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[27\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[27\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[28\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[28\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[29\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[29\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[30\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[30\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sValue\[31\] StageExecute.vhd(88) " "Inferred latch for \"sValue\[31\]\" at StageExecute.vhd(88)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[0\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[0\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[1\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[1\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[2\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[2\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[3\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[3\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[4\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[4\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187944 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[5\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[5\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[6\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[6\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[7\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[7\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[8\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[8\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[9\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[9\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[10\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[10\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[11\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[11\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[12\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[12\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[13\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[13\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[14\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[14\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[15\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[15\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[16\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[16\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[17\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[17\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[18\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[18\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[19\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[19\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[20\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[20\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[21\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[21\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[22\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[22\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[23\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[23\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[24\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[24\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[25\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[25\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[26\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[26\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[27\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[27\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[28\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[28\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[29\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[29\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[30\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[30\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[31\] StageExecute.vhd(81) " "Inferred latch for \"ALU_B\[31\]\" at StageExecute.vhd(81)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187945 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[0\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[0\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[1\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[1\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[2\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[2\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[3\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[3\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[4\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[4\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[5\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[5\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[6\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[6\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[7\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[7\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[8\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[8\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[9\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[9\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[10\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[10\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[11\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[11\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[12\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[12\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[13\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[13\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[14\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[14\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[15\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[15\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[16\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[16\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[17\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[17\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[18\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[18\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[19\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[19\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[20\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[20\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[21\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[21\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[22\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[22\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[23\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[23\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[24\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[24\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[25\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[25\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187946 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[26\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[26\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187947 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[27\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[27\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187947 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[28\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[28\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187947 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[29\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[29\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187947 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[30\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[30\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187947 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[31\] StageExecute.vhd(76) " "Inferred latch for \"ALU_A\[31\]\" at StageExecute.vhd(76)" {  } { { "StageExecute.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793187947 "|CPU|StageExecute:stageexecute_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU StageExecute:stageexecute_inst\|ALU:alu_cmp " "Elaborating entity \"ALU\" for hierarchy \"StageExecute:stageexecute_inst\|ALU:alu_cmp\"" {  } { { "StageExecute.vhd" "alu_cmp" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageExecute.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701793187957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StageMemory StageMemory:stagememory_inst " "Elaborating entity \"StageMemory\" for hierarchy \"StageMemory:stagememory_inst\"" {  } { { "CPU.vhd" "stagememory_inst" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701793188012 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "err StageMemory.vhd(44) " "VHDL Signal Declaration warning at StageMemory.vhd(44): used implicit default value for signal \"err\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "StageMemory.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageMemory.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701793188012 "|CPU|StageMemory:stagememory_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fMW StageMemory.vhd(47) " "Verilog HDL or VHDL warning at StageMemory.vhd(47): object \"fMW\" assigned a value but never read" {  } { { "StageMemory.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageMemory.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701793188012 "|CPU|StageMemory:stagememory_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fP StageMemory.vhd(48) " "Verilog HDL or VHDL warning at StageMemory.vhd(48): object \"fP\" assigned a value but never read" {  } { { "StageMemory.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageMemory.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701793188012 "|CPU|StageMemory:stagememory_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fF StageMemory.vhd(49) " "Verilog HDL or VHDL warning at StageMemory.vhd(49): object \"fF\" assigned a value but never read" {  } { { "StageMemory.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageMemory.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701793188012 "|CPU|StageMemory:stagememory_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sAddr StageMemory.vhd(53) " "Verilog HDL or VHDL warning at StageMemory.vhd(53): object \"sAddr\" assigned a value but never read" {  } { { "StageMemory.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageMemory.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701793188012 "|CPU|StageMemory:stagememory_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sMemValue StageMemory.vhd(56) " "VHDL Signal Declaration warning at StageMemory.vhd(56): used implicit default value for signal \"sMemValue\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "StageMemory.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageMemory.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701793188012 "|CPU|StageMemory:stagememory_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SP_DEFAULT StageMemory.vhd(62) " "VHDL Signal Declaration warning at StageMemory.vhd(62): used explicit default value for signal \"SP_DEFAULT\" because signal was never assigned a value" {  } { { "StageMemory.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageMemory.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701793188013 "|CPU|StageMemory:stagememory_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SP_DEFAULT StageMemory.vhd(98) " "VHDL Process Statement warning at StageMemory.vhd(98): signal \"SP_DEFAULT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StageMemory.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/StageMemory.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701793188013 "|CPU|StageMemory:stagememory_inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[0\] GND " "Pin \"OUTPUT\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[1\] GND " "Pin \"OUTPUT\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[2\] GND " "Pin \"OUTPUT\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[3\] GND " "Pin \"OUTPUT\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[4\] GND " "Pin \"OUTPUT\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[5\] GND " "Pin \"OUTPUT\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[6\] GND " "Pin \"OUTPUT\[6\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[7\] GND " "Pin \"OUTPUT\[7\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[8\] GND " "Pin \"OUTPUT\[8\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[9\] GND " "Pin \"OUTPUT\[9\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[10\] GND " "Pin \"OUTPUT\[10\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[11\] GND " "Pin \"OUTPUT\[11\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[12\] GND " "Pin \"OUTPUT\[12\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[13\] GND " "Pin \"OUTPUT\[13\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[14\] GND " "Pin \"OUTPUT\[14\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[15\] GND " "Pin \"OUTPUT\[15\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[16\] GND " "Pin \"OUTPUT\[16\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[17\] GND " "Pin \"OUTPUT\[17\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[18\] GND " "Pin \"OUTPUT\[18\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[19\] GND " "Pin \"OUTPUT\[19\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[20\] GND " "Pin \"OUTPUT\[20\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[21\] GND " "Pin \"OUTPUT\[21\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[22\] GND " "Pin \"OUTPUT\[22\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[23\] GND " "Pin \"OUTPUT\[23\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[24\] GND " "Pin \"OUTPUT\[24\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[25\] GND " "Pin \"OUTPUT\[25\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[26\] GND " "Pin \"OUTPUT\[26\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[27\] GND " "Pin \"OUTPUT\[27\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[28\] GND " "Pin \"OUTPUT\[28\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[29\] GND " "Pin \"OUTPUT\[29\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[30\] GND " "Pin \"OUTPUT\[30\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTPUT\[31\] GND " "Pin \"OUTPUT\[31\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|OUTPUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR\[0\] GND " "Pin \"ERROR\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR\[1\] GND " "Pin \"ERROR\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR\[2\] GND " "Pin \"ERROR\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[0\] GND " "Pin \"ERROR_PC\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[1\] GND " "Pin \"ERROR_PC\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[2\] GND " "Pin \"ERROR_PC\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[3\] GND " "Pin \"ERROR_PC\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[4\] GND " "Pin \"ERROR_PC\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[5\] GND " "Pin \"ERROR_PC\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[6\] GND " "Pin \"ERROR_PC\[6\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[7\] GND " "Pin \"ERROR_PC\[7\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[8\] GND " "Pin \"ERROR_PC\[8\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[9\] GND " "Pin \"ERROR_PC\[9\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[10\] GND " "Pin \"ERROR_PC\[10\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[11\] GND " "Pin \"ERROR_PC\[11\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[12\] GND " "Pin \"ERROR_PC\[12\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[13\] GND " "Pin \"ERROR_PC\[13\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[14\] GND " "Pin \"ERROR_PC\[14\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[15\] GND " "Pin \"ERROR_PC\[15\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[16\] GND " "Pin \"ERROR_PC\[16\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[17\] GND " "Pin \"ERROR_PC\[17\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[18\] GND " "Pin \"ERROR_PC\[18\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[19\] GND " "Pin \"ERROR_PC\[19\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[20\] GND " "Pin \"ERROR_PC\[20\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[21\] GND " "Pin \"ERROR_PC\[21\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[22\] GND " "Pin \"ERROR_PC\[22\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[23\] GND " "Pin \"ERROR_PC\[23\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[24\] GND " "Pin \"ERROR_PC\[24\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[25\] GND " "Pin \"ERROR_PC\[25\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[26\] GND " "Pin \"ERROR_PC\[26\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[27\] GND " "Pin \"ERROR_PC\[27\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[28\] GND " "Pin \"ERROR_PC\[28\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[29\] GND " "Pin \"ERROR_PC\[29\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[30\] GND " "Pin \"ERROR_PC\[30\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ERROR_PC\[31\] GND " "Pin \"ERROR_PC\[31\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701793188372 "|CPU|ERROR_PC[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701793188372 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "172 " "172 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701793188390 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701793188592 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701793188592 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[0\] " "No output dependent on input pin \"INPUT\[0\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[1\] " "No output dependent on input pin \"INPUT\[1\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[2\] " "No output dependent on input pin \"INPUT\[2\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[3\] " "No output dependent on input pin \"INPUT\[3\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[4\] " "No output dependent on input pin \"INPUT\[4\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[5\] " "No output dependent on input pin \"INPUT\[5\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[6\] " "No output dependent on input pin \"INPUT\[6\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[7\] " "No output dependent on input pin \"INPUT\[7\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[8\] " "No output dependent on input pin \"INPUT\[8\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[9\] " "No output dependent on input pin \"INPUT\[9\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[10\] " "No output dependent on input pin \"INPUT\[10\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[11\] " "No output dependent on input pin \"INPUT\[11\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[12\] " "No output dependent on input pin \"INPUT\[12\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[13\] " "No output dependent on input pin \"INPUT\[13\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[14\] " "No output dependent on input pin \"INPUT\[14\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[15\] " "No output dependent on input pin \"INPUT\[15\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[16\] " "No output dependent on input pin \"INPUT\[16\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[17\] " "No output dependent on input pin \"INPUT\[17\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[18\] " "No output dependent on input pin \"INPUT\[18\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[19\] " "No output dependent on input pin \"INPUT\[19\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[20\] " "No output dependent on input pin \"INPUT\[20\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[21\] " "No output dependent on input pin \"INPUT\[21\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[22\] " "No output dependent on input pin \"INPUT\[22\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[23\] " "No output dependent on input pin \"INPUT\[23\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[24\] " "No output dependent on input pin \"INPUT\[24\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[25\] " "No output dependent on input pin \"INPUT\[25\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[26\] " "No output dependent on input pin \"INPUT\[26\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[27\] " "No output dependent on input pin \"INPUT\[27\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[28\] " "No output dependent on input pin \"INPUT\[28\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[29\] " "No output dependent on input pin \"INPUT\[29\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[30\] " "No output dependent on input pin \"INPUT\[30\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT\[31\] " "No output dependent on input pin \"INPUT\[31\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INPUT[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INT " "No output dependent on input pin \"INT\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|RESET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "CPU.vhd" "" { Text "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701793188712 "|CPU|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701793188712 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701793188713 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701793188713 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701793188713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 134 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701793188734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 18:19:48 2023 " "Processing ended: Tue Dec  5 18:19:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701793188734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701793188734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701793188734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701793188734 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701793190024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701793190024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 18:19:49 2023 " "Processing started: Tue Dec  5 18:19:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701793190024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701793190024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off the_epic_cpu -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off the_epic_cpu -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701793190024 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701793190660 ""}
{ "Info" "0" "" "Project  = the_epic_cpu" {  } {  } 0 0 "Project  = the_epic_cpu" 0 0 "Fitter" 0 0 1701793190661 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1701793190661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701793190751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701793190751 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701793190757 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701793190789 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701793190789 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701793191106 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701793191150 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701793191286 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "102 102 " "No exact pin location assignment(s) for 102 pins of 102 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701793191463 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1701793196281 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701793196495 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701793196517 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701793196517 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701793196518 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701793196518 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701793196518 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701793196519 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701793196519 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701793196519 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701793196519 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701793196548 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701793200108 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701793200109 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1701793200109 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1701793200109 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701793200110 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1701793200110 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701793200110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701793200115 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1701793200175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701793203118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701793205416 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701793205735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701793205735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701793206494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701793209582 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701793209582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701793209735 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1701793209735 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701793209735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701793209739 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701793211690 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701793211721 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701793212064 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701793212065 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701793212624 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701793214980 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701793215226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7046 " "Peak virtual memory: 7046 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701793215679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 18:20:15 2023 " "Processing ended: Tue Dec  5 18:20:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701793215679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701793215679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701793215679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701793215679 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701793216770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701793216771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 18:20:16 2023 " "Processing started: Tue Dec  5 18:20:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701793216771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701793216771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off the_epic_cpu -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off the_epic_cpu -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701793216771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701793217202 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701793222552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701793222913 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 18:20:22 2023 " "Processing ended: Tue Dec  5 18:20:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701793222913 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701793222913 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701793222913 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701793222913 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701793223536 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701793223971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701793223971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 18:20:23 2023 " "Processing started: Tue Dec  5 18:20:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701793223971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701793223971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta the_epic_cpu -c CPU " "Command: quartus_sta the_epic_cpu -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701793223971 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701793224044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701793224400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701793224400 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701793224426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701793224426 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701793224794 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701793224794 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1701793224794 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1701793224794 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701793224794 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1701793224794 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701793224795 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1701793224804 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701793224805 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701793224807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701793224818 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701793224819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701793224824 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701793224826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701793224829 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701793224834 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701793224860 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701793225636 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701793225692 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1701793225692 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1701793225692 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1701793225692 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701793225694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701793225699 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701793225700 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701793225704 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701793225706 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701793225710 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701793225712 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701793225882 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701793226292 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701793226320 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1701793226320 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1701793226320 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1701793226320 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701793226322 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701793226326 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701793226331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701793226332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701793226336 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701793226338 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701793226436 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1701793226437 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1701793226437 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1701793226437 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701793226439 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701793226445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701793226447 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701793226451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701793226452 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701793227649 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701793227650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5191 " "Peak virtual memory: 5191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701793227692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 18:20:27 2023 " "Processing ended: Tue Dec  5 18:20:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701793227692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701793227692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701793227692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701793227692 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701793228634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701793228635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 18:20:28 2023 " "Processing started: Tue Dec  5 18:20:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701793228635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701793228635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off the_epic_cpu -c CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off the_epic_cpu -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701793228635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701793229169 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU.vho C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/simulation/modelsim/ simulation " "Generated file CPU.vho in folder \"C:/Users/xAbdoMo/Desktop/Uni/Projects/Arch/the-epic-cpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701793229205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701793229230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 18:20:29 2023 " "Processing ended: Tue Dec  5 18:20:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701793229230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701793229230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701793229230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701793229230 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 148 s " "Quartus Prime Full Compilation was successful. 0 errors, 148 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701793229823 ""}
