Timing Report Max Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Thu Sep  9 12:35:14 2021


Design: top
Family: PolarFire
Die: MPF100T
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

-----------------------------------------------------
SUMMARY

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160:CLK
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               REF_CLK_0
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               atck
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV

No Path 

END SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  Delay (ns):              7.266
  Arrival (ns):            7.266
  Recovery (ns):           1.395
  External Recovery (ns):   6.402
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: USER_RESETN
  To: PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  data required time                                    N/C
  data arrival time                          -        7.266
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.322          cell: ADLIB:IOPAD_IN
  1.322                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.322                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.346          cell: ADLIB:IOIN_IB_E
  1.668                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     5.598          net: USER_RESETN_c
  7.266                        PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N (r)
                                    
  7.266                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV
               +     0.000          Clock source
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV (r)
               +     0.000          net: PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0_CLK_OUT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:CLK0 (r)
               +     0.581          cell: ADLIB:ICB_NGMUX
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:Y (r)
               +     0.000          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/Y_I_NGMUX_net
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:A (r)
               +     0.163          cell: ADLIB:ICB_CLKINT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:Y (r)
               +     0.312          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_NET
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:A (r)
               +     0.152          cell: ADLIB:GB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:Y (r)
               +     0.328          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_Y
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:Y (f)
               +     0.674          net: PCIe_EP_0/PCIe_TL_CLK_0_TL_CLK
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK (r)
               -     1.395          Library recovery time: ADLIB:PCIE
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N


Operating Conditions : slow_lv_ht

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160:CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160_INT/U0_RGB1:A

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK

No Path 

END SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  Delay (ns):              6.752
  Arrival (ns):            6.752
  Recovery (ns):           1.495
  External Recovery (ns):   2.370
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: USER_RESETN
  To: PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  data required time                                    N/C
  data arrival time                          -        6.752
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.147          cell: ADLIB:IOPAD_IN
  1.147                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.147                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.279          cell: ADLIB:IOIN_IB_E
  1.426                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     5.326          net: USER_RESETN_c
  6.752                        PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N (r)
                                    
  6.752                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK
               +     0.000          Clock source
  N/C                          PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK (r)
               +     3.515          net: PCIe_EP_0/PCIe_TX_PLL_0_CLK_125
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX_1:A (r)
               +     0.000          cell: ADLIB:ICB_INT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX_1:Y (r)
               +     0.183          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX_NET
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:CLK1 (r)
               +     0.576          cell: ADLIB:ICB_NGMUX
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:Y (r)
               +     0.000          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/Y_I_NGMUX_net
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:A (r)
               +     0.162          cell: ADLIB:ICB_CLKINT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:Y (r)
               +     0.289          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_NET
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:A (r)
               +     0.154          cell: ADLIB:GB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:Y (r)
               +     0.309          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_Y
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:A (r)
               +     0.048          cell: ADLIB:RGB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:Y (f)
               +     0.641          net: PCIe_EP_0/PCIe_TL_CLK_0_TL_CLK
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK (r)
               -     1.495          Library recovery time: ADLIB:PCIE
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N


Operating Conditions : slow_lv_lt

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0

SET Register to Register

Path 1
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_raddr[7]:EN
  Delay (ns):              4.865
  Arrival (ns):            6.904
  Setup (ns):              0.034
  Minimum Period (ns):     5.152
  Operating Conditions: slow_lv_ht

Path 2
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_raddr[4]:EN
  Delay (ns):              4.864
  Arrival (ns):            6.903
  Setup (ns):              0.034
  Minimum Period (ns):     5.151
  Operating Conditions: slow_lv_ht

Path 3
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_raddr[3]:EN
  Delay (ns):              4.865
  Arrival (ns):            6.904
  Setup (ns):              0.034
  Minimum Period (ns):     5.151
  Operating Conditions: slow_lv_ht

Path 4
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_raddr[1]:EN
  Delay (ns):              4.865
  Arrival (ns):            6.904
  Setup (ns):              0.034
  Minimum Period (ns):     5.151
  Operating Conditions: slow_lv_ht

Path 5
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_raddr[0]:EN
  Delay (ns):              4.865
  Arrival (ns):            6.904
  Setup (ns):              0.034
  Minimum Period (ns):     5.151
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To: si5344a_config_0/cfg_mem_raddr[7]:EN
  data required time                                    N/C
  data arrival time                          -        6.904
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     0.222          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  0.222                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.369                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.349          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  0.718                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.169          cell: ADLIB:GB
  0.887                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.355          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  1.242                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  1.300                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.739          net: PF_CCC_C0_0_OUT0_FABCLK_0
  2.039                        si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK (r)
               +     2.295          cell: ADLIB:RAM1K20_IP
  4.334                        si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_DOUT[0] (f)
               +     0.575          net: si5344a_config_0/cfg_mem_rdata[16]
  4.909                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2_17:D (f)
               +     0.091          cell: ADLIB:CFG4
  5.000                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2_17:Y (r)
               +     0.371          net: si5344a_config_0/m143_0_a2_17
  5.371                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2:C (r)
               +     0.200          cell: ADLIB:CFG4
  5.571                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2:Y (r)
               +     0.335          net: si5344a_config_0/N_264_mux
  5.906                        si5344a_config_0/cfg_state_ns_11_0_.cfg_state_9_sqmuxa_i_a2_0:A (r)
               +     0.090          cell: ADLIB:CFG2
  5.996                        si5344a_config_0/cfg_state_ns_11_0_.cfg_state_9_sqmuxa_i_a2_0:Y (r)
               +     0.071          net: si5344a_config_0/N_1649
  6.067                        si5344a_config_0/cfg_state_ns_11_0_.cfg_state_9_sqmuxa_i_a2_0_RNILN8F:A (r)
               +     0.094          cell: ADLIB:CFG2
  6.161                        si5344a_config_0/cfg_state_ns_11_0_.cfg_state_9_sqmuxa_i_a2_0_RNILN8F:Y (f)
               +     0.115          net: si5344a_config_0/N_1617_i
  6.276                        si5344a_config_0/cfg_state_ns_11_0_.cfg_state_9_sqmuxa_i_a2_0_RNIAH9J:A (f)
               +     0.085          cell: ADLIB:CFG2
  6.361                        si5344a_config_0/cfg_state_ns_11_0_.cfg_state_9_sqmuxa_i_a2_0_RNIAH9J:Y (f)
               +     0.543          net: si5344a_config_0/cfg_state_9_sqmuxa_i_a2_0_RNIAH9J
  6.904                        si5344a_config_0/cfg_mem_raddr[7]:EN (f)
                                    
  6.904                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     0.202          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.317          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.154          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.323          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.478          net: PF_CCC_C0_0_OUT0_FABCLK_0
  N/C                          si5344a_config_0/cfg_mem_raddr[7]:CLK (r)
               +     0.136          
  N/C                          clock reconvergence pessimism
               -     0.034          Library setup time: ADLIB:SLE
  N/C                          si5344a_config_0/cfg_mem_raddr[7]:EN


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[23]:D
  Delay (ns):              3.361
  Arrival (ns):            3.361
  Setup (ns):              0.000
  External Setup (ns):     1.706
  Operating Conditions: slow_lv_ht

Path 2
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[18]:D
  Delay (ns):              3.338
  Arrival (ns):            3.338
  Setup (ns):              0.000
  External Setup (ns):     1.683
  Operating Conditions: slow_lv_ht

Path 3
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[4]:D
  Delay (ns):              3.300
  Arrival (ns):            3.300
  Setup (ns):              0.000
  External Setup (ns):     1.645
  Operating Conditions: slow_lv_ht

Path 4
  From: I2C_SDA
  To:   si5344a_config_0/rdata_shift_reg[0]:D
  Delay (ns):              3.289
  Arrival (ns):            3.289
  Setup (ns):              0.000
  External Setup (ns):     1.627
  Operating Conditions: slow_lv_ht

Path 5
  From: UART_RX
  To:   uart_ctrl_0/rx_clock_divider[10]:D
  Delay (ns):              3.203
  Arrival (ns):            3.203
  Setup (ns):              0.000
  External Setup (ns):     1.531
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: I2C_SDA
  To: si5344a_config_0/i2c_state[23]:D
  data required time                                    N/C
  data arrival time                          -        3.361
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        I2C_SDA (r)
               +     1.322          cell: ADLIB:IOPAD_BI
  1.322                        BIBUF_0/U_IOPAD:Y (r)
               +     0.000          net: BIBUF_0/YIN
  1.322                        BIBUF_0/U_IOBI:YIN (r)
               +     0.346          cell: ADLIB:IOBI_IB_OB_EB
  1.668                        BIBUF_0/U_IOBI:Y (r)
               +     1.493          net: BIBUF_0_Y
  3.161                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_i_0_RNIOI2B1[23]:C (r)
               +     0.171          cell: ADLIB:CFG4
  3.332                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_i_0_RNIOI2B1[23]:Y (r)
               +     0.029          net: si5344a_config_0/N_541_i
  3.361                        si5344a_config_0/i2c_state[23]:D (r)
                                    
  3.361                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     0.202          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.317          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.154          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.323          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.483          net: PF_CCC_C0_0_OUT0_FABCLK_0
  N/C                          si5344a_config_0/i2c_state[23]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          si5344a_config_0/i2c_state[23]:D


Operating Conditions : slow_lv_ht

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: si5344a_config_0/i2c_state[8]:CLK
  To:   I2C_SCL
  Delay (ns):              7.553
  Arrival (ns):            9.409
  Clock to Out (ns):       9.409
  Operating Conditions: slow_lv_ht

Path 2
  From: si5344a_config_0/i2c_state[22]:CLK
  To:   I2C_SCL
  Delay (ns):              7.367
  Arrival (ns):            9.223
  Clock to Out (ns):       9.223
  Operating Conditions: slow_lv_ht

Path 3
  From: si5344a_config_0/i2c_state[13]:CLK
  To:   I2C_SCL
  Delay (ns):              7.362
  Arrival (ns):            9.218
  Clock to Out (ns):       9.218
  Operating Conditions: slow_lv_ht

Path 4
  From: si5344a_config_0/i2c_state[6]:CLK
  To:   I2C_SCL
  Delay (ns):              7.358
  Arrival (ns):            9.214
  Clock to Out (ns):       9.214
  Operating Conditions: slow_lv_ht

Path 5
  From: si5344a_config_0/i2c_state[15]:CLK
  To:   I2C_SCL
  Delay (ns):              7.287
  Arrival (ns):            9.143
  Clock to Out (ns):       9.143
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: si5344a_config_0/i2c_state[8]:CLK
  To: I2C_SCL
  data required time                                    N/C
  data arrival time                          -        9.409
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     0.222          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  0.222                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.369                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.349          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  0.718                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.169          cell: ADLIB:GB
  0.887                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.355          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  1.242                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  1.300                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.556          net: PF_CCC_C0_0_OUT0_FABCLK_0
  1.856                        si5344a_config_0/i2c_state[8]:CLK (r)
               +     0.209          cell: ADLIB:SLE
  2.065                        si5344a_config_0/i2c_state[8]:Q (r)
               +     0.613          net: si5344a_config_0/i2c_state_Z[8]
  2.678                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2_4:B (r)
               +     0.247          cell: ADLIB:CFG4
  2.925                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2_4:Y (f)
               +     0.333          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_83
  3.258                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_o3:C (f)
               +     0.178          cell: ADLIB:CFG3
  3.436                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_o3:Y (f)
               +     0.317          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_1651
  3.753                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2_4_0:B (f)
               +     0.116          cell: ADLIB:CFG4
  3.869                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2_4_0:Y (f)
               +     0.304          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2_4_Z
  4.173                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0:A (f)
               +     0.116          cell: ADLIB:CFG4
  4.289                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0:Y (f)
               +     0.139          net: si5344a_config_0_SI5344A_SCL
  4.428                        INV_2:A (f)
               +     0.123          cell: ADLIB:CFG1
  4.551                        INV_2:Y (r)
               +     1.409          net: INV_2_Y
  5.960                        BIBUF_1/U_IOBI:E (r)
               +     0.210          cell: ADLIB:IOBI_IB_OB_EB
  6.170                        BIBUF_1/U_IOBI:EOUT (r)
               +     0.000          net: BIBUF_1/EOUT
  6.170                        BIBUF_1/U_IOPAD:E (r)
               +     3.239          cell: ADLIB:IOPAD_BI
  9.409                        BIBUF_1/U_IOPAD:PAD (r)
                                    
  9.409                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
                                    
  N/C                          I2C_SCL (r)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_wdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[4]:ALn
  Delay (ns):              1.934
  Arrival (ns):            3.789
  Recovery (ns):           0.196
  Minimum Period (ns):     2.228
  Skew (ns):               0.098
  Operating Conditions: slow_lv_ht

Path 2
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_wdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[3]:ALn
  Delay (ns):              1.934
  Arrival (ns):            3.789
  Recovery (ns):           0.196
  Minimum Period (ns):     2.228
  Skew (ns):               0.098
  Operating Conditions: slow_lv_ht

Path 3
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_wdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[2]:ALn
  Delay (ns):              1.933
  Arrival (ns):            3.788
  Recovery (ns):           0.196
  Minimum Period (ns):     2.227
  Skew (ns):               0.098
  Operating Conditions: slow_lv_ht

Path 4
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_wdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[1]:ALn
  Delay (ns):              1.933
  Arrival (ns):            3.788
  Recovery (ns):           0.196
  Minimum Period (ns):     2.227
  Skew (ns):               0.098
  Operating Conditions: slow_lv_ht

Path 5
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_wdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[0]:ALn
  Delay (ns):              1.933
  Arrival (ns):            3.788
  Recovery (ns):           0.196
  Minimum Period (ns):     2.227
  Skew (ns):               0.098
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: si5344a_config_0/i2c_wdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[4]:ALn
  data required time                                    N/C
  data arrival time                          -        3.789
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     0.222          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  0.222                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.369                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.349          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  0.718                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.169          cell: ADLIB:GB
  0.887                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.353          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  1.240                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:A (r)
               +     0.058          cell: ADLIB:RGB
  1.298                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:Y (f)
               +     0.557          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0_rgb_net_1
  1.855                        CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.056                        CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:Q (r)
               +     1.733          net: CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff
  3.789                        si5344a_config_0/i2c_wdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[4]:ALn (r)
                                    
  3.789                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     0.202          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.317          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.154          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.323          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.494          net: PF_CCC_C0_0_OUT0_FABCLK_0
  N/C                          si5344a_config_0/i2c_wdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[4]:CLK (r)
               +     0.091          
  N/C                          clock reconvergence pessimism
               -     0.196          Library recovery time: ADLIB:SLE
  N/C                          si5344a_config_0/i2c_wdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[4]:ALn


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

SET Register to Register

Path 1
  From: ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[4]:CLK
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[4]:D
  Delay (ns):              2.958
  Arrival (ns):            4.813
  Setup (ns):              0.000
  Minimum Period (ns):     3.013
  Operating Conditions: slow_lv_ht

Path 2
  From: ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[4]:CLK
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[7]:D
  Delay (ns):              2.720
  Arrival (ns):            4.575
  Setup (ns):              0.000
  Minimum Period (ns):     2.802
  Operating Conditions: slow_lv_ht

Path 3
  From: ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[4]:CLK
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[9]:D
  Delay (ns):              2.717
  Arrival (ns):            4.572
  Setup (ns):              0.000
  Minimum Period (ns):     2.799
  Operating Conditions: slow_lv_ht

Path 4
  From: ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[4]:CLK
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[6]:D
  Delay (ns):              2.687
  Arrival (ns):            4.542
  Setup (ns):              0.000
  Minimum Period (ns):     2.769
  Operating Conditions: slow_lv_ht

Path 5
  From: ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[0]:CLK
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[4]:D
  Delay (ns):              2.703
  Arrival (ns):            4.533
  Setup (ns):              0.000
  Minimum Period (ns):     2.748
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[4]:CLK
  To: ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[4]:D
  data required time                                    N/C
  data arrival time                          -        4.813
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     0.200          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  0.200                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.142          cell: ADLIB:ICB_CLKINT
  0.342                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.369          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  0.711                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A (r)
               +     0.172          cell: ADLIB:GB
  0.883                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y (r)
               +     0.337          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y
  1.220                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  1.278                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y (f)
               +     0.577          net: PF_CCC_C0_0_OUT1_FABCLK_0
  1.855                        ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[4]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.056                        ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[4]:Q (r)
               +     0.507          net: ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs_Z[4]
  2.563                        ident_coreinst/IICE_INST/b5_nUTGT/un1_b3_nfs_3:A (r)
               +     0.090          cell: ADLIB:CFG4
  2.653                        ident_coreinst/IICE_INST/b5_nUTGT/un1_b3_nfs_3:Y (r)
               +     0.139          net: ident_coreinst/IICE_INST/b5_nUTGT/un1_b3_nfs_3_Z
  2.792                        ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_i_o2[1]:D (r)
               +     0.094          cell: ADLIB:CFG4
  2.886                        ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_i_o2[1]:Y (f)
               +     0.507          net: ident_coreinst/IICE_INST/b5_nUTGT/N_146
  3.393                        ident_coreinst/IICE_INST/b5_nUTGT/b8_nUT_TJfx_0_o3:C (f)
               +     0.091          cell: ADLIB:CFG4
  3.484                        ident_coreinst/IICE_INST/b5_nUTGT/b8_nUT_TJfx_0_o3:Y (r)
               +     0.450          net: ident_coreinst/IICE_INST/b5_nUTGT/b8_nUT_TJfx
  3.934                        ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT_RNIRPH93[0]:D (r)
               +     0.090          cell: ADLIB:ARI1_CC
  4.024                        ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT_RNIRPH93[0]:P (r)
               +     0.014          net: NET_CC_CONFIG3395
  4.038                        ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o2_RNISOMA1[11]_CC_0:P[1] (r)
               +     0.427          cell: ADLIB:CC_CONFIG
  4.465                        ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o2_RNISOMA1[11]_CC_0:CC[5] (f)
               +     0.000          net: NET_CC_CONFIG3414
  4.465                        ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT_RNIBIU4B[4]:CC (f)
               +     0.043          cell: ADLIB:ARI1_CC
  4.508                        ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT_RNIBIU4B[4]:S (r)
               +     0.305          net: ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_s[4]
  4.813                        ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[4]:D (r)
                                    
  4.813                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     0.182          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.123          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.336          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A (r)
               +     0.157          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y (r)
               +     0.305          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y (f)
               +     0.499          net: PF_CCC_C0_0_OUT1_FABCLK_0
  N/C                          ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[4]:CLK (r)
               +     0.149          
  N/C                          clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[4]:D


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: fmc_in[22]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[11]:D
  Delay (ns):              4.572
  Arrival (ns):            4.572
  Setup (ns):              0.000
  External Setup (ns):     2.904
  Operating Conditions: slow_lv_ht

Path 2
  From: fmc_in[30]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[3]:D
  Delay (ns):              4.412
  Arrival (ns):            4.412
  Setup (ns):              0.000
  External Setup (ns):     2.752
  Operating Conditions: slow_lv_ht

Path 3
  From: fmc_in[23]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[10]:D
  Delay (ns):              4.347
  Arrival (ns):            4.347
  Setup (ns):              0.000
  External Setup (ns):     2.688
  Operating Conditions: slow_lv_ht

Path 4
  From: fmc_in[31]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[2]:D
  Delay (ns):              4.354
  Arrival (ns):            4.354
  Setup (ns):              0.000
  External Setup (ns):     2.687
  Operating Conditions: slow_lv_ht

Path 5
  From: fmc_in[1]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[32]:D
  Delay (ns):              4.242
  Arrival (ns):            4.242
  Setup (ns):              0.000
  External Setup (ns):     2.574
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: fmc_in[22]
  To: ident_coreinst/IICE_INST/mdiclink_reg[11]:D
  data required time                                    N/C
  data arrival time                          -        4.572
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        fmc_in[22] (f)
               +     0.000          net: fmc_in[22]
  0.000                        fmc_in_ibuf[22]/U_IOPAD:PAD (f)
               +     1.213          cell: ADLIB:IOPAD_IN
  1.213                        fmc_in_ibuf[22]/U_IOPAD:Y (f)
               +     0.000          net: fmc_in_ibuf[22]/YIN
  1.213                        fmc_in_ibuf[22]/U_IOIN:YIN (f)
               +     0.338          cell: ADLIB:IOIN_IB_E
  1.551                        fmc_in_ibuf[22]/U_IOIN:Y (f)
               +     3.021          net: fmc_in_c[22]
  4.572                        ident_coreinst/IICE_INST/mdiclink_reg[11]:D (f)
                                    
  4.572                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     0.182          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.123          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.336          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:A (r)
               +     0.153          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:Y (r)
               +     0.308          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_gbs_1
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:Y (f)
               +     0.517          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
  N/C                          ident_coreinst/IICE_INST/mdiclink_reg[11]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          ident_coreinst/IICE_INST/mdiclink_reg[11]:D


Operating Conditions : slow_lv_ht

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: system_top_0/fmc_out[2]:CLK
  To:   fmc_out[2]
  Delay (ns):              7.024
  Arrival (ns):            8.880
  Clock to Out (ns):       8.880
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/fmc_out[3]:CLK
  To:   fmc_out[3]
  Delay (ns):              6.731
  Arrival (ns):            8.595
  Clock to Out (ns):       8.595
  Operating Conditions: slow_lv_ht

Path 3
  From: system_top_0/fmc_out[24]:CLK
  To:   fmc_out[24]
  Delay (ns):              6.699
  Arrival (ns):            8.560
  Clock to Out (ns):       8.560
  Operating Conditions: slow_lv_ht

Path 4
  From: system_top_0/fmc_out[25]:CLK
  To:   fmc_out[25]
  Delay (ns):              6.477
  Arrival (ns):            8.341
  Clock to Out (ns):       8.341
  Operating Conditions: slow_lv_ht

Path 5
  From: system_top_0/fmc_out[0]:CLK
  To:   fmc_out[0]
  Delay (ns):              6.104
  Arrival (ns):            7.959
  Clock to Out (ns):       7.959
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/fmc_out[2]:CLK
  To: fmc_out[2]
  data required time                                    N/C
  data arrival time                          -        8.880
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     0.200          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  0.200                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.142          cell: ADLIB:ICB_CLKINT
  0.342                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.369          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  0.711                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:A (r)
               +     0.169          cell: ADLIB:GB
  0.880                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:Y (r)
               +     0.343          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_gbs_1
  1.223                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:A (r)
               +     0.058          cell: ADLIB:RGB
  1.281                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:Y (f)
               +     0.575          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
  1.856                        system_top_0/fmc_out[2]:CLK (r)
               +     0.190          cell: ADLIB:SLE
  2.046                        system_top_0/fmc_out[2]:Q (f)
               +     2.836          net: fmc_out_c[2]
  4.882                        fmc_out_obuf[2]/U_IOTRI:D (f)
               +     0.918          cell: ADLIB:IOTRI_OB_EB
  5.800                        fmc_out_obuf[2]/U_IOTRI:DOUT (f)
               +     0.000          net: fmc_out_obuf[2]/DOUT
  5.800                        fmc_out_obuf[2]/U_IOPAD:D (f)
               +     3.080          cell: ADLIB:IOPAD_TRI
  8.880                        fmc_out_obuf[2]/U_IOPAD:PAD (f)
               +     0.000          net: fmc_out[2]
  8.880                        fmc_out[2] (f)
                                    
  8.880                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
                                    
  N/C                          fmc_out[2] (f)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

No Path 

END SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

No Path 

END SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

----------------------------------------------------

SET atck to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

No Path 

END SET atck to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2

Info: The maximum frequency of this clock domain is limited by the period of pin PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:A

SET Register to Register

Path 1
  From: system_top_0/counter_2[11]:CLK
  To:   system_top_0/led[1]:D
  Delay (ns):              1.731
  Arrival (ns):            3.861
  Setup (ns):              0.000
  Minimum Period (ns):     1.799
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/counter_2[11]:CLK
  To:   system_top_0/led[0]:D
  Delay (ns):              1.730
  Arrival (ns):            3.860
  Setup (ns):              0.000
  Minimum Period (ns):     1.798
  Operating Conditions: slow_lv_ht

Path 3
  From: system_top_0/counter_2[7]:CLK
  To:   system_top_0/led[1]:D
  Delay (ns):              1.702
  Arrival (ns):            3.830
  Setup (ns):              0.000
  Minimum Period (ns):     1.745
  Operating Conditions: slow_lv_ht

Path 4
  From: system_top_0/counter_2[7]:CLK
  To:   system_top_0/led[0]:D
  Delay (ns):              1.701
  Arrival (ns):            3.829
  Setup (ns):              0.000
  Minimum Period (ns):     1.744
  Operating Conditions: slow_lv_ht

Path 5
  From: system_top_0/counter_2[18]:CLK
  To:   system_top_0/led[1]:D
  Delay (ns):              1.623
  Arrival (ns):            3.753
  Setup (ns):              0.000
  Minimum Period (ns):     1.691
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/counter_2[11]:CLK
  To: system_top_0/led[1]:D
  data required time                                    N/C
  data arrival time                          -        3.861
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
               +     0.498          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_8
  0.498                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.645                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:Y (r)
               +     0.361          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_NET
  1.006                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:A (r)
               +     0.172          cell: ADLIB:GB
  1.178                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:Y (r)
               +     0.329          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_Y
  1.507                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  1.565                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:Y (f)
               +     0.565          net: PF_CCC_C0_0_OUT2_FABCLK_0
  2.130                        system_top_0/counter_2[11]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.331                        system_top_0/counter_2[11]:Q (r)
               +     0.554          net: system_top_0/counter_2_Z[11]
  2.885                        system_top_0/fmc_in_1_0_I_33:A (r)
               +     0.051          cell: ADLIB:ARI1_CC
  2.936                        system_top_0/fmc_in_1_0_I_33:P (f)
               +     0.015          net: NET_CC_CONFIG6235
  2.951                        system_top_0/fmc_in_1_0_I_1_CC_0:P[8] (f)
               +     0.216          cell: ADLIB:CC_CONFIG
  3.167                        system_top_0/fmc_in_1_0_I_1_CC_0:CO (f)
               +     0.017          net: CI_TO_CO6214
  3.184                        system_top_0/fmc_in_1_0_I_1_CC_1:CI (f)
               +     0.196          cell: ADLIB:CC_CONFIG
  3.380                        system_top_0/fmc_in_1_0_I_1_CC_1:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG6286
  3.380                        system_top_0/fmc_in_1_0_I_99_FCINST1:CC (r)
               +     0.062          cell: ADLIB:FCEND_BUFF_CC
  3.442                        system_top_0/fmc_in_1_0_I_99_FCINST1:CO (r)
               +     0.343          net: system_top_0/fmc_in_1_0_data_tmp[16]
  3.785                        system_top_0/led_0[1]:A (r)
               +     0.051          cell: ADLIB:CFG2
  3.836                        system_top_0/led_0[1]:Y (f)
               +     0.025          net: system_top_0/led_0_Z[1]
  3.861                        system_top_0/led[1]:D (f)
                                    
  3.861                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
               +     0.453          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_8
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:Y (r)
               +     0.328          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:A (r)
               +     0.156          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:Y (r)
               +     0.297          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:Y (f)
               +     0.497          net: PF_CCC_C0_0_OUT2_FABCLK_0
  N/C                          system_top_0/led[1]:CLK (r)
               +     0.155          
  N/C                          clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          system_top_0/led[1]:D


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: fmc_in[1]
  To:   system_top_0/led[1]:D
  Delay (ns):              5.551
  Arrival (ns):            5.551
  Setup (ns):              0.000
  External Setup (ns):     3.644
  Operating Conditions: slow_lv_ht

Path 2
  From: fmc_in[1]
  To:   system_top_0/led[0]:D
  Delay (ns):              5.550
  Arrival (ns):            5.550
  Setup (ns):              0.000
  External Setup (ns):     3.643
  Operating Conditions: slow_lv_ht

Path 3
  From: fmc_in[23]
  To:   system_top_0/led[1]:D
  Delay (ns):              5.472
  Arrival (ns):            5.472
  Setup (ns):              0.000
  External Setup (ns):     3.565
  Operating Conditions: slow_lv_ht

Path 4
  From: fmc_in[23]
  To:   system_top_0/led[0]:D
  Delay (ns):              5.471
  Arrival (ns):            5.471
  Setup (ns):              0.000
  External Setup (ns):     3.564
  Operating Conditions: slow_lv_ht

Path 5
  From: fmc_in[22]
  To:   system_top_0/led[1]:D
  Delay (ns):              5.339
  Arrival (ns):            5.339
  Setup (ns):              0.000
  External Setup (ns):     3.432
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: fmc_in[1]
  To: system_top_0/led[1]:D
  data required time                                    N/C
  data arrival time                          -        5.551
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        fmc_in[1] (f)
               +     0.000          net: fmc_in[1]
  0.000                        fmc_in_ibuf[1]/U_IOPAD:PAD (f)
               +     1.213          cell: ADLIB:IOPAD_IN
  1.213                        fmc_in_ibuf[1]/U_IOPAD:Y (f)
               +     0.000          net: fmc_in_ibuf[1]/YIN
  1.213                        fmc_in_ibuf[1]/U_IOIN:YIN (f)
               +     0.338          cell: ADLIB:IOIN_IB_E
  1.551                        fmc_in_ibuf[1]/U_IOIN:Y (f)
               +     2.895          net: fmc_in_c[1]
  4.446                        system_top_0/fmc_in_1_0_I_1:C (f)
               +     0.151          cell: ADLIB:ARI1_CC
  4.597                        system_top_0/fmc_in_1_0_I_1:P (f)
               +     0.015          net: NET_CC_CONFIG6215
  4.612                        system_top_0/fmc_in_1_0_I_1_CC_0:P[3] (f)
               +     0.245          cell: ADLIB:CC_CONFIG
  4.857                        system_top_0/fmc_in_1_0_I_1_CC_0:CO (f)
               +     0.017          net: CI_TO_CO6214
  4.874                        system_top_0/fmc_in_1_0_I_1_CC_1:CI (f)
               +     0.196          cell: ADLIB:CC_CONFIG
  5.070                        system_top_0/fmc_in_1_0_I_1_CC_1:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG6286
  5.070                        system_top_0/fmc_in_1_0_I_99_FCINST1:CC (r)
               +     0.062          cell: ADLIB:FCEND_BUFF_CC
  5.132                        system_top_0/fmc_in_1_0_I_99_FCINST1:CO (r)
               +     0.343          net: system_top_0/fmc_in_1_0_data_tmp[16]
  5.475                        system_top_0/led_0[1]:A (r)
               +     0.051          cell: ADLIB:CFG2
  5.526                        system_top_0/led_0[1]:Y (f)
               +     0.025          net: system_top_0/led_0_Z[1]
  5.551                        system_top_0/led[1]:D (f)
                                    
  5.551                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
               +     0.453          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_8
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:Y (r)
               +     0.328          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:A (r)
               +     0.156          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:Y (r)
               +     0.297          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:Y (f)
               +     0.497          net: PF_CCC_C0_0_OUT2_FABCLK_0
  N/C                          system_top_0/led[1]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          system_top_0/led[1]:D


Operating Conditions : slow_lv_ht

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: system_top_0/led[0]:CLK
  To:   led[0]
  Delay (ns):              5.164
  Arrival (ns):            7.292
  Clock to Out (ns):       7.292
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/led[1]:CLK
  To:   led[1]
  Delay (ns):              5.045
  Arrival (ns):            7.173
  Clock to Out (ns):       7.173
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/led[0]:CLK
  To: led[0]
  data required time                                    N/C
  data arrival time                          -        7.292
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
               +     0.498          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_8
  0.498                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.645                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:Y (r)
               +     0.361          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_NET
  1.006                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:A (r)
               +     0.172          cell: ADLIB:GB
  1.178                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:Y (r)
               +     0.329          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_Y
  1.507                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  1.565                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:Y (f)
               +     0.563          net: PF_CCC_C0_0_OUT2_FABCLK_0
  2.128                        system_top_0/led[0]:CLK (r)
               +     0.190          cell: ADLIB:SLE
  2.318                        system_top_0/led[0]:Q (f)
               +     0.970          net: led_c[0]
  3.288                        led_obuf[0]/U_IOTRI:D (f)
               +     0.918          cell: ADLIB:IOTRI_OB_EB
  4.206                        led_obuf[0]/U_IOTRI:DOUT (f)
               +     0.000          net: led_obuf[0]/DOUT
  4.206                        led_obuf[0]/U_IOPAD:D (f)
               +     3.086          cell: ADLIB:IOPAD_TRI
  7.292                        led_obuf[0]/U_IOPAD:PAD (f)
               +     0.000          net: led[0]
  7.292                        led[0] (f)
                                    
  7.292                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
                                    
  N/C                          led[0] (f)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2

No Path 

END SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0

SET Register to Register

Path 1
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXIOutReg/WREADY:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[23]:D
  Delay (ns):              8.499
  Arrival (ns):           10.329
  Setup (ns):              0.000
  Minimum Period (ns):     8.539
  Operating Conditions: slow_lv_ht

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/R_ADDR_1_inst:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[23]:D
  Delay (ns):              8.368
  Arrival (ns):           10.245
  Setup (ns):              0.000
  Minimum Period (ns):     8.495
  Operating Conditions: slow_lv_ht

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/R_ADDR_0_inst:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[23]:D
  Delay (ns):              8.367
  Arrival (ns):           10.244
  Setup (ns):              0.000
  Minimum Period (ns):     8.494
  Operating Conditions: slow_lv_ht

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/R_ADDR_2_inst:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[23]:D
  Delay (ns):              8.365
  Arrival (ns):           10.242
  Setup (ns):              0.000
  Minimum Period (ns):     8.492
  Operating Conditions: slow_lv_ht

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/R_ADDR_3_inst:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[23]:D
  Delay (ns):              8.358
  Arrival (ns):           10.235
  Setup (ns):              0.000
  Minimum Period (ns):     8.485
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXIOutReg/WREADY:CLK
  To: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[23]:D
  data required time                                    N/C
  data arrival time                          -       10.329
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.227          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  0.227                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.374                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.349          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  0.723                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.170          cell: ADLIB:GB
  0.893                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.354          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  1.247                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB3:A (r)
               +     0.058          cell: ADLIB:RGB
  1.305                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB3:Y (f)
               +     0.525          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB3_rgb_net_1
  1.830                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXIOutReg/WREADY:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.031                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXIOutReg/WREADY:Q (r)
               +     1.424          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/AXI4_Interconnect_0_AXI3mslave0_WREADY
  3.455                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/AHBErrorReg_d22:B (r)
               +     0.053          cell: ADLIB:CFG2
  3.508                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/AHBErrorReg_d22:Y (r)
               +     1.514          net: AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_AXISlaveCtrl.AHBErrorReg_d22
  5.022                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/currState_ns_0_o2[5]:A (r)
               +     0.090          cell: ADLIB:CFG2
  5.112                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/currState_ns_0_o2[5]:Y (r)
               +     0.255          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/currState_ns_0_o2_Z[5]
  5.367                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_d_0_sqmuxa_4_0_a3:C (r)
               +     0.090          cell: ADLIB:CFG4
  5.457                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_d_0_sqmuxa_4_0_a3:Y (r)
               +     0.118          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/validByteCnt_d_0_sqmuxa_4
  5.575                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_validByteCnt_d_1_sqmuxa:B (r)
               +     0.090          cell: ADLIB:CFG2
  5.665                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_validByteCnt_d_1_sqmuxa:Y (r)
               +     1.360          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_validByteCnt_d_1_sqmuxa_i_0
  7.025                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset[2]:C (r)
               +     0.171          cell: ADLIB:CFG4
  7.196                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset[2]:Y (r)
               +     1.525          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset_Z[2]
  8.721                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset_RNIES973[2]:B (r)
               +     0.247          cell: ADLIB:ARI1_CC
  8.968                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset_RNIES973[2]:P (f)
               +     0.017          net: NET_CC_CONFIG7324
  8.985                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset_RNINRD21[0]_CC_0:P[2] (f)
               +     0.293          cell: ADLIB:CC_CONFIG
  9.278                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset_RNINRD21[0]_CC_0:CO (f)
               +     0.000          net: CI_TO_CO7314
  9.278                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset_RNINRD21[0]_CC_1:CI (f)
               +     0.223          cell: ADLIB:CC_CONFIG
  9.501                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/un1_addrOffset_RNINRD21[0]_CC_1:CC[11] (r)
               +     0.000          net: NET_CC_CONFIG7411
  9.501                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg_RNINL3MK[23]:CC (r)
               +     0.062          cell: ADLIB:ARI1_CC
  9.563                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg_RNINL3MK[23]:S (r)
               +     0.565          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/N_372
  10.128                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg_d[23]:A (r)
               +     0.171          cell: ADLIB:CFG3
  10.299                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg_d[23]:Y (r)
               +     0.030          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg_d_Z[23]
  10.329                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[23]:D (r)
                                    
  10.329                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.207          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.317          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.320          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB3:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB3:Y (f)
               +     0.485          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB3_rgb_net_1
  N/C                          AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[23]:CLK (r)
               +     0.130          
  N/C                          clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/ADDRReg[23]:D


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0

No Path 

END SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntGray[0]:ALn
  Delay (ns):              3.127
  Arrival (ns):            4.957
  Recovery (ns):           0.196
  Minimum Period (ns):     3.412
  Skew (ns):               0.089
  Operating Conditions: slow_lv_ht

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/cntGray[0]:ALn
  Delay (ns):              3.127
  Arrival (ns):            4.957
  Recovery (ns):           0.196
  Minimum Period (ns):     3.412
  Skew (ns):               0.089
  Operating Conditions: slow_lv_ht

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/cntBinary[0]:ALn
  Delay (ns):              3.127
  Arrival (ns):            4.957
  Recovery (ns):           0.196
  Minimum Period (ns):     3.412
  Skew (ns):               0.089
  Operating Conditions: slow_lv_ht

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s2[1]:ALn
  Delay (ns):              3.127
  Arrival (ns):            4.957
  Recovery (ns):           0.196
  Minimum Period (ns):     3.412
  Skew (ns):               0.089
  Operating Conditions: slow_lv_ht

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_wrCtrl_inst/full:ALn
  Delay (ns):              3.127
  Arrival (ns):            4.957
  Recovery (ns):           0.196
  Minimum Period (ns):     3.412
  Skew (ns):               0.089
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntGray[0]:ALn
  data required time                                    N/C
  data arrival time                          -        4.957
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.227          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  0.227                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.374                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.349          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  0.723                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.170          cell: ADLIB:GB
  0.893                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.354          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  1.247                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB3:A (r)
               +     0.058          cell: ADLIB:RGB
  1.305                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB3:Y (f)
               +     0.525          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB3_rgb_net_1
  1.830                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK (r)
               +     0.209          cell: ADLIB:SLE
  2.039                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:Q (r)
               +     2.918          net: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/sysReset
  4.957                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntGray[0]:ALn (r)
                                    
  4.957                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.207          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.317          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.155          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.330          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB2:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB2:Y (f)
               +     0.466          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB2_rgb_net_1
  N/C                          AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntGray[0]:CLK (r)
               +     0.090          
  N/C                          clock reconvergence pessimism
               -     0.196          Library recovery time: ADLIB:SLE
  N/C                          AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntGray[0]:ALn


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

SET Register to Register

Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              6.056
  Arrival (ns):            7.942
  Setup (ns):              0.000
  Minimum Period (ns):     6.177
  Operating Conditions: slow_lv_ht

Path 2
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAI1l1:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAllIIl/CAXI4DMAO01Il_Z[1]:EN
  Delay (ns):              5.812
  Arrival (ns):            7.678
  Setup (ns):              0.128
  Minimum Period (ns):     6.050
  Operating Conditions: slow_lv_ht

Path 3
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAI1l1:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAllIIl/CAXI4DMAO01Il_Z[0]:EN
  Delay (ns):              5.811
  Arrival (ns):            7.677
  Setup (ns):              0.128
  Minimum Period (ns):     6.049
  Operating Conditions: slow_lv_ht

Path 4
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAl1l1:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAIO10l_Z[1]:D
  Delay (ns):              5.974
  Arrival (ns):            7.842
  Setup (ns):              0.000
  Minimum Period (ns):     6.034
  Operating Conditions: slow_lv_ht

Path 5
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAI1l1:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAO0lll[10]:D
  Delay (ns):              5.957
  Arrival (ns):            7.823
  Setup (ns):              0.000
  Minimum Period (ns):     6.025
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  data required time                                    N/C
  data arrival time                          -        7.942
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.237          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  0.237                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.384                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.351          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  0.735                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:A (r)
               +     0.170          cell: ADLIB:GB
  0.905                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:Y (r)
               +     0.361          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_gbs_1
  1.266                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  1.324                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1:Y (f)
               +     0.562          net: PF_CCC_C2_0_OUT1_FABCLK_0
  1.886                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.087                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:Q (r)
               +     1.080          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_Z[0]
  3.167                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIIOl_cry_0:B (r)
               +     0.156          cell: ADLIB:ARI1_CC
  3.323                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIIOl_cry_0:Y (r)
               +     0.447          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIIOl_cry_0_Y
  3.770                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un4_CAXI4DMAIIOl_cry_0:C (r)
               +     0.156          cell: ADLIB:ARI1_CC
  3.926                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un4_CAXI4DMAIIOl_cry_0:P (r)
               +     0.013          net: NET_CC_CONFIG6486
  3.939                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un4_CAXI4DMAIIOl_cry_0_CC_0:P[4] (r)
               +     0.278          cell: ADLIB:CC_CONFIG
  4.217                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un4_CAXI4DMAIIOl_cry_0_CC_0:CO (f)
               +     0.000          net: CI_TO_CO6484
  4.217                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un4_CAXI4DMAIIOl_cry_0_CC_1:CI (f)
               +     0.139          cell: ADLIB:CC_CONFIG
  4.356                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un4_CAXI4DMAIIOl_cry_0_CC_1:CC[9] (r)
               +     0.000          net: NET_CC_CONFIG6557
  4.356                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un4_CAXI4DMAIIOl_cry_17:CC (r)
               +     0.062          cell: ADLIB:ARI1_CC
  4.418                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un4_CAXI4DMAIIOl_cry_17:S (r)
               +     0.374          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/N_1828_i
  4.792                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIIOl_17_i_a2_0_6:C (r)
               +     0.247          cell: ADLIB:CFG4
  5.039                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIIOl_17_i_a2_0_6:Y (f)
               +     0.145          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIIOl_17_i_a2_0_6_Z
  5.184                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIIOl_17_i_a2_0_9:B (f)
               +     0.151          cell: ADLIB:CFG4
  5.335                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIIOl_17_i_a2_0_9:Y (f)
               +     0.347          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIIOl_17_i_a2_0_9_Z
  5.682                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIIOl_17_i_a2_0:B (f)
               +     0.071          cell: ADLIB:CFG3
  5.753                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIIOl_17_i_a2_0:Y (f)
               +     0.359          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/N_2112
  6.112                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIIOl_17_i_a2_0_11:B (f)
               +     0.178          cell: ADLIB:CFG3
  6.290                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIIOl_17_i_a2_0_11:Y (f)
               +     0.149          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIIOl_17_i_a2_0_Z
  6.439                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOl0I_9_RNO[3]:C (f)
               +     0.166          cell: ADLIB:CFG4
  6.605                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOl0I_9_RNO[3]:Y (r)
               +     0.268          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/N_2042_i
  6.873                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOl0I_9[3]:A (r)
               +     0.156          cell: ADLIB:CFG3
  7.029                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOl0I_9[3]:Y (r)
               +     0.400          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOl0I_9_Z[3]
  7.429                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIllI_iv_0[3]:B (r)
               +     0.238          cell: ADLIB:CFG4
  7.667                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIllI_iv_0[3]:Y (r)
               +     0.125          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIllI_iv_0_Z[3]
  7.792                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIllI_iv[3]:A (r)
               +     0.120          cell: ADLIB:CFG3
  7.912                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIllI_iv[3]:Y (r)
               +     0.030          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIllI[3]
  7.942                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D (r)
                                    
  7.942                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.215          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.319          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:A (r)
               +     0.155          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:Y (r)
               +     0.326          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_gbs_1
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2:Y (f)
               +     0.481          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
  N/C                          CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:CLK (r)
               +     0.093          
  N/C                          clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

No Path 

END SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

----------------------------------------------------

SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

No Path 

END SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

No Path 

END SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll[88]:ALn
  Delay (ns):              3.709
  Arrival (ns):            5.549
  Recovery (ns):           0.209
  Minimum Period (ns):     3.999
  Skew (ns):               0.081
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll[32]:ALn
  Delay (ns):              3.709
  Arrival (ns):            5.549
  Recovery (ns):           0.209
  Minimum Period (ns):     3.999
  Skew (ns):               0.081
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAO1IOI_1[60]:ALn
  Delay (ns):              3.709
  Arrival (ns):            5.549
  Recovery (ns):           0.209
  Minimum Period (ns):     3.998
  Skew (ns):               0.080
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAO0IOI/CAXI4DMAO1IOI_1[36]:ALn
  Delay (ns):              3.708
  Arrival (ns):            5.548
  Recovery (ns):           0.209
  Minimum Period (ns):     3.998
  Skew (ns):               0.081
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAI10_Z[36]:ALn
  Delay (ns):              3.708
  Arrival (ns):            5.548
  Recovery (ns):           0.209
  Minimum Period (ns):     3.998
  Skew (ns):               0.081
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll[88]:ALn
  data required time                                    N/C
  data arrival time                          -        5.549
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.237          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  0.237                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.384                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.351          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  0.735                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4:A (r)
               +     0.165          cell: ADLIB:GB
  0.900                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4:Y (r)
               +     0.341          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_Y
  1.241                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB9:A (r)
               +     0.058          cell: ADLIB:RGB
  1.299                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB9:Y (f)
               +     0.541          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB9_rgb_net_1
  1.840                        PF_RESET_0/PF_RESET_0/dff_15_rep:CLK (r)
               +     0.209          cell: ADLIB:SLE
  2.049                        PF_RESET_0/PF_RESET_0/dff_15_rep:Q (r)
               +     2.361          net: PF_RESET_0/PF_RESET_0/dff_15_rep_Z
  4.410                        PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_GB0:A (r)
               +     0.129          cell: ADLIB:GB
  4.539                        PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_GB0:Y (r)
               +     0.366          net: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_gbs_1
  4.905                        PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB2:A (r)
               +     0.058          cell: ADLIB:RGB
  4.963                        PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB2:Y (f)
               +     0.586          net: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB2_rgb_net_1
  5.549                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll[88]:ALn (r)
                                    
  5.549                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.215          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.319          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:A (r)
               +     0.155          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:Y (r)
               +     0.326          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_gbs_1
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2:Y (f)
               +     0.494          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
  N/C                          CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll[88]:CLK (r)
               +     0.074          
  N/C                          clock reconvergence pessimism
               -     0.209          Library recovery time: ADLIB:SLE
  N/C                          CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll[88]:ALn


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_9:ALn
  Delay (ns):              3.837
  Arrival (ns):            3.837
  Recovery (ns):           0.209
  External Recovery (ns):   2.395
  Operating Conditions: slow_lv_ht

Path 2
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_8:ALn
  Delay (ns):              3.837
  Arrival (ns):            3.837
  Recovery (ns):           0.209
  External Recovery (ns):   2.395
  Operating Conditions: slow_lv_ht

Path 3
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_5:ALn
  Delay (ns):              3.837
  Arrival (ns):            3.837
  Recovery (ns):           0.209
  External Recovery (ns):   2.395
  Operating Conditions: slow_lv_ht

Path 4
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_2:ALn
  Delay (ns):              3.836
  Arrival (ns):            3.836
  Recovery (ns):           0.209
  External Recovery (ns):   2.394
  Operating Conditions: slow_lv_ht

Path 5
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_0:ALn
  Delay (ns):              3.836
  Arrival (ns):            3.836
  Recovery (ns):           0.209
  External Recovery (ns):   2.394
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: USER_RESETN
  To: PF_RESET_0/PF_RESET_0/dff_9:ALn
  data required time                                    N/C
  data arrival time                          -        3.837
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.322          cell: ADLIB:IOPAD_IN
  1.322                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.322                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.346          cell: ADLIB:IOIN_IB_E
  1.668                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     1.710          net: USER_RESETN_c
  3.378                        PF_RESET_0/PF_RESET_0/un1_D:A (r)
               +     0.120          cell: ADLIB:CFG4
  3.498                        PF_RESET_0/PF_RESET_0/un1_D:Y (r)
               +     0.339          net: PF_RESET_0/PF_RESET_0/un1_INTERNAL_RST_i
  3.837                        PF_RESET_0/PF_RESET_0/dff_9:ALn (r)
                                    
  3.837                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.215          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.319          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4:A (r)
               +     0.150          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4:Y (r)
               +     0.309          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_Y
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB9:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB9:Y (f)
               +     0.482          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB9_rgb_net_1
  N/C                          PF_RESET_0/PF_RESET_0/dff_9:CLK (r)
               -     0.209          Library recovery time: ADLIB:SLE
  N/C                          PF_RESET_0/PF_RESET_0/dff_9:ALn


Operating Conditions : slow_lv_ht

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain REF_CLK_0

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin REF_CLK_0_ibuf/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain atck

SET Register to Register

Path 1
  From: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  Delay (ns):             11.067
  Arrival (ns):           11.067
  Setup (ns):              2.405
  Minimum Period (ns):    13.472
  Operating Conditions: slow_lv_lt

Path 2
  From: ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  Delay (ns):              4.375
  Arrival (ns):            8.955
  Setup (ns):              2.405
  Minimum Period (ns):    22.720
  Operating Conditions: slow_lv_lt

Path 3
  From: ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  Delay (ns):              4.144
  Arrival (ns):            8.734
  Setup (ns):              2.405
  Minimum Period (ns):    22.278
  Operating Conditions: slow_lv_lt

Path 4
  From: ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  Delay (ns):              4.024
  Arrival (ns):            8.620
  Setup (ns):              2.405
  Minimum Period (ns):    22.050
  Operating Conditions: slow_lv_lt

Path 5
  From: ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  Delay (ns):              3.912
  Arrival (ns):            8.509
  Setup (ns):              2.405
  Minimum Period (ns):    21.828
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK
  To: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  data required time                                    N/C
  data arrival time                          -       11.067
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atck
               +     0.000          Clock source
  0.000                        atck (f)
               +     0.000          net: atck
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK (f)
               +     3.336          cell: ADLIB:UJTAG_SEC
  3.336                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UIREG[3] (r)
               +     0.595          net: ident_coreinst/b6_uS_MrX[2]_UIREG_3
  3.931                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_3:A (r)
               +     0.250          cell: ADLIB:CFG1D
  4.181                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_3:Y (r)
               +     0.152          net: ident_coreinst/b6_uS_MrX[2]_UIREG_3_2
  4.333                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_3:A (r)
               +     0.250          cell: ADLIB:CFG1D
  4.583                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_3:Y (r)
               +     0.146          net: ident_coreinst/b6_uS_MrX[2]_UIREG_3_3
  4.729                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_3:A (r)
               +     0.250          cell: ADLIB:CFG1D
  4.979                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_3:Y (r)
               +     0.120          net: ident_coreinst/b6_uS_MrX[2]
  5.099                        ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2c_1:A (r)
               +     0.133          cell: ADLIB:CFG2
  5.232                        ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2c_1:Y (f)
               +     1.584          net: ident_coreinst/b9_96_cLqgOF3_2
  6.816                        ident_coreinst/comm_block_INST/jtagi/b9_96_cLqgOF3:B (f)
               +     0.145          cell: ADLIB:CFG4
  6.961                        ident_coreinst/comm_block_INST/jtagi/b9_96_cLqgOF3:Y (f)
               +     0.135          net: ident_coreinst/b9_96_cLqgOF3
  7.096                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PbTt39_ab_0_a2_1_1_RNI2PFJ2:C (f)
               +     0.047          cell: ADLIB:CFG4
  7.143                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PbTt39_ab_0_a2_1_1_RNI2PFJ2:Y (f)
               +     0.440          net: ident_coreinst/IICE_INST/b9_OFWNT9_ab
  7.583                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_0:A (f)
               +     0.245          cell: ADLIB:CFG4
  7.828                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_0:Y (f)
               +     0.422          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_0_Z
  8.250                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_3:A (f)
               +     0.047          cell: ADLIB:CFG4
  8.297                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_3:Y (f)
               +     0.312          net: ident_coreinst/b3_PLF_0_3
  8.609                        ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:D (f)
               +     0.084          cell: ADLIB:CFG4
  8.693                        ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:Y (r)
               +     0.309          net: ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1_Z
  9.002                        ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:B (r)
               +     0.046          cell: ADLIB:CFG3
  9.048                        ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:Y (f)
               +     0.146          net: ident_coreinst/comm_block_INST/b6_PLF_Bq
  9.194                        ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:C (f)
               +     0.145          cell: ADLIB:CFG4
  9.339                        ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:Y (f)
               +     1.728          net: ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2_Z
  11.067                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO (f)
                                    
  11.067                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (f)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK (f)
               +     0.000          
  N/C                          clock reconvergence pessimism
               -     2.405          Library setup time: ADLIB:UJTAG_SEC
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO


Operating Conditions : slow_lv_lt

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 to atck

No Path 

END SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 to atck

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

