// Seed: 2128998844
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    output uwire id_2,
    output supply1 id_3,
    input wor id_4,
    input supply1 id_5,
    output supply1 id_6,
    input supply1 id_7
);
  logic [-1  ==  -1 : 1] id_9;
  assign id_2 = 1'h0;
endmodule
module module_1 (
    input supply1 id_0
    , id_8,
    input wor id_1,
    output wire id_2,
    input uwire id_3,
    input tri0 id_4
    , id_9,
    input supply1 id_5,
    output tri1 id_6
);
  wire id_10;
  always
  fork
  join_none
  module_0 modCall_1 (
      id_1,
      id_5,
      id_6,
      id_6,
      id_4,
      id_5,
      id_6,
      id_1
  );
  parameter id_11 = -1'b0;
  logic id_12;
  assign id_6 = -1;
  parameter id_13 = (-1 | -1 | id_11);
endmodule
