{
  "module_name": "uvd_5_0_d.h",
  "hash_id": "3a0fb95160c739ab40fec4b650690ec4d1cc3db4da3c71e2cbd98375c259b115",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_5_0_d.h",
  "human_readable_source": " \n\n#ifndef UVD_5_0_D_H\n#define UVD_5_0_D_H\n\n#define mmUVD_SEMA_ADDR_LOW                                                     0x3bc0\n#define mmUVD_SEMA_ADDR_HIGH                                                    0x3bc1\n#define mmUVD_SEMA_CMD                                                          0x3bc2\n#define mmUVD_GPCOM_VCPU_CMD                                                    0x3bc3\n#define mmUVD_GPCOM_VCPU_DATA0                                                  0x3bc4\n#define mmUVD_GPCOM_VCPU_DATA1                                                  0x3bc5\n#define mmUVD_ENGINE_CNTL                                                       0x3bc6\n#define mmUVD_UDEC_ADDR_CONFIG                                                  0x3bd3\n#define mmUVD_UDEC_DB_ADDR_CONFIG                                               0x3bd4\n#define mmUVD_UDEC_DBW_ADDR_CONFIG                                              0x3bd5\n#define mmUVD_NO_OP                                                             0x3bff\n#define mmUVD_LMI_RBC_RB_64BIT_BAR_LOW                                          0x3c69\n#define mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH                                         0x3c68\n#define mmUVD_LMI_RBC_IB_64BIT_BAR_LOW                                          0x3c67\n#define mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH                                         0x3c66\n#define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW                                      0x3c5f\n#define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH                                     0x3c5e\n#define mmUVD_SEMA_CNTL                                                         0x3d00\n#define mmUVD_LMI_EXT40_ADDR                                                    0x3d26\n#define mmUVD_CTX_INDEX                                                         0x3d28\n#define mmUVD_CTX_DATA                                                          0x3d29\n#define mmUVD_CGC_GATE                                                          0x3d2a\n#define mmUVD_CGC_STATUS                                                        0x3d2b\n#define mmUVD_CGC_CTRL                                                          0x3d2c\n#define mmUVD_CGC_UDEC_STATUS                                                   0x3d2d\n#define mmUVD_LMI_CTRL2                                                         0x3d3d\n#define mmUVD_MASTINT_EN                                                        0x3d40\n#define mmUVD_LMI_ADDR_EXT                                                      0x3d65\n#define mmUVD_LMI_CTRL                                                          0x3d66\n#define mmUVD_LMI_STATUS                                                        0x3d67\n#define mmUVD_LMI_SWAP_CNTL                                                     0x3d6d\n#define mmUVD_MP_SWAP_CNTL                                                      0x3d6f\n#define mmUVD_MPC_CNTL                                                          0x3d77\n#define mmUVD_MPC_SET_MUXA0                                                     0x3d79\n#define mmUVD_MPC_SET_MUXA1                                                     0x3d7a\n#define mmUVD_MPC_SET_MUXB0                                                     0x3d7b\n#define mmUVD_MPC_SET_MUXB1                                                     0x3d7c\n#define mmUVD_MPC_SET_MUX                                                       0x3d7d\n#define mmUVD_MPC_SET_ALU                                                       0x3d7e\n#define mmUVD_VCPU_CACHE_OFFSET0                                                0x3d82\n#define mmUVD_VCPU_CACHE_SIZE0                                                  0x3d83\n#define mmUVD_VCPU_CACHE_OFFSET1                                                0x3d84\n#define mmUVD_VCPU_CACHE_SIZE1                                                  0x3d85\n#define mmUVD_VCPU_CACHE_OFFSET2                                                0x3d86\n#define mmUVD_VCPU_CACHE_SIZE2                                                  0x3d87\n#define mmUVD_VCPU_CNTL                                                         0x3d98\n#define mmUVD_SOFT_RESET                                                        0x3da0\n#define mmUVD_LMI_RBC_IB_VMID                                                   0x3da1\n#define mmUVD_RBC_IB_SIZE                                                       0x3da2\n#define mmUVD_LMI_RBC_RB_VMID                                                   0x3da3\n#define mmUVD_RBC_RB_RPTR                                                       0x3da4\n#define mmUVD_RBC_RB_WPTR                                                       0x3da5\n#define mmUVD_RBC_RB_WPTR_CNTL                                                  0x3da6\n#define mmUVD_RBC_RB_CNTL                                                       0x3da9\n#define mmUVD_RBC_RB_RPTR_ADDR                                                  0x3daa\n#define mmUVD_STATUS                                                            0x3daf\n#define mmUVD_SEMA_TIMEOUT_STATUS                                               0x3db0\n#define mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL                                 0x3db1\n#define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL                                      0x3db2\n#define mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL                               0x3db3\n#define mmUVD_CONTEXT_ID                                                        0x3dbd\n#define mmUVD_RBC_IB_SIZE_UPDATE                                                0x3df1\n#define mmUVD_SUVD_CGC_GATE                                                     0x3be4\n#define mmUVD_SUVD_CGC_STATUS                                                   0x3be5\n#define mmUVD_SUVD_CGC_CTRL                                                     0x3be6\n#define ixUVD_LMI_VMID_INTERNAL                                                 0x99\n#define ixUVD_LMI_VMID_INTERNAL2                                                0x9a\n#define ixUVD_LMI_CACHE_CTRL                                                    0x9b\n#define ixUVD_LMI_SWAP_CNTL2                                                    0xaa\n#define ixUVD_LMI_ADDR_EXT2                                                     0xab\n#define ixUVD_CGC_MEM_CTRL                                                      0xc0\n#define ixUVD_CGC_CTRL2                                                         0xc1\n#define ixUVD_LMI_VMID_INTERNAL3                                                0x162\n#define mmUVD_PGFSM_CONFIG                                                      0x38c0\n#define mmUVD_PGFSM_READ_TILE1                                                  0x38c2\n#define mmUVD_PGFSM_READ_TILE2                                                  0x38c3\n#define mmUVD_POWER_STATUS                                                      0x38c4\n#define mmUVD_PGFSM_READ_TILE3                                                  0x38c5\n#define mmUVD_PGFSM_READ_TILE4                                                  0x38c6\n#define mmUVD_PGFSM_READ_TILE5                                                  0x38c8\n#define mmUVD_PGFSM_READ_TILE6                                                  0x38ee\n#define mmUVD_PGFSM_READ_TILE7                                                  0x38ef\n#define mmUVD_MIF_CURR_ADDR_CONFIG                                              0x3992\n#define mmUVD_MIF_REF_ADDR_CONFIG                                               0x3993\n#define mmUVD_MIF_RECON1_ADDR_CONFIG                                            0x39c5\n#define ixUVD_MIF_SCLR_ADDR_CONFIG                                              0x4\n#define mmUVD_JPEG_ADDR_CONFIG                                                  0x3a1f\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}