#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst_n", 1, hls_in, -1, "", "", 1),
	Port_Property("A_Addr_A", 32, hls_out, 0, "bram", "mem_address", 1),
	Port_Property("A_EN_A", 1, hls_out, 0, "bram", "mem_ce", 1),
	Port_Property("A_WEN_A", 4, hls_out, 0, "bram", "mem_we", 1),
	Port_Property("A_Din_A", 32, hls_out, 0, "bram", "mem_din", 1),
	Port_Property("A_Dout_A", 32, hls_in, 0, "bram", "mem_dout", 1),
	Port_Property("A_Clk_A", 1, hls_out, 0, "bram", "mem_clk", 1),
	Port_Property("A_Rst_A", 1, hls_out, 0, "bram", "mem_rst", 1),
	Port_Property("A_Addr_B", 32, hls_out, 0, "bram", "mem_address", 1),
	Port_Property("A_EN_B", 1, hls_out, 0, "bram", "mem_ce", 1),
	Port_Property("A_WEN_B", 4, hls_out, 0, "bram", "mem_we", 1),
	Port_Property("A_Din_B", 32, hls_out, 0, "bram", "mem_din", 1),
	Port_Property("A_Dout_B", 32, hls_in, 0, "bram", "mem_dout", 1),
	Port_Property("A_Clk_B", 1, hls_out, 0, "bram", "mem_clk", 1),
	Port_Property("A_Rst_B", 1, hls_out, 0, "bram", "mem_rst", 1),
	Port_Property("B_0_Addr_A", 32, hls_out, 1, "bram", "mem_address", 1),
	Port_Property("B_0_EN_A", 1, hls_out, 1, "bram", "mem_ce", 1),
	Port_Property("B_0_WEN_A", 4, hls_out, 1, "bram", "mem_we", 1),
	Port_Property("B_0_Din_A", 32, hls_out, 1, "bram", "mem_din", 1),
	Port_Property("B_0_Dout_A", 32, hls_in, 1, "bram", "mem_dout", 1),
	Port_Property("B_0_Clk_A", 1, hls_out, 1, "bram", "mem_clk", 1),
	Port_Property("B_0_Rst_A", 1, hls_out, 1, "bram", "mem_rst", 1),
	Port_Property("B_1_Addr_A", 32, hls_out, 2, "bram", "mem_address", 1),
	Port_Property("B_1_EN_A", 1, hls_out, 2, "bram", "mem_ce", 1),
	Port_Property("B_1_WEN_A", 4, hls_out, 2, "bram", "mem_we", 1),
	Port_Property("B_1_Din_A", 32, hls_out, 2, "bram", "mem_din", 1),
	Port_Property("B_1_Dout_A", 32, hls_in, 2, "bram", "mem_dout", 1),
	Port_Property("B_1_Clk_A", 1, hls_out, 2, "bram", "mem_clk", 1),
	Port_Property("B_1_Rst_A", 1, hls_out, 2, "bram", "mem_rst", 1),
	Port_Property("B_2_Addr_A", 32, hls_out, 3, "bram", "mem_address", 1),
	Port_Property("B_2_EN_A", 1, hls_out, 3, "bram", "mem_ce", 1),
	Port_Property("B_2_WEN_A", 4, hls_out, 3, "bram", "mem_we", 1),
	Port_Property("B_2_Din_A", 32, hls_out, 3, "bram", "mem_din", 1),
	Port_Property("B_2_Dout_A", 32, hls_in, 3, "bram", "mem_dout", 1),
	Port_Property("B_2_Clk_A", 1, hls_out, 3, "bram", "mem_clk", 1),
	Port_Property("B_2_Rst_A", 1, hls_out, 3, "bram", "mem_rst", 1),
	Port_Property("B_3_Addr_A", 32, hls_out, 4, "bram", "mem_address", 1),
	Port_Property("B_3_EN_A", 1, hls_out, 4, "bram", "mem_ce", 1),
	Port_Property("B_3_WEN_A", 4, hls_out, 4, "bram", "mem_we", 1),
	Port_Property("B_3_Din_A", 32, hls_out, 4, "bram", "mem_din", 1),
	Port_Property("B_3_Dout_A", 32, hls_in, 4, "bram", "mem_dout", 1),
	Port_Property("B_3_Clk_A", 1, hls_out, 4, "bram", "mem_clk", 1),
	Port_Property("B_3_Rst_A", 1, hls_out, 4, "bram", "mem_rst", 1),
	Port_Property("B_4_Addr_A", 32, hls_out, 5, "bram", "mem_address", 1),
	Port_Property("B_4_EN_A", 1, hls_out, 5, "bram", "mem_ce", 1),
	Port_Property("B_4_WEN_A", 4, hls_out, 5, "bram", "mem_we", 1),
	Port_Property("B_4_Din_A", 32, hls_out, 5, "bram", "mem_din", 1),
	Port_Property("B_4_Dout_A", 32, hls_in, 5, "bram", "mem_dout", 1),
	Port_Property("B_4_Clk_A", 1, hls_out, 5, "bram", "mem_clk", 1),
	Port_Property("B_4_Rst_A", 1, hls_out, 5, "bram", "mem_rst", 1),
	Port_Property("B_5_Addr_A", 32, hls_out, 6, "bram", "mem_address", 1),
	Port_Property("B_5_EN_A", 1, hls_out, 6, "bram", "mem_ce", 1),
	Port_Property("B_5_WEN_A", 4, hls_out, 6, "bram", "mem_we", 1),
	Port_Property("B_5_Din_A", 32, hls_out, 6, "bram", "mem_din", 1),
	Port_Property("B_5_Dout_A", 32, hls_in, 6, "bram", "mem_dout", 1),
	Port_Property("B_5_Clk_A", 1, hls_out, 6, "bram", "mem_clk", 1),
	Port_Property("B_5_Rst_A", 1, hls_out, 6, "bram", "mem_rst", 1),
	Port_Property("B_6_Addr_A", 32, hls_out, 7, "bram", "mem_address", 1),
	Port_Property("B_6_EN_A", 1, hls_out, 7, "bram", "mem_ce", 1),
	Port_Property("B_6_WEN_A", 4, hls_out, 7, "bram", "mem_we", 1),
	Port_Property("B_6_Din_A", 32, hls_out, 7, "bram", "mem_din", 1),
	Port_Property("B_6_Dout_A", 32, hls_in, 7, "bram", "mem_dout", 1),
	Port_Property("B_6_Clk_A", 1, hls_out, 7, "bram", "mem_clk", 1),
	Port_Property("B_6_Rst_A", 1, hls_out, 7, "bram", "mem_rst", 1),
	Port_Property("B_7_Addr_A", 32, hls_out, 8, "bram", "mem_address", 1),
	Port_Property("B_7_EN_A", 1, hls_out, 8, "bram", "mem_ce", 1),
	Port_Property("B_7_WEN_A", 4, hls_out, 8, "bram", "mem_we", 1),
	Port_Property("B_7_Din_A", 32, hls_out, 8, "bram", "mem_din", 1),
	Port_Property("B_7_Dout_A", 32, hls_in, 8, "bram", "mem_dout", 1),
	Port_Property("B_7_Clk_A", 1, hls_out, 8, "bram", "mem_clk", 1),
	Port_Property("B_7_Rst_A", 1, hls_out, 8, "bram", "mem_rst", 1),
	Port_Property("B_8_Addr_A", 32, hls_out, 9, "bram", "mem_address", 1),
	Port_Property("B_8_EN_A", 1, hls_out, 9, "bram", "mem_ce", 1),
	Port_Property("B_8_WEN_A", 4, hls_out, 9, "bram", "mem_we", 1),
	Port_Property("B_8_Din_A", 32, hls_out, 9, "bram", "mem_din", 1),
	Port_Property("B_8_Dout_A", 32, hls_in, 9, "bram", "mem_dout", 1),
	Port_Property("B_8_Clk_A", 1, hls_out, 9, "bram", "mem_clk", 1),
	Port_Property("B_8_Rst_A", 1, hls_out, 9, "bram", "mem_rst", 1),
	Port_Property("B_9_Addr_A", 32, hls_out, 10, "bram", "mem_address", 1),
	Port_Property("B_9_EN_A", 1, hls_out, 10, "bram", "mem_ce", 1),
	Port_Property("B_9_WEN_A", 4, hls_out, 10, "bram", "mem_we", 1),
	Port_Property("B_9_Din_A", 32, hls_out, 10, "bram", "mem_din", 1),
	Port_Property("B_9_Dout_A", 32, hls_in, 10, "bram", "mem_dout", 1),
	Port_Property("B_9_Clk_A", 1, hls_out, 10, "bram", "mem_clk", 1),
	Port_Property("B_9_Rst_A", 1, hls_out, 10, "bram", "mem_rst", 1),
	Port_Property("B_10_Addr_A", 32, hls_out, 11, "bram", "mem_address", 1),
	Port_Property("B_10_EN_A", 1, hls_out, 11, "bram", "mem_ce", 1),
	Port_Property("B_10_WEN_A", 4, hls_out, 11, "bram", "mem_we", 1),
	Port_Property("B_10_Din_A", 32, hls_out, 11, "bram", "mem_din", 1),
	Port_Property("B_10_Dout_A", 32, hls_in, 11, "bram", "mem_dout", 1),
	Port_Property("B_10_Clk_A", 1, hls_out, 11, "bram", "mem_clk", 1),
	Port_Property("B_10_Rst_A", 1, hls_out, 11, "bram", "mem_rst", 1),
	Port_Property("B_11_Addr_A", 32, hls_out, 12, "bram", "mem_address", 1),
	Port_Property("B_11_EN_A", 1, hls_out, 12, "bram", "mem_ce", 1),
	Port_Property("B_11_WEN_A", 4, hls_out, 12, "bram", "mem_we", 1),
	Port_Property("B_11_Din_A", 32, hls_out, 12, "bram", "mem_din", 1),
	Port_Property("B_11_Dout_A", 32, hls_in, 12, "bram", "mem_dout", 1),
	Port_Property("B_11_Clk_A", 1, hls_out, 12, "bram", "mem_clk", 1),
	Port_Property("B_11_Rst_A", 1, hls_out, 12, "bram", "mem_rst", 1),
	Port_Property("B_12_Addr_A", 32, hls_out, 13, "bram", "mem_address", 1),
	Port_Property("B_12_EN_A", 1, hls_out, 13, "bram", "mem_ce", 1),
	Port_Property("B_12_WEN_A", 4, hls_out, 13, "bram", "mem_we", 1),
	Port_Property("B_12_Din_A", 32, hls_out, 13, "bram", "mem_din", 1),
	Port_Property("B_12_Dout_A", 32, hls_in, 13, "bram", "mem_dout", 1),
	Port_Property("B_12_Clk_A", 1, hls_out, 13, "bram", "mem_clk", 1),
	Port_Property("B_12_Rst_A", 1, hls_out, 13, "bram", "mem_rst", 1),
	Port_Property("B_13_Addr_A", 32, hls_out, 14, "bram", "mem_address", 1),
	Port_Property("B_13_EN_A", 1, hls_out, 14, "bram", "mem_ce", 1),
	Port_Property("B_13_WEN_A", 4, hls_out, 14, "bram", "mem_we", 1),
	Port_Property("B_13_Din_A", 32, hls_out, 14, "bram", "mem_din", 1),
	Port_Property("B_13_Dout_A", 32, hls_in, 14, "bram", "mem_dout", 1),
	Port_Property("B_13_Clk_A", 1, hls_out, 14, "bram", "mem_clk", 1),
	Port_Property("B_13_Rst_A", 1, hls_out, 14, "bram", "mem_rst", 1),
	Port_Property("B_14_Addr_A", 32, hls_out, 15, "bram", "mem_address", 1),
	Port_Property("B_14_EN_A", 1, hls_out, 15, "bram", "mem_ce", 1),
	Port_Property("B_14_WEN_A", 4, hls_out, 15, "bram", "mem_we", 1),
	Port_Property("B_14_Din_A", 32, hls_out, 15, "bram", "mem_din", 1),
	Port_Property("B_14_Dout_A", 32, hls_in, 15, "bram", "mem_dout", 1),
	Port_Property("B_14_Clk_A", 1, hls_out, 15, "bram", "mem_clk", 1),
	Port_Property("B_14_Rst_A", 1, hls_out, 15, "bram", "mem_rst", 1),
	Port_Property("B_15_Addr_A", 32, hls_out, 16, "bram", "mem_address", 1),
	Port_Property("B_15_EN_A", 1, hls_out, 16, "bram", "mem_ce", 1),
	Port_Property("B_15_WEN_A", 4, hls_out, 16, "bram", "mem_we", 1),
	Port_Property("B_15_Din_A", 32, hls_out, 16, "bram", "mem_din", 1),
	Port_Property("B_15_Dout_A", 32, hls_in, 16, "bram", "mem_dout", 1),
	Port_Property("B_15_Clk_A", 1, hls_out, 16, "bram", "mem_clk", 1),
	Port_Property("B_15_Rst_A", 1, hls_out, 16, "bram", "mem_rst", 1),
	Port_Property("B_16_Addr_A", 32, hls_out, 17, "bram", "mem_address", 1),
	Port_Property("B_16_EN_A", 1, hls_out, 17, "bram", "mem_ce", 1),
	Port_Property("B_16_WEN_A", 4, hls_out, 17, "bram", "mem_we", 1),
	Port_Property("B_16_Din_A", 32, hls_out, 17, "bram", "mem_din", 1),
	Port_Property("B_16_Dout_A", 32, hls_in, 17, "bram", "mem_dout", 1),
	Port_Property("B_16_Clk_A", 1, hls_out, 17, "bram", "mem_clk", 1),
	Port_Property("B_16_Rst_A", 1, hls_out, 17, "bram", "mem_rst", 1),
	Port_Property("B_17_Addr_A", 32, hls_out, 18, "bram", "mem_address", 1),
	Port_Property("B_17_EN_A", 1, hls_out, 18, "bram", "mem_ce", 1),
	Port_Property("B_17_WEN_A", 4, hls_out, 18, "bram", "mem_we", 1),
	Port_Property("B_17_Din_A", 32, hls_out, 18, "bram", "mem_din", 1),
	Port_Property("B_17_Dout_A", 32, hls_in, 18, "bram", "mem_dout", 1),
	Port_Property("B_17_Clk_A", 1, hls_out, 18, "bram", "mem_clk", 1),
	Port_Property("B_17_Rst_A", 1, hls_out, 18, "bram", "mem_rst", 1),
	Port_Property("B_18_Addr_A", 32, hls_out, 19, "bram", "mem_address", 1),
	Port_Property("B_18_EN_A", 1, hls_out, 19, "bram", "mem_ce", 1),
	Port_Property("B_18_WEN_A", 4, hls_out, 19, "bram", "mem_we", 1),
	Port_Property("B_18_Din_A", 32, hls_out, 19, "bram", "mem_din", 1),
	Port_Property("B_18_Dout_A", 32, hls_in, 19, "bram", "mem_dout", 1),
	Port_Property("B_18_Clk_A", 1, hls_out, 19, "bram", "mem_clk", 1),
	Port_Property("B_18_Rst_A", 1, hls_out, 19, "bram", "mem_rst", 1),
	Port_Property("B_19_Addr_A", 32, hls_out, 20, "bram", "mem_address", 1),
	Port_Property("B_19_EN_A", 1, hls_out, 20, "bram", "mem_ce", 1),
	Port_Property("B_19_WEN_A", 4, hls_out, 20, "bram", "mem_we", 1),
	Port_Property("B_19_Din_A", 32, hls_out, 20, "bram", "mem_din", 1),
	Port_Property("B_19_Dout_A", 32, hls_in, 20, "bram", "mem_dout", 1),
	Port_Property("B_19_Clk_A", 1, hls_out, 20, "bram", "mem_clk", 1),
	Port_Property("B_19_Rst_A", 1, hls_out, 20, "bram", "mem_rst", 1),
	Port_Property("B_20_Addr_A", 32, hls_out, 21, "bram", "mem_address", 1),
	Port_Property("B_20_EN_A", 1, hls_out, 21, "bram", "mem_ce", 1),
	Port_Property("B_20_WEN_A", 4, hls_out, 21, "bram", "mem_we", 1),
	Port_Property("B_20_Din_A", 32, hls_out, 21, "bram", "mem_din", 1),
	Port_Property("B_20_Dout_A", 32, hls_in, 21, "bram", "mem_dout", 1),
	Port_Property("B_20_Clk_A", 1, hls_out, 21, "bram", "mem_clk", 1),
	Port_Property("B_20_Rst_A", 1, hls_out, 21, "bram", "mem_rst", 1),
	Port_Property("B_21_Addr_A", 32, hls_out, 22, "bram", "mem_address", 1),
	Port_Property("B_21_EN_A", 1, hls_out, 22, "bram", "mem_ce", 1),
	Port_Property("B_21_WEN_A", 4, hls_out, 22, "bram", "mem_we", 1),
	Port_Property("B_21_Din_A", 32, hls_out, 22, "bram", "mem_din", 1),
	Port_Property("B_21_Dout_A", 32, hls_in, 22, "bram", "mem_dout", 1),
	Port_Property("B_21_Clk_A", 1, hls_out, 22, "bram", "mem_clk", 1),
	Port_Property("B_21_Rst_A", 1, hls_out, 22, "bram", "mem_rst", 1),
	Port_Property("B_22_Addr_A", 32, hls_out, 23, "bram", "mem_address", 1),
	Port_Property("B_22_EN_A", 1, hls_out, 23, "bram", "mem_ce", 1),
	Port_Property("B_22_WEN_A", 4, hls_out, 23, "bram", "mem_we", 1),
	Port_Property("B_22_Din_A", 32, hls_out, 23, "bram", "mem_din", 1),
	Port_Property("B_22_Dout_A", 32, hls_in, 23, "bram", "mem_dout", 1),
	Port_Property("B_22_Clk_A", 1, hls_out, 23, "bram", "mem_clk", 1),
	Port_Property("B_22_Rst_A", 1, hls_out, 23, "bram", "mem_rst", 1),
	Port_Property("B_23_Addr_A", 32, hls_out, 24, "bram", "mem_address", 1),
	Port_Property("B_23_EN_A", 1, hls_out, 24, "bram", "mem_ce", 1),
	Port_Property("B_23_WEN_A", 4, hls_out, 24, "bram", "mem_we", 1),
	Port_Property("B_23_Din_A", 32, hls_out, 24, "bram", "mem_din", 1),
	Port_Property("B_23_Dout_A", 32, hls_in, 24, "bram", "mem_dout", 1),
	Port_Property("B_23_Clk_A", 1, hls_out, 24, "bram", "mem_clk", 1),
	Port_Property("B_23_Rst_A", 1, hls_out, 24, "bram", "mem_rst", 1),
	Port_Property("B_24_Addr_A", 32, hls_out, 25, "bram", "mem_address", 1),
	Port_Property("B_24_EN_A", 1, hls_out, 25, "bram", "mem_ce", 1),
	Port_Property("B_24_WEN_A", 4, hls_out, 25, "bram", "mem_we", 1),
	Port_Property("B_24_Din_A", 32, hls_out, 25, "bram", "mem_din", 1),
	Port_Property("B_24_Dout_A", 32, hls_in, 25, "bram", "mem_dout", 1),
	Port_Property("B_24_Clk_A", 1, hls_out, 25, "bram", "mem_clk", 1),
	Port_Property("B_24_Rst_A", 1, hls_out, 25, "bram", "mem_rst", 1),
	Port_Property("B_25_Addr_A", 32, hls_out, 26, "bram", "mem_address", 1),
	Port_Property("B_25_EN_A", 1, hls_out, 26, "bram", "mem_ce", 1),
	Port_Property("B_25_WEN_A", 4, hls_out, 26, "bram", "mem_we", 1),
	Port_Property("B_25_Din_A", 32, hls_out, 26, "bram", "mem_din", 1),
	Port_Property("B_25_Dout_A", 32, hls_in, 26, "bram", "mem_dout", 1),
	Port_Property("B_25_Clk_A", 1, hls_out, 26, "bram", "mem_clk", 1),
	Port_Property("B_25_Rst_A", 1, hls_out, 26, "bram", "mem_rst", 1),
	Port_Property("B_26_Addr_A", 32, hls_out, 27, "bram", "mem_address", 1),
	Port_Property("B_26_EN_A", 1, hls_out, 27, "bram", "mem_ce", 1),
	Port_Property("B_26_WEN_A", 4, hls_out, 27, "bram", "mem_we", 1),
	Port_Property("B_26_Din_A", 32, hls_out, 27, "bram", "mem_din", 1),
	Port_Property("B_26_Dout_A", 32, hls_in, 27, "bram", "mem_dout", 1),
	Port_Property("B_26_Clk_A", 1, hls_out, 27, "bram", "mem_clk", 1),
	Port_Property("B_26_Rst_A", 1, hls_out, 27, "bram", "mem_rst", 1),
	Port_Property("C_Addr_A", 32, hls_out, 28, "bram", "mem_address", 1),
	Port_Property("C_EN_A", 1, hls_out, 28, "bram", "mem_ce", 1),
	Port_Property("C_WEN_A", 4, hls_out, 28, "bram", "mem_we", 1),
	Port_Property("C_Din_A", 32, hls_out, 28, "bram", "mem_din", 1),
	Port_Property("C_Dout_A", 32, hls_in, 28, "bram", "mem_dout", 1),
	Port_Property("C_Clk_A", 1, hls_out, 28, "bram", "mem_clk", 1),
	Port_Property("C_Rst_A", 1, hls_out, 28, "bram", "mem_rst", 1),
	Port_Property("s_axi_CTRL_BUS_AWVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_AWREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_AWADDR", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_WVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_WREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_WDATA", 32, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_WSTRB", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_ARVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_ARREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_ARADDR", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_RVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_RREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_RDATA", 32, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_RRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_BVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_BREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_BRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("interrupt", 1, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "macc_par_convs";
