Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Tue Apr 23 21:55:39 2024
| Host              : 7ca2124810b8 running 64-bit unknown
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file logicnet_timing_summary_routed.rpt -pb logicnet_timing_summary_routed.pb -rpx logicnet_timing_summary_routed.rpx -warn_on_violation
| Design            : logicnet
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.29 11-17-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  515         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (169)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (169)
--------------------------------
 There are 169 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.078       -0.276                     11                  419        0.051        0.000                      0                  419        0.225        0.000                       0                   588  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.078       -0.276                     11                  419        0.051        0.000                      0                  419        0.225        0.000                       0                   588  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           11  Failing Endpoints,  Worst Slack       -0.078ns,  Total Violation       -0.276ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[398]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[245]_fret_fret/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.411ns (38.847%)  route 0.647ns (61.153%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X154Y361       FDRE                                         r  layer0_reg/data_out_reg[398]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y361       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.108 r  layer0_reg/data_out_reg[398]/Q
                         net (fo=3, routed)           0.214     0.322    layer0_reg/data_out_reg_n_0_[398]
    SLICE_X154Y360       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     0.410 r  layer0_reg/g0_b0__10/O
                         net (fo=80, routed)          0.326     0.736    layer1_inst/layer1_N13_inst/M1[3]
    SLICE_X155Y360       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     0.833 r  layer1_inst/layer1_N13_inst/data_out[171]_fret__6_i_1/O
                         net (fo=2, routed)           0.058     0.891    layer1_inst/layer1_N13_inst/data_out_reg[289]_44
    SLICE_X155Y360       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     1.039 r  layer1_inst/layer1_N13_inst/data_out[245]_fret_fret_i_1/O
                         net (fo=1, routed)           0.049     1.088    layer1_reg/data_out_reg[245]_fret_fret_1
    SLICE_X155Y360       FDRE                                         r  layer1_reg/data_out_reg[245]_fret_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=587, unset)          0.020     1.020    layer1_reg/clk
    SLICE_X155Y360       FDRE                                         r  layer1_reg/data_out_reg[245]_fret_fret/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X155Y360       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[245]_fret_fret
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.050ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[237]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[117]_fret/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.314ns (30.485%)  route 0.716ns (69.515%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X157Y355       FDRE                                         r  layer0_reg/data_out_reg[237]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y355       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 f  layer0_reg/data_out_reg[237]/Q
                         net (fo=12, routed)          0.204     0.312    layer0_reg/data_out_reg_n_0_[237]
    SLICE_X157Y361       LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.112     0.424 r  layer0_reg/g0_b1__4/O
                         net (fo=33, routed)          0.264     0.688    layer1_inst/layer1_N18_inst/M1[1]
    SLICE_X156Y361       LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     0.812 r  layer1_inst/layer1_N18_inst/data_out[117]_fret_i_1/O
                         net (fo=2, routed)           0.248     1.060    layer1_reg/data_out_reg[117]_fret_1
    SLICE_X155Y361       FDRE                                         r  layer1_reg/data_out_reg[117]_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=587, unset)          0.020     1.020    layer1_reg/clk
    SLICE_X155Y361       FDRE                                         r  layer1_reg/data_out_reg[117]_fret/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X155Y361       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[117]_fret
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                 -0.050    

Slack (VIOLATED) :        -0.048ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[398]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[45]_fret__3/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.465ns (45.233%)  route 0.563ns (54.767%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X154Y361       FDRE                                         r  layer0_reg/data_out_reg[398]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y361       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.108 r  layer0_reg/data_out_reg[398]/Q
                         net (fo=3, routed)           0.214     0.322    layer0_reg/data_out_reg_n_0_[398]
    SLICE_X154Y360       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     0.410 r  layer0_reg/g0_b0__10/O
                         net (fo=80, routed)          0.183     0.593    layer1_inst/layer1_N13_inst/M1[3]
    SLICE_X154Y361       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     0.743 r  layer1_inst/layer1_N13_inst/g0_b1__4_i_1__2/O
                         net (fo=1, routed)           0.118     0.861    layer0_reg/data_out_reg[45]_fret__3
    SLICE_X153Y361       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     1.010 r  layer0_reg/g0_b1__4__3/O
                         net (fo=1, routed)           0.048     1.058    layer1_reg/data_out_reg[45]_fret__3_1
    SLICE_X153Y361       FDRE                                         r  layer1_reg/data_out_reg[45]_fret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=587, unset)          0.020     1.020    layer1_reg/clk
    SLICE_X153Y361       FDRE                                         r  layer1_reg/data_out_reg[45]_fret__3/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X153Y361       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[45]_fret__3
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.027ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[237]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[171]_fret_fret/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.280ns (27.805%)  route 0.727ns (72.195%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X157Y355       FDRE                                         r  layer0_reg/data_out_reg[237]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y355       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 f  layer0_reg/data_out_reg[237]/Q
                         net (fo=12, routed)          0.204     0.312    layer0_reg/data_out_reg_n_0_[237]
    SLICE_X157Y361       LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.112     0.424 r  layer0_reg/g0_b1__4/O
                         net (fo=33, routed)          0.472     0.896    layer1_inst/layer1_N13_inst/M1[1]
    SLICE_X153Y361       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     0.986 r  layer1_inst/layer1_N13_inst/data_out[171]_fret_fret_i_1/O
                         net (fo=1, routed)           0.051     1.037    layer1_reg/data_out_reg[171]_fret_fret_1
    SLICE_X153Y361       FDRE                                         r  layer1_reg/data_out_reg[171]_fret_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=587, unset)          0.020     1.020    layer1_reg/clk
    SLICE_X153Y361       FDRE                                         r  layer1_reg/data_out_reg[171]_fret_fret/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X153Y361       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[171]_fret_fret
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.021ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[0]_INST_0_i_25/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.397ns (39.621%)  route 0.605ns (60.379%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.030     0.030    layer1_reg/clk
    SLICE_X154Y363       FDRE                                         r  layer1_reg/data_out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y363       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  layer1_reg/data_out_reg[44]/Q
                         net (fo=30, routed)          0.314     0.423    layer1_inst/layer1_N13_inst/M1w[0]
    SLICE_X155Y364       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     0.511 r  layer1_inst/layer1_N13_inst/M3[0]_INST_0_i_329/O
                         net (fo=1, routed)           0.010     0.521    layer1_inst/layer1_N13_inst/M3[0]_INST_0_i_329_n_0
    SLICE_X155Y364       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     0.585 r  layer1_inst/layer1_N13_inst/M3[0]_INST_0_i_263/O
                         net (fo=1, routed)           0.228     0.813    layer1_inst/layer1_N13_inst/M3[0]_INST_0_i_263_n_0
    SLICE_X156Y365       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     0.911 r  layer1_inst/layer1_N13_inst/M3[0]_INST_0_i_181/O
                         net (fo=1, routed)           0.021     0.932    layer1_inst/layer1_N13_inst/M3[0]_INST_0_i_181_n_0
    SLICE_X156Y365       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     1.000 r  layer1_inst/layer1_N13_inst/M3[0]_INST_0_i_73/O
                         net (fo=1, routed)           0.032     1.032    M2[26]
    SLICE_X156Y365       FDRE                                         r  M3[0]_INST_0_i_25/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=587, unset)          0.021     1.021    clk
    SLICE_X156Y365       FDRE                                         r  M3[0]_INST_0_i_25/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X156Y365       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     1.011    M3[0]_INST_0_i_25
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.032    
  -------------------------------------------------------------------
                         slack                                 -0.021    

Slack (VIOLATED) :        -0.021ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[237]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[245]_fret__37/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.313ns (31.269%)  route 0.688ns (68.731%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X157Y355       FDRE                                         r  layer0_reg/data_out_reg[237]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y355       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 f  layer0_reg/data_out_reg[237]/Q
                         net (fo=12, routed)          0.204     0.312    layer0_reg/data_out_reg_n_0_[237]
    SLICE_X157Y361       LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.112     0.424 r  layer0_reg/g0_b1__4/O
                         net (fo=33, routed)          0.433     0.857    layer1_inst/layer1_N13_inst/M1[1]
    SLICE_X153Y361       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     0.980 r  layer1_inst/layer1_N13_inst/data_out[245]_fret__37_i_1/O
                         net (fo=1, routed)           0.051     1.031    layer1_reg/data_out_reg[245]_fret__37_1
    SLICE_X153Y361       FDRE                                         r  layer1_reg/data_out_reg[245]_fret__37/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=587, unset)          0.020     1.020    layer1_reg/clk
    SLICE_X153Y361       FDRE                                         r  layer1_reg/data_out_reg[245]_fret__37/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X153Y361       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[245]_fret__37
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                 -0.021    

Slack (VIOLATED) :        -0.012ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[194]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[1]_INST_0_i_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.507ns (51.006%)  route 0.487ns (48.994%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.028     0.028    layer1_reg/clk
    SLICE_X155Y355       FDRE                                         r  layer1_reg/data_out_reg[194]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y355       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.108 f  layer1_reg/data_out_reg[194]_replica_1/Q
                         net (fo=34, routed)          0.127     0.235    layer1_inst/layer1_N31_inst/M1w[48]_repN_1_alias
    SLICE_X155Y353       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.384 r  layer1_inst/layer1_N31_inst/M3[1]_INST_0_i_146/O
                         net (fo=2, routed)           0.159     0.543    layer1_inst/layer1_N31_inst/M3[1]_INST_0_i_146_n_0
    SLICE_X155Y352       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     0.640 r  layer1_inst/layer1_N31_inst/M3[1]_INST_0_i_74/O
                         net (fo=2, routed)           0.158     0.798    layer1_inst/layer1_N31_inst/M3[1]_INST_0_i_74_n_0
    SLICE_X155Y351       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     0.897 r  layer1_inst/layer1_N31_inst/M3[1]_INST_0_i_25/O
                         net (fo=1, routed)           0.009     0.906    layer1_inst/layer1_N31_inst/M3[1]_INST_0_i_25_n_0
    SLICE_X155Y351       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.056     0.962 r  layer1_inst/layer1_N31_inst/M3[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     0.962    layer1_inst/layer1_N31_inst/M3[1]_INST_0_i_9_n_0
    SLICE_X155Y351       MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     0.988 r  layer1_inst/layer1_N31_inst/M3[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.034     1.022    M2[63]
    SLICE_X155Y351       FDRE                                         r  M3[1]_INST_0_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=587, unset)          0.020     1.020    clk
    SLICE_X155Y351       FDRE                                         r  M3[1]_INST_0_i_1/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X155Y351       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     1.010    M3[1]_INST_0_i_1
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (VIOLATED) :        -0.007ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[398]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[69]_fret__1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.311ns (31.478%)  route 0.677ns (68.522%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X154Y361       FDRE                                         r  layer0_reg/data_out_reg[398]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y361       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.108 r  layer0_reg/data_out_reg[398]/Q
                         net (fo=3, routed)           0.214     0.322    layer0_reg/data_out_reg_n_0_[398]
    SLICE_X154Y360       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     0.410 r  layer0_reg/g0_b0__10/O
                         net (fo=80, routed)          0.391     0.801    layer1_inst/layer1_N13_inst/M1[3]
    SLICE_X156Y361       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     0.946 r  layer1_inst/layer1_N13_inst/data_out[69]_fret__1_i_1/O
                         net (fo=1, routed)           0.072     1.018    layer1_reg/data_out_reg[69]_fret__1_1
    SLICE_X156Y361       FDRE                                         r  layer1_reg/data_out_reg[69]_fret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=587, unset)          0.021     1.021    layer1_reg/clk
    SLICE_X156Y361       FDRE                                         r  layer1_reg/data_out_reg[69]_fret__1/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X156Y361       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[69]_fret__1
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (VIOLATED) :        -0.005ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[99]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[245]_fret__33/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.351ns (35.598%)  route 0.635ns (64.402%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X154Y361       FDRE                                         r  layer0_reg/data_out_reg[99]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y361       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 f  layer0_reg/data_out_reg[99]_replica/Q
                         net (fo=3, routed)           0.335     0.443    layer0_reg/data_out_reg_n_0_[99]_repN
    SLICE_X155Y361       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     0.567 r  layer0_reg/g0_b1__7_replica/O
                         net (fo=41, routed)          0.241     0.808    layer1_inst/layer1_N13_inst/M1[21]_repN_alias
    SLICE_X156Y360       LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.957 r  layer1_inst/layer1_N13_inst/data_out[245]_fret__33_i_1/O
                         net (fo=1, routed)           0.059     1.016    layer1_reg/data_out_reg[245]_fret__33_1
    SLICE_X156Y360       FDRE                                         r  layer1_reg/data_out_reg[245]_fret__33/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=587, unset)          0.021     1.021    layer1_reg/clk
    SLICE_X156Y360       FDRE                                         r  layer1_reg/data_out_reg[245]_fret__33/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X156Y360       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[245]_fret__33
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (VIOLATED) :        -0.002ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[284]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[245]_fret__9/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.329ns (33.435%)  route 0.655ns (66.565%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.029     0.029    layer0_reg/clk
    SLICE_X155Y361       FDRE                                         r  layer0_reg/data_out_reg[284]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y361       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  layer0_reg/data_out_reg[284]/Q
                         net (fo=4, routed)           0.148     0.258    layer0_reg/data_out_reg_n_0_[284]
    SLICE_X155Y361       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     0.381 r  layer0_reg/g0_b1__31/O
                         net (fo=73, routed)          0.448     0.829    layer1_inst/layer1_N13_inst/M1[7]
    SLICE_X154Y365       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     0.954 r  layer1_inst/layer1_N13_inst/data_out[245]_fret__9_i_1/O
                         net (fo=1, routed)           0.059     1.013    layer1_reg/data_out_reg[245]_fret__9_1
    SLICE_X154Y365       FDRE                                         r  layer1_reg/data_out_reg[245]_fret__9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=587, unset)          0.021     1.021    layer1_reg/clk
    SLICE_X154Y365       FDRE                                         r  layer1_reg/data_out_reg[245]_fret__9/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X154Y365       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[245]_fret__9
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                 -0.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[413]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[244]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.061ns (59.804%)  route 0.041ns (40.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X155Y361       FDRE                                         r  layer0_reg/data_out_reg[413]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y361       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[413]/Q
                         net (fo=2, routed)           0.025     0.077    layer0_reg/data_out_reg_n_0_[413]
    SLICE_X155Y361       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     0.099 r  layer0_reg/g0_b0__35/O
                         net (fo=1, routed)           0.016     0.115    layer1_reg/M1[60]
    SLICE_X155Y361       FDRE                                         r  layer1_reg/data_out_reg[244]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.018     0.018    layer1_reg/clk
    SLICE_X155Y361       FDRE                                         r  layer1_reg/data_out_reg[244]/C
                         clock pessimism              0.000     0.018    
    SLICE_X155Y361       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[244]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[447]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.061ns (58.654%)  route 0.043ns (41.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X151Y353       FDRE                                         r  layer0_reg/data_out_reg[447]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y353       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[447]/Q
                         net (fo=2, routed)           0.027     0.079    layer0_reg/data_out_reg_n_0_[447]
    SLICE_X151Y353       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     0.101 r  layer0_reg/g0_b0__16/O
                         net (fo=1, routed)           0.016     0.117    layer1_reg/M1[25]
    SLICE_X151Y353       FDRE                                         r  layer1_reg/data_out_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.018     0.018    layer1_reg/clk
    SLICE_X151Y353       FDRE                                         r  layer1_reg/data_out_reg[126]/C
                         clock pessimism              0.000     0.018    
    SLICE_X151Y353       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[126]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[308]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.061ns (54.464%)  route 0.051ns (45.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X156Y359       FDRE                                         r  layer0_reg/data_out_reg[308]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y359       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 f  layer0_reg/data_out_reg[308]/Q
                         net (fo=1, routed)           0.025     0.077    layer0_reg/data_out_reg_n_0_[308]
    SLICE_X156Y359       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.022     0.099 r  layer0_reg/g0_b0__8/O
                         net (fo=1, routed)           0.026     0.125    layer1_reg/M1[13]
    SLICE_X156Y359       FDRE                                         r  layer1_reg/data_out_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X156Y359       FDRE                                         r  layer1_reg/data_out_reg[68]/C
                         clock pessimism              0.000     0.019    
    SLICE_X156Y359       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[68]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[166]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[164]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.060ns (53.097%)  route 0.053ns (46.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X157Y354       FDRE                                         r  layer0_reg/data_out_reg[166]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y354       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 f  layer0_reg/data_out_reg[166]/Q
                         net (fo=2, routed)           0.032     0.082    layer0_reg/data_out_reg_n_0_[166]
    SLICE_X157Y354       LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023     0.105 r  layer0_reg/g0_b0__22/O
                         net (fo=1, routed)           0.021     0.126    layer1_reg/M1[35]
    SLICE_X157Y354       FDRE                                         r  layer1_reg/data_out_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X157Y354       FDRE                                         r  layer1_reg/data_out_reg[164]/C
                         clock pessimism              0.000     0.019    
    SLICE_X157Y354       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[164]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[370]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.061ns (50.833%)  route 0.059ns (49.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X161Y359       FDRE                                         r  layer0_reg/data_out_reg[370]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y359       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[370]/Q
                         net (fo=2, routed)           0.051     0.103    layer0_reg/data_out_reg_n_0_[370]
    SLICE_X161Y360       LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.022     0.125 r  layer0_reg/g0_b1__13/O
                         net (fo=1, routed)           0.008     0.133    layer1_reg/M1[28]
    SLICE_X161Y360       FDRE                                         r  layer1_reg/data_out_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X161Y360       FDRE                                         r  layer1_reg/data_out_reg[129]/C
                         clock pessimism              0.000     0.019    
    SLICE_X161Y360       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    layer1_reg/data_out_reg[129]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[379]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[162]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.053ns (43.443%)  route 0.069ns (56.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X158Y362       FDRE                                         r  layer0_reg/data_out_reg[379]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y362       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[379]/Q
                         net (fo=2, routed)           0.053     0.105    layer0_reg/data_out_reg_n_0_[379]
    SLICE_X158Y362       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.119 r  layer0_reg/g0_b0__21/O
                         net (fo=1, routed)           0.016     0.135    layer1_reg/M1[33]
    SLICE_X158Y362       FDRE                                         r  layer1_reg/data_out_reg[162]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.018     0.018    layer1_reg/clk
    SLICE_X158Y362       FDRE                                         r  layer1_reg/data_out_reg[162]/C
                         clock pessimism              0.000     0.018    
    SLICE_X158Y362       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[162]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[379]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[163]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.053ns (43.089%)  route 0.070ns (56.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X158Y362       FDRE                                         r  layer0_reg/data_out_reg[379]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y362       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[379]/Q
                         net (fo=2, routed)           0.053     0.105    layer0_reg/data_out_reg_n_0_[379]
    SLICE_X158Y362       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.119 r  layer0_reg/g0_b1__17/O
                         net (fo=1, routed)           0.017     0.136    layer1_reg/M1[34]
    SLICE_X158Y362       FDRE                                         r  layer1_reg/data_out_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.018     0.018    layer1_reg/clk
    SLICE_X158Y362       FDRE                                         r  layer1_reg/data_out_reg[163]/C
                         clock pessimism              0.000     0.018    
    SLICE_X158Y362       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[163]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[252]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[169]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.054ns (43.548%)  route 0.070ns (56.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X156Y359       FDRE                                         r  layer0_reg/data_out_reg[252]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y359       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.053 f  layer0_reg/data_out_reg[252]/Q
                         net (fo=2, routed)           0.054     0.107    layer0_reg/data_out_reg_n_0_[252]
    SLICE_X155Y359       LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.121 r  layer0_reg/g0_b1__19/O
                         net (fo=1, routed)           0.016     0.137    layer1_reg/M1[38]
    SLICE_X155Y359       FDRE                                         r  layer1_reg/data_out_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.018     0.018    layer1_reg/clk
    SLICE_X155Y359       FDRE                                         r  layer1_reg/data_out_reg[169]/C
                         clock pessimism              0.000     0.018    
    SLICE_X155Y359       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[169]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.055ns (43.651%)  route 0.071ns (56.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.012     0.012    layer0_reg/clk
    SLICE_X158Y354       FDRE                                         r  layer0_reg/data_out_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y354       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  layer0_reg/data_out_reg[77]/Q
                         net (fo=4, routed)           0.054     0.106    layer0_reg/data_out_reg_n_0_[77]
    SLICE_X160Y354       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.121 r  layer0_reg/g0_b0__13/O
                         net (fo=1, routed)           0.017     0.138    layer1_reg/M1[20]
    SLICE_X160Y354       FDRE                                         r  layer1_reg/data_out_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X160Y354       FDRE                                         r  layer1_reg/data_out_reg[112]/C
                         clock pessimism              0.000     0.019    
    SLICE_X160Y354       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[112]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[240]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[236]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.053ns (41.732%)  route 0.074ns (58.268%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.012     0.012    layer0_reg/clk
    SLICE_X155Y359       FDRE                                         r  layer0_reg/data_out_reg[240]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y359       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer0_reg/data_out_reg[240]/Q
                         net (fo=8, routed)           0.058     0.109    layer0_reg/data_out_reg_n_0_[240]
    SLICE_X155Y358       LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.123 r  layer0_reg/g0_b0__34/O
                         net (fo=1, routed)           0.016     0.139    layer1_reg/M1[58]
    SLICE_X155Y358       FDRE                                         r  layer1_reg/data_out_reg[236]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.018     0.018    layer1_reg/clk
    SLICE_X155Y358       FDRE                                         r  layer1_reg/data_out_reg[236]/C
                         clock pessimism              0.000     0.018    
    SLICE_X155Y358       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[236]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X159Y352  M3[0]_INST_0_i_10/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X159Y360  M3[0]_INST_0_i_189/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X152Y354  M3[0]_INST_0_i_190/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X156Y356  M3[0]_INST_0_i_191/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X156Y362  M3[0]_INST_0_i_192/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X156Y365  M3[0]_INST_0_i_25/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X160Y363  M3[0]_INST_0_i_31/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X159Y350  M3[0]_INST_0_i_4/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X153Y352  M3[0]_INST_0_i_8/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X152Y359  M3[0]_INST_0_i_81/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X159Y352  M3[0]_INST_0_i_10/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X159Y352  M3[0]_INST_0_i_10/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X159Y360  M3[0]_INST_0_i_189/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X159Y360  M3[0]_INST_0_i_189/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X152Y354  M3[0]_INST_0_i_190/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X152Y354  M3[0]_INST_0_i_190/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X156Y356  M3[0]_INST_0_i_191/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X156Y356  M3[0]_INST_0_i_191/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X156Y362  M3[0]_INST_0_i_192/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X156Y362  M3[0]_INST_0_i_192/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X159Y352  M3[0]_INST_0_i_10/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X159Y352  M3[0]_INST_0_i_10/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X159Y360  M3[0]_INST_0_i_189/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X159Y360  M3[0]_INST_0_i_189/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X152Y354  M3[0]_INST_0_i_190/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X152Y354  M3[0]_INST_0_i_190/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X156Y356  M3[0]_INST_0_i_191/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X156Y356  M3[0]_INST_0_i_191/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X156Y362  M3[0]_INST_0_i_192/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X156Y362  M3[0]_INST_0_i_192/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M3[0]_INST_0_i_190/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.869ns  (logic 0.390ns (13.594%)  route 2.479ns (86.406%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.030     0.030    clk
    SLICE_X152Y354       FDRE                                         r  M3[0]_INST_0_i_190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y354       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  M3[0]_INST_0_i_190/Q
                         net (fo=160, routed)         1.235     1.343    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_177_3
    SLICE_X154Y373       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     1.444 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_120/O
                         net (fo=4, routed)           0.428     1.872    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_120_n_0
    SLICE_X155Y373       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     1.923 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_61/O
                         net (fo=1, routed)           0.374     2.297    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_61_n_0
    SLICE_X155Y373       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     2.332 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_20/O
                         net (fo=1, routed)           0.380     2.712    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_20_n_0
    SLICE_X154Y370       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.037     2.749 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.017     2.766    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_7_n_0
    SLICE_X154Y370       MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     2.826 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.826    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_3_n_0
    SLICE_X154Y370       MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     2.854 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0/O
                         net (fo=0)                   0.045     2.899    M3[1]
                                                                      r  M3[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M3[1]_INST_0_i_139/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.756ns  (logic 0.559ns (20.283%)  route 2.197ns (79.717%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.028     0.028    clk
    SLICE_X153Y363       FDRE                                         r  M3[1]_INST_0_i_139/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y363       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  M3[1]_INST_0_i_139/Q
                         net (fo=161, routed)         1.300     1.407    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_177_1
    SLICE_X149Y374       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     1.507 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_229/O
                         net (fo=1, routed)           0.393     1.900    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_229_n_0
    SLICE_X147Y374       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.124     2.024 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_155/O
                         net (fo=1, routed)           0.009     2.033    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_155_n_0
    SLICE_X147Y374       MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     2.090 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_59/O
                         net (fo=1, routed)           0.000     2.090    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_59_n_0
    SLICE_X147Y374       MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     2.116 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.361     2.477    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_18_n_0
    SLICE_X150Y371       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     2.599 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.134     2.733    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_3_n_0
    SLICE_X151Y371       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     2.784 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0/O
                         net (fo=0)                   0.000     2.784    M3[0]
                                                                      r  M3[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M3[0]_INST_0_i_8/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.084ns (29.787%)  route 0.198ns (70.213%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.012     0.012    clk
    SLICE_X153Y352       FDRE                                         r  M3[0]_INST_0_i_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y352       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  M3[0]_INST_0_i_8/Q
                         net (fo=8, routed)           0.167     0.218    layer2_inst/layer2_N0_inst/M3[0]_0
    SLICE_X154Y370       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     0.240 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.014     0.254    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_6_n_0
    SLICE_X154Y370       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.011     0.265 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.265    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_2_n_0
    SLICE_X154Y370       MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.012     0.277 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0/O
                         net (fo=0)                   0.017     0.294    M3[1]
                                                                      r  M3[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M3[0]_INST_0_i_8/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.097ns (24.936%)  route 0.292ns (75.064%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.012     0.012    clk
    SLICE_X153Y352       FDRE                                         r  M3[0]_INST_0_i_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y352       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  M3[0]_INST_0_i_8/Q
                         net (fo=8, routed)           0.228     0.279    layer2_inst/layer2_N0_inst/M3[0]_0
    SLICE_X150Y371       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035     0.314 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.064     0.378    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_3_n_0
    SLICE_X151Y371       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     0.401 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0/O
                         net (fo=0)                   0.000     0.401    M3[0]
                                                                      r  M3[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           757 Endpoints
Min Delay           757 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            M3[0]_INST_0_i_10/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=587, unset)          0.000     0.000    rst
    SLICE_X159Y352       FDRE                                         r  M3[0]_INST_0_i_10/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.020     0.020    clk
    SLICE_X159Y352       FDRE                                         r  M3[0]_INST_0_i_10/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            M3[0]_INST_0_i_189/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=587, unset)          0.000     0.000    rst
    SLICE_X159Y360       FDRE                                         r  M3[0]_INST_0_i_189/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.020     0.020    clk
    SLICE_X159Y360       FDRE                                         r  M3[0]_INST_0_i_189/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            M3[0]_INST_0_i_190/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=587, unset)          0.000     0.000    rst
    SLICE_X152Y354       FDRE                                         r  M3[0]_INST_0_i_190/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.021     0.021    clk
    SLICE_X152Y354       FDRE                                         r  M3[0]_INST_0_i_190/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            M3[0]_INST_0_i_191/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=587, unset)          0.000     0.000    rst
    SLICE_X156Y356       FDRE                                         r  M3[0]_INST_0_i_191/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.021     0.021    clk
    SLICE_X156Y356       FDRE                                         r  M3[0]_INST_0_i_191/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            M3[0]_INST_0_i_192/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=587, unset)          0.000     0.000    rst
    SLICE_X156Y362       FDRE                                         r  M3[0]_INST_0_i_192/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.021     0.021    clk
    SLICE_X156Y362       FDRE                                         r  M3[0]_INST_0_i_192/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            M3[0]_INST_0_i_25/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=587, unset)          0.000     0.000    rst
    SLICE_X156Y365       FDRE                                         r  M3[0]_INST_0_i_25/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.021     0.021    clk
    SLICE_X156Y365       FDRE                                         r  M3[0]_INST_0_i_25/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            M3[0]_INST_0_i_31/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=587, unset)          0.000     0.000    rst
    SLICE_X160Y363       FDRE                                         r  M3[0]_INST_0_i_31/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.020     0.020    clk
    SLICE_X160Y363       FDRE                                         r  M3[0]_INST_0_i_31/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            M3[0]_INST_0_i_4/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=587, unset)          0.000     0.000    rst
    SLICE_X159Y350       FDRE                                         r  M3[0]_INST_0_i_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.020     0.020    clk
    SLICE_X159Y350       FDRE                                         r  M3[0]_INST_0_i_4/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            M3[0]_INST_0_i_8/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=587, unset)          0.000     0.000    rst
    SLICE_X153Y352       FDRE                                         r  M3[0]_INST_0_i_8/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.020     0.020    clk
    SLICE_X153Y352       FDRE                                         r  M3[0]_INST_0_i_8/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            M3[0]_INST_0_i_81/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=587, unset)          0.000     0.000    rst
    SLICE_X152Y359       FDRE                                         r  M3[0]_INST_0_i_81/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.021     0.021    clk
    SLICE_X152Y359       FDRE                                         r  M3[0]_INST_0_i_81/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            M3[0]_INST_0_i_10/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=587, unset)          0.000     0.000    rst
    SLICE_X159Y352       FDRE                                         r  M3[0]_INST_0_i_10/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.028     0.028    clk
    SLICE_X159Y352       FDRE                                         r  M3[0]_INST_0_i_10/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            M3[0]_INST_0_i_189/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=587, unset)          0.000     0.000    rst
    SLICE_X159Y360       FDRE                                         r  M3[0]_INST_0_i_189/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.028     0.028    clk
    SLICE_X159Y360       FDRE                                         r  M3[0]_INST_0_i_189/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            M3[0]_INST_0_i_190/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=587, unset)          0.000     0.000    rst
    SLICE_X152Y354       FDRE                                         r  M3[0]_INST_0_i_190/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.030     0.030    clk
    SLICE_X152Y354       FDRE                                         r  M3[0]_INST_0_i_190/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            M3[0]_INST_0_i_191/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=587, unset)          0.000     0.000    rst
    SLICE_X156Y356       FDRE                                         r  M3[0]_INST_0_i_191/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.030     0.030    clk
    SLICE_X156Y356       FDRE                                         r  M3[0]_INST_0_i_191/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            M3[0]_INST_0_i_192/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=587, unset)          0.000     0.000    rst
    SLICE_X156Y362       FDRE                                         r  M3[0]_INST_0_i_192/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.030     0.030    clk
    SLICE_X156Y362       FDRE                                         r  M3[0]_INST_0_i_192/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            M3[0]_INST_0_i_25/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=587, unset)          0.000     0.000    rst
    SLICE_X156Y365       FDRE                                         r  M3[0]_INST_0_i_25/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.030     0.030    clk
    SLICE_X156Y365       FDRE                                         r  M3[0]_INST_0_i_25/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            M3[0]_INST_0_i_31/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=587, unset)          0.000     0.000    rst
    SLICE_X160Y363       FDRE                                         r  M3[0]_INST_0_i_31/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.028     0.028    clk
    SLICE_X160Y363       FDRE                                         r  M3[0]_INST_0_i_31/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            M3[0]_INST_0_i_4/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=587, unset)          0.000     0.000    rst
    SLICE_X159Y350       FDRE                                         r  M3[0]_INST_0_i_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.028     0.028    clk
    SLICE_X159Y350       FDRE                                         r  M3[0]_INST_0_i_4/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            M3[0]_INST_0_i_8/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=587, unset)          0.000     0.000    rst
    SLICE_X153Y352       FDRE                                         r  M3[0]_INST_0_i_8/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.028     0.028    clk
    SLICE_X153Y352       FDRE                                         r  M3[0]_INST_0_i_8/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            M3[0]_INST_0_i_81/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=587, unset)          0.000     0.000    rst
    SLICE_X152Y359       FDRE                                         r  M3[0]_INST_0_i_81/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=587, unset)          0.030     0.030    clk
    SLICE_X152Y359       FDRE                                         r  M3[0]_INST_0_i_81/C





