Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar 19 05:23:46 2025
| Host         : Amars-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file l2_wrapper_timing_summary_routed.rpt -pb l2_wrapper_timing_summary_routed.pb -rpx l2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : l2_wrapper
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check                 2832        
TIMING-18  Warning   Missing input or output delay             1           
XDCH-2     Warning   Same min and max delay values on IO port  112         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  22659.512        0.000                      0                15066        0.054        0.000                      0                15066    11337.599        0.000                       0                  5018  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)             Period(ns)      Frequency(MHz)
-----  ------------             ----------      --------------
clk    {0.000 11338.000}        22676.000       0.044           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk             22659.512        0.000                      0                15066        0.054        0.000                      0                15066    11337.599        0.000                       0                  5018  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack    22659.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    11337.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22659.512ns  (required time - arrival time)
  Source:                 y2k_pipeline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_0[16]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 3.506ns (39.415%)  route 5.389ns (60.585%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        1.456     4.561    clk_IBUF_BUFG
    SLICE_X5Y148         FDRE                                         r  y2k_pipeline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDRE (Prop_fdre_C_Q)         0.269     4.830 r  y2k_pipeline_reg[2]/Q
                         net (fo=3, routed)           1.036     5.866    y2k_pipeline_reg_n_0_[2]
    SLICE_X4Y137         LUT2 (Prop_lut2_I0_O)        0.053     5.919 r  y_out_0_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.919    y_out_0_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.154 r  y_out_0_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.154    y_out_0_OBUF[3]_inst_i_1_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.212 r  y_out_0_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.212    y_out_0_OBUF[7]_inst_i_1_n_0
    SLICE_X4Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.270 r  y_out_0_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.270    y_out_0_OBUF[11]_inst_i_1_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.328 r  y_out_0_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.328    y_out_0_OBUF[15]_inst_i_1_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.467 r  y_out_0_OBUF[39]_inst_i_1/O[0]
                         net (fo=24, routed)          4.353    10.820    y_out_0_OBUF[16]
    F25                  OBUF (Prop_obuf_I_O)         2.636    13.456 r  y_out_0_OBUF[16]_inst/O
                         net (fo=0)                   0.000    13.456    y_out_0[16]
    F25                                                               r  y_out_0[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -13.456    
  -------------------------------------------------------------------
                         slack                              22659.512    

Slack (MET) :             22659.633ns  (required time - arrival time)
  Source:                 y2k_pipeline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_0[17]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        8.772ns  (logic 3.483ns (39.701%)  route 5.289ns (60.299%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        1.456     4.561    clk_IBUF_BUFG
    SLICE_X5Y148         FDRE                                         r  y2k_pipeline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDRE (Prop_fdre_C_Q)         0.269     4.830 r  y2k_pipeline_reg[2]/Q
                         net (fo=3, routed)           1.036     5.866    y2k_pipeline_reg_n_0_[2]
    SLICE_X4Y137         LUT2 (Prop_lut2_I0_O)        0.053     5.919 r  y_out_0_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.919    y_out_0_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.154 r  y_out_0_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.154    y_out_0_OBUF[3]_inst_i_1_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.212 r  y_out_0_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.212    y_out_0_OBUF[7]_inst_i_1_n_0
    SLICE_X4Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.270 r  y_out_0_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.270    y_out_0_OBUF[11]_inst_i_1_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.328 r  y_out_0_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.328    y_out_0_OBUF[15]_inst_i_1_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.467 r  y_out_0_OBUF[39]_inst_i_1/O[0]
                         net (fo=24, routed)          4.253    10.720    y_out_0_OBUF[16]
    G26                  OBUF (Prop_obuf_I_O)         2.613    13.333 r  y_out_0_OBUF[17]_inst/O
                         net (fo=0)                   0.000    13.333    y_out_0[17]
    G26                                                               r  y_out_0[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -13.333    
  -------------------------------------------------------------------
                         slack                              22659.633    

Slack (MET) :             22659.650ns  (required time - arrival time)
  Source:                 y2k_pipeline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_0[18]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        8.754ns  (logic 3.483ns (39.789%)  route 5.271ns (60.211%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        1.456     4.561    clk_IBUF_BUFG
    SLICE_X5Y148         FDRE                                         r  y2k_pipeline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDRE (Prop_fdre_C_Q)         0.269     4.830 r  y2k_pipeline_reg[2]/Q
                         net (fo=3, routed)           1.036     5.866    y2k_pipeline_reg_n_0_[2]
    SLICE_X4Y137         LUT2 (Prop_lut2_I0_O)        0.053     5.919 r  y_out_0_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.919    y_out_0_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.154 r  y_out_0_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.154    y_out_0_OBUF[3]_inst_i_1_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.212 r  y_out_0_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.212    y_out_0_OBUF[7]_inst_i_1_n_0
    SLICE_X4Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.270 r  y_out_0_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.270    y_out_0_OBUF[11]_inst_i_1_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.328 r  y_out_0_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.328    y_out_0_OBUF[15]_inst_i_1_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.467 r  y_out_0_OBUF[39]_inst_i_1/O[0]
                         net (fo=24, routed)          4.235    10.702    y_out_0_OBUF[16]
    G25                  OBUF (Prop_obuf_I_O)         2.613    13.315 r  y_out_0_OBUF[18]_inst/O
                         net (fo=0)                   0.000    13.315    y_out_0[18]
    G25                                                               r  y_out_0[18] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -13.315    
  -------------------------------------------------------------------
                         slack                              22659.650    

Slack (MET) :             22659.729ns  (required time - arrival time)
  Source:                 y2k_pipeline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_0[19]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        8.678ns  (logic 3.507ns (40.409%)  route 5.172ns (59.591%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        1.456     4.561    clk_IBUF_BUFG
    SLICE_X5Y148         FDRE                                         r  y2k_pipeline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDRE (Prop_fdre_C_Q)         0.269     4.830 r  y2k_pipeline_reg[2]/Q
                         net (fo=3, routed)           1.036     5.866    y2k_pipeline_reg_n_0_[2]
    SLICE_X4Y137         LUT2 (Prop_lut2_I0_O)        0.053     5.919 r  y_out_0_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.919    y_out_0_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.154 r  y_out_0_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.154    y_out_0_OBUF[3]_inst_i_1_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.212 r  y_out_0_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.212    y_out_0_OBUF[7]_inst_i_1_n_0
    SLICE_X4Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.270 r  y_out_0_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.270    y_out_0_OBUF[11]_inst_i_1_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.328 r  y_out_0_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.328    y_out_0_OBUF[15]_inst_i_1_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.467 r  y_out_0_OBUF[39]_inst_i_1/O[0]
                         net (fo=24, routed)          4.135    10.603    y_out_0_OBUF[16]
    D25                  OBUF (Prop_obuf_I_O)         2.637    13.239 r  y_out_0_OBUF[19]_inst/O
                         net (fo=0)                   0.000    13.239    y_out_0[19]
    D25                                                               r  y_out_0[19] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -13.239    
  -------------------------------------------------------------------
                         slack                              22659.729    

Slack (MET) :             22659.756ns  (required time - arrival time)
  Source:                 y2k_pipeline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_0[20]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 3.504ns (40.506%)  route 5.146ns (59.494%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        1.456     4.561    clk_IBUF_BUFG
    SLICE_X5Y148         FDRE                                         r  y2k_pipeline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDRE (Prop_fdre_C_Q)         0.269     4.830 r  y2k_pipeline_reg[2]/Q
                         net (fo=3, routed)           1.036     5.866    y2k_pipeline_reg_n_0_[2]
    SLICE_X4Y137         LUT2 (Prop_lut2_I0_O)        0.053     5.919 r  y_out_0_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.919    y_out_0_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.154 r  y_out_0_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.154    y_out_0_OBUF[3]_inst_i_1_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.212 r  y_out_0_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.212    y_out_0_OBUF[7]_inst_i_1_n_0
    SLICE_X4Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.270 r  y_out_0_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.270    y_out_0_OBUF[11]_inst_i_1_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.328 r  y_out_0_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.328    y_out_0_OBUF[15]_inst_i_1_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.467 r  y_out_0_OBUF[39]_inst_i_1/O[0]
                         net (fo=24, routed)          4.110    10.577    y_out_0_OBUF[16]
    E25                  OBUF (Prop_obuf_I_O)         2.634    13.211 r  y_out_0_OBUF[20]_inst/O
                         net (fo=0)                   0.000    13.211    y_out_0[20]
    E25                                                               r  y_out_0[20] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -13.211    
  -------------------------------------------------------------------
                         slack                              22659.756    

Slack (MET) :             22659.879ns  (required time - arrival time)
  Source:                 y2k_pipeline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_0[21]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        8.527ns  (logic 3.480ns (40.810%)  route 5.047ns (59.190%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        1.456     4.561    clk_IBUF_BUFG
    SLICE_X5Y148         FDRE                                         r  y2k_pipeline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDRE (Prop_fdre_C_Q)         0.269     4.830 r  y2k_pipeline_reg[2]/Q
                         net (fo=3, routed)           1.036     5.866    y2k_pipeline_reg_n_0_[2]
    SLICE_X4Y137         LUT2 (Prop_lut2_I0_O)        0.053     5.919 r  y_out_0_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.919    y_out_0_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.154 r  y_out_0_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.154    y_out_0_OBUF[3]_inst_i_1_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.212 r  y_out_0_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.212    y_out_0_OBUF[7]_inst_i_1_n_0
    SLICE_X4Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.270 r  y_out_0_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.270    y_out_0_OBUF[11]_inst_i_1_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.328 r  y_out_0_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.328    y_out_0_OBUF[15]_inst_i_1_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.467 r  y_out_0_OBUF[39]_inst_i_1/O[0]
                         net (fo=24, routed)          4.011    10.478    y_out_0_OBUF[16]
    F24                  OBUF (Prop_obuf_I_O)         2.610    13.088 r  y_out_0_OBUF[21]_inst/O
                         net (fo=0)                   0.000    13.088    y_out_0[21]
    F24                                                               r  y_out_0[21] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                              22659.879    

Slack (MET) :             22659.992ns  (required time - arrival time)
  Source:                 y2k_pipeline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_0[22]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        8.414ns  (logic 3.480ns (41.358%)  route 4.934ns (58.642%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        1.456     4.561    clk_IBUF_BUFG
    SLICE_X5Y148         FDRE                                         r  y2k_pipeline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDRE (Prop_fdre_C_Q)         0.269     4.830 r  y2k_pipeline_reg[2]/Q
                         net (fo=3, routed)           1.036     5.866    y2k_pipeline_reg_n_0_[2]
    SLICE_X4Y137         LUT2 (Prop_lut2_I0_O)        0.053     5.919 r  y_out_0_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.919    y_out_0_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.154 r  y_out_0_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.154    y_out_0_OBUF[3]_inst_i_1_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.212 r  y_out_0_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.212    y_out_0_OBUF[7]_inst_i_1_n_0
    SLICE_X4Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.270 r  y_out_0_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.270    y_out_0_OBUF[11]_inst_i_1_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.328 r  y_out_0_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.328    y_out_0_OBUF[15]_inst_i_1_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.467 r  y_out_0_OBUF[39]_inst_i_1/O[0]
                         net (fo=24, routed)          3.898    10.365    y_out_0_OBUF[16]
    G24                  OBUF (Prop_obuf_I_O)         2.610    12.975 r  y_out_0_OBUF[22]_inst/O
                         net (fo=0)                   0.000    12.975    y_out_0[22]
    G24                                                               r  y_out_0[22] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -12.975    
  -------------------------------------------------------------------
                         slack                              22659.992    

Slack (MET) :             22660.102ns  (required time - arrival time)
  Source:                 y2k_pipeline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_0[23]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 3.476ns (41.865%)  route 4.827ns (58.135%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        1.456     4.561    clk_IBUF_BUFG
    SLICE_X5Y148         FDRE                                         r  y2k_pipeline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDRE (Prop_fdre_C_Q)         0.269     4.830 r  y2k_pipeline_reg[2]/Q
                         net (fo=3, routed)           1.036     5.866    y2k_pipeline_reg_n_0_[2]
    SLICE_X4Y137         LUT2 (Prop_lut2_I0_O)        0.053     5.919 r  y_out_0_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.919    y_out_0_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.154 r  y_out_0_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.154    y_out_0_OBUF[3]_inst_i_1_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.212 r  y_out_0_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.212    y_out_0_OBUF[7]_inst_i_1_n_0
    SLICE_X4Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.270 r  y_out_0_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.270    y_out_0_OBUF[11]_inst_i_1_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.328 r  y_out_0_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.328    y_out_0_OBUF[15]_inst_i_1_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.467 r  y_out_0_OBUF[39]_inst_i_1/O[0]
                         net (fo=24, routed)          3.791    10.258    y_out_0_OBUF[16]
    F23                  OBUF (Prop_obuf_I_O)         2.606    12.865 r  y_out_0_OBUF[23]_inst/O
                         net (fo=0)                   0.000    12.865    y_out_0[23]
    F23                                                               r  y_out_0[23] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -12.865    
  -------------------------------------------------------------------
                         slack                              22660.102    

Slack (MET) :             22660.125ns  (required time - arrival time)
  Source:                 y2k_pipeline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_0[24]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        8.281ns  (logic 3.473ns (41.939%)  route 4.808ns (58.061%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        1.456     4.561    clk_IBUF_BUFG
    SLICE_X5Y148         FDRE                                         r  y2k_pipeline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDRE (Prop_fdre_C_Q)         0.269     4.830 r  y2k_pipeline_reg[2]/Q
                         net (fo=3, routed)           1.036     5.866    y2k_pipeline_reg_n_0_[2]
    SLICE_X4Y137         LUT2 (Prop_lut2_I0_O)        0.053     5.919 r  y_out_0_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.919    y_out_0_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.154 r  y_out_0_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.154    y_out_0_OBUF[3]_inst_i_1_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.212 r  y_out_0_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.212    y_out_0_OBUF[7]_inst_i_1_n_0
    SLICE_X4Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.270 r  y_out_0_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.270    y_out_0_OBUF[11]_inst_i_1_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.328 r  y_out_0_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.328    y_out_0_OBUF[15]_inst_i_1_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.467 r  y_out_0_OBUF[39]_inst_i_1/O[0]
                         net (fo=24, routed)          3.772    10.239    y_out_0_OBUF[16]
    G22                  OBUF (Prop_obuf_I_O)         2.603    12.842 r  y_out_0_OBUF[24]_inst/O
                         net (fo=0)                   0.000    12.842    y_out_0[24]
    G22                                                               r  y_out_0[24] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -12.842    
  -------------------------------------------------------------------
                         slack                              22660.125    

Slack (MET) :             22660.229ns  (required time - arrival time)
  Source:                 y2k_pipeline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out_0[25]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 3.481ns (42.571%)  route 4.696ns (57.429%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        1.456     4.561    clk_IBUF_BUFG
    SLICE_X5Y148         FDRE                                         r  y2k_pipeline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDRE (Prop_fdre_C_Q)         0.269     4.830 r  y2k_pipeline_reg[2]/Q
                         net (fo=3, routed)           1.036     5.866    y2k_pipeline_reg_n_0_[2]
    SLICE_X4Y137         LUT2 (Prop_lut2_I0_O)        0.053     5.919 r  y_out_0_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.919    y_out_0_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.154 r  y_out_0_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.154    y_out_0_OBUF[3]_inst_i_1_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.212 r  y_out_0_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.212    y_out_0_OBUF[7]_inst_i_1_n_0
    SLICE_X4Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.270 r  y_out_0_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.270    y_out_0_OBUF[11]_inst_i_1_n_0
    SLICE_X4Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.328 r  y_out_0_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.328    y_out_0_OBUF[15]_inst_i_1_n_0
    SLICE_X4Y141         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.467 r  y_out_0_OBUF[39]_inst_i_1/O[0]
                         net (fo=24, routed)          3.660    10.127    y_out_0_OBUF[16]
    E23                  OBUF (Prop_obuf_I_O)         2.611    12.739 r  y_out_0_OBUF[25]_inst/O
                         net (fo=0)                   0.000    12.739    y_out_0[25]
    E23                                                               r  y_out_0[25] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -12.739    
  -------------------------------------------------------------------
                         slack                              22660.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 H0/delay_pipeline_reg[58][14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0/delay_pipeline_reg[59][14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.854%)  route 0.164ns (58.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.551     1.549    H0/clk_IBUF_BUFG
    SLICE_X18Y99         FDCE                                         r  H0/delay_pipeline_reg[58][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y99         FDCE (Prop_fdce_C_Q)         0.118     1.667 r  H0/delay_pipeline_reg[58][14]/Q
                         net (fo=1, routed)           0.164     1.831    H0/delay_pipeline_reg[58][14]
    SLICE_X18Y100        FDCE                                         r  H0/delay_pipeline_reg[59][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.742     2.057    H0/clk_IBUF_BUFG
    SLICE_X18Y100        FDCE                                         r  H0/delay_pipeline_reg[59][14]/C
                         clock pessimism             -0.317     1.740    
    SLICE_X18Y100        FDCE (Hold_fdce_C_D)         0.037     1.777    H0/delay_pipeline_reg[59][14]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 H1/delay_pipeline_reg[53][14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H1/delay_pipeline_reg[54][14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.100ns (32.794%)  route 0.205ns (67.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.551     1.549    H1/clk_IBUF_BUFG
    SLICE_X13Y99         FDCE                                         r  H1/delay_pipeline_reg[53][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDCE (Prop_fdce_C_Q)         0.100     1.649 r  H1/delay_pipeline_reg[53][14]/Q
                         net (fo=2, routed)           0.205     1.854    H1/delay_pipeline_reg_n_0_[53][14]
    SLICE_X13Y103        FDCE                                         r  H1/delay_pipeline_reg[54][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.742     2.057    H1/clk_IBUF_BUFG
    SLICE_X13Y103        FDCE                                         r  H1/delay_pipeline_reg[54][14]/C
                         clock pessimism             -0.317     1.740    
    SLICE_X13Y103        FDCE (Hold_fdce_C_D)         0.041     1.781    H1/delay_pipeline_reg[54][14]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 x_in_1[11]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H1/delay_pipeline_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.769ns (27.899%)  route 1.988ns (72.101%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    N23                                               0.000     2.000 r  x_in_1[11] (IN)
                         net (fo=0)                   0.000     2.000    x_in_1[11]
    N23                  IBUF (Prop_ibuf_I_O)         0.769     2.769 r  x_in_1_IBUF[11]_inst/O
                         net (fo=3, routed)           1.988     4.757    H1/delay_pipeline_reg[0][15]_0[11]
    SLICE_X36Y53         FDCE                                         r  H1/delay_pipeline_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        1.383     4.488    H1/clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  H1/delay_pipeline_reg[0][11]/C
                         clock pessimism              0.000     4.488    
                         clock uncertainty            0.035     4.523    
    SLICE_X36Y53         FDCE (Hold_fdce_C_D)         0.158     4.681    H1/delay_pipeline_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -4.681    
                         arrival time                           4.757    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 x_in_0[5]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/delay_pipeline_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 1.009ns (33.473%)  route 2.005ns (66.527%))
  Logic Levels:           2  (CARRY4=1 IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.677ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 r  x_in_0[5] (IN)
                         net (fo=0)                   0.000     2.000    x_in_0[5]
    M19                  IBUF (Prop_ibuf_I_O)         0.753     2.753 r  x_in_0_IBUF[5]_inst/O
                         net (fo=4, routed)           2.005     4.758    H0H1/accumulator_pipeline_reg[0]_0[5]
    SLICE_X34Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.256     5.014 r  H0H1/delay_pipeline_reg[0][7]_i_1/O[2]
                         net (fo=2, routed)           0.000     5.014    H0H1/A[6]
    SLICE_X34Y26         FDCE                                         r  H0H1/delay_pipeline_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        1.572     4.677    H0H1/clk_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  H0H1/delay_pipeline_reg[0][6]/C
                         clock pessimism              0.000     4.677    
                         clock uncertainty            0.035     4.712    
    SLICE_X34Y26         FDCE (Hold_fdce_C_D)         0.225     4.937    H0H1/delay_pipeline_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -4.937    
                         arrival time                           5.014    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 H1/delay_pipeline_reg[53][8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H1/delay_pipeline_reg[54][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.107ns (36.446%)  route 0.187ns (63.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.552     1.550    H1/clk_IBUF_BUFG
    SLICE_X10Y99         FDCE                                         r  H1/delay_pipeline_reg[53][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDCE (Prop_fdce_C_Q)         0.107     1.657 r  H1/delay_pipeline_reg[53][8]/Q
                         net (fo=2, routed)           0.187     1.844    H1/delay_pipeline_reg_n_0_[53][8]
    SLICE_X12Y102        FDCE                                         r  H1/delay_pipeline_reg[54][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.743     2.058    H1/clk_IBUF_BUFG
    SLICE_X12Y102        FDCE                                         r  H1/delay_pipeline_reg[54][8]/C
                         clock pessimism             -0.317     1.741    
    SLICE_X12Y102        FDCE (Hold_fdce_C_D)         0.023     1.764    H1/delay_pipeline_reg[54][8]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 H0H1/delay_pipeline_reg[61][12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/delay_pipeline_reg[62][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.802%)  route 0.214ns (68.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.543     1.541    H0H1/clk_IBUF_BUFG
    SLICE_X49Y98         FDCE                                         r  H0H1/delay_pipeline_reg[61][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.100     1.641 r  H0H1/delay_pipeline_reg[61][12]/Q
                         net (fo=2, routed)           0.214     1.855    H0H1/delay_pipeline_reg_n_0_[61][12]
    SLICE_X47Y101        FDCE                                         r  H0H1/delay_pipeline_reg[62][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.733     2.048    H0H1/clk_IBUF_BUFG
    SLICE_X47Y101        FDCE                                         r  H0H1/delay_pipeline_reg[62][12]/C
                         clock pessimism             -0.317     1.731    
    SLICE_X47Y101        FDCE (Hold_fdce_C_D)         0.040     1.771    H0H1/delay_pipeline_reg[62][12]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 x_in_0[1]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0H1/delay_pipeline_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.886ns (29.331%)  route 2.134ns (70.669%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    P18                                               0.000     2.000 r  x_in_0[1] (IN)
                         net (fo=0)                   0.000     2.000    x_in_0[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.743     2.743 r  x_in_0_IBUF[1]_inst/O
                         net (fo=4, routed)           2.134     4.877    H0H1/accumulator_pipeline_reg[0]_0[1]
    SLICE_X34Y25         LUT2 (Prop_lut2_I0_O)        0.042     4.919 r  H0H1/delay_pipeline[0][3]_i_4/O
                         net (fo=1, routed)           0.000     4.919    H0H1/delay_pipeline[0][3]_i_4_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.101     5.020 r  H0H1/delay_pipeline_reg[0][3]_i_1/O[1]
                         net (fo=2, routed)           0.000     5.020    H0H1/A[1]
    SLICE_X34Y25         FDCE                                         r  H0H1/delay_pipeline_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        1.570     4.675    H0H1/clk_IBUF_BUFG
    SLICE_X34Y25         FDCE                                         r  H0H1/delay_pipeline_reg[0][1]/C
                         clock pessimism              0.000     4.675    
                         clock uncertainty            0.035     4.710    
    SLICE_X34Y25         FDCE (Hold_fdce_C_D)         0.225     4.935    H0H1/delay_pipeline_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -4.935    
                         arrival time                           5.020    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 H0/delay_pipeline_reg[59][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H0/delay_pipeline_reg[60][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.118ns (35.195%)  route 0.217ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.552     1.550    H0/clk_IBUF_BUFG
    SLICE_X10Y98         FDCE                                         r  H0/delay_pipeline_reg[59][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDCE (Prop_fdce_C_Q)         0.118     1.668 r  H0/delay_pipeline_reg[59][6]/Q
                         net (fo=2, routed)           0.217     1.885    H0/delay_pipeline_reg[59][6]
    SLICE_X10Y101        FDCE                                         r  H0/delay_pipeline_reg[60][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.743     2.058    H0/clk_IBUF_BUFG
    SLICE_X10Y101        FDCE                                         r  H0/delay_pipeline_reg[60][6]/C
                         clock pessimism             -0.317     1.741    
    SLICE_X10Y101        FDCE (Hold_fdce_C_D)         0.059     1.800    H0/delay_pipeline_reg[60][6]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 H1/delay_pipeline_reg[26][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H1/delay_pipeline_reg[27][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (63.987%)  route 0.056ns (36.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.543     1.541    H1/clk_IBUF_BUFG
    SLICE_X13Y68         FDCE                                         r  H1/delay_pipeline_reg[26][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDCE (Prop_fdce_C_Q)         0.100     1.641 r  H1/delay_pipeline_reg[26][13]/Q
                         net (fo=1, routed)           0.056     1.697    H1/delay_pipeline_reg_n_0_[26][13]
    SLICE_X12Y68         FDCE                                         r  H1/delay_pipeline_reg[27][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.742     2.057    H1/clk_IBUF_BUFG
    SLICE_X12Y68         FDCE                                         r  H1/delay_pipeline_reg[27][13]/C
                         clock pessimism             -0.505     1.552    
    SLICE_X12Y68         FDCE (Hold_fdce_C_D)         0.059     1.611    H1/delay_pipeline_reg[27][13]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 H1/delay_pipeline_reg[88][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            H1/delay_pipeline_reg[89][15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (63.987%)  route 0.056ns (36.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.534     1.532    H1/clk_IBUF_BUFG
    SLICE_X13Y139        FDCE                                         r  H1/delay_pipeline_reg[88][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.100     1.632 r  H1/delay_pipeline_reg[88][15]/Q
                         net (fo=1, routed)           0.056     1.688    H1/delay_pipeline_reg_n_0_[88][15]
    SLICE_X12Y139        FDCE                                         r  H1/delay_pipeline_reg[89][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.740     2.055    H1/clk_IBUF_BUFG
    SLICE_X12Y139        FDCE                                         r  H1/delay_pipeline_reg[89][15]/C
                         clock pessimism             -0.512     1.543    
    SLICE_X12Y139        FDCE (Hold_fdce_C_D)         0.059     1.602    H1/delay_pipeline_reg[89][15]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 11338.000 }
Period(ns):         22676.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y10    H0/accumulator_pipeline_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y20    H0/accumulator_pipeline_reg[10]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y21    H0/accumulator_pipeline_reg[11]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y22    H0/accumulator_pipeline_reg[12]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y23    H0/accumulator_pipeline_reg[13]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y24    H0/accumulator_pipeline_reg[14]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y25    H0/accumulator_pipeline_reg[15]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y26    H0/accumulator_pipeline_reg[16]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y27    H0/accumulator_pipeline_reg[17]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y28    H0/accumulator_pipeline_reg[18]/CLK
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X10Y144  delay_block_reg[0][5]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X10Y144  delay_block_reg[0][5]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X10Y144  delay_block_reg[0][7]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X10Y144  delay_block_reg[0][7]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X19Y45   H0/delay_pipeline_reg[14][2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         11338.001   11337.601  SLICE_X19Y45   H0/delay_pipeline_reg[14][2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X19Y45   H0/delay_pipeline_reg[15][2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         11338.001   11337.601  SLICE_X19Y45   H0/delay_pipeline_reg[15][2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11338.001   11337.601  SLICE_X18Y47   H0/delay_pipeline_reg[18][0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X18Y47   H0/delay_pipeline_reg[18][0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X4Y137   delay_block_reg[0][0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.001   11337.651  SLICE_X4Y137   delay_block_reg[0][0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X3Y139   delay_block_reg[0][10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X3Y139   delay_block_reg[0][10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X10Y144  delay_block_reg[0][11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X10Y144  delay_block_reg[0][11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X11Y142  delay_block_reg[0][12]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X11Y142  delay_block_reg[0][12]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X10Y144  delay_block_reg[0][13]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X10Y144  delay_block_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          5017 Endpoints
Min Delay          5017 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y2k1_pipeline_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.331ns  (logic 0.921ns (4.320%)  route 20.409ns (95.680%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  rst_IBUF_inst/O
                         net (fo=4990, routed)       19.775    20.643    rst_IBUF
    SLICE_X6Y147         LUT1 (Prop_lut1_I0_O)        0.053    20.696 r  y2k_pipeline[15]_i_1/O
                         net (fo=28, routed)          0.634    21.331    y2k_pipeline0
    SLICE_X10Y148        FDRE                                         r  y2k1_pipeline_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        1.279     4.201    clk_IBUF_BUFG
    SLICE_X10Y148        FDRE                                         r  y2k1_pipeline_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y2k1_pipeline_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.331ns  (logic 0.921ns (4.320%)  route 20.409ns (95.680%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  rst_IBUF_inst/O
                         net (fo=4990, routed)       19.775    20.643    rst_IBUF
    SLICE_X6Y147         LUT1 (Prop_lut1_I0_O)        0.053    20.696 r  y2k_pipeline[15]_i_1/O
                         net (fo=28, routed)          0.634    21.331    y2k_pipeline0
    SLICE_X10Y148        FDRE                                         r  y2k1_pipeline_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        1.279     4.201    clk_IBUF_BUFG
    SLICE_X10Y148        FDRE                                         r  y2k1_pipeline_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y2k1_pipeline_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.331ns  (logic 0.921ns (4.320%)  route 20.409ns (95.680%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  rst_IBUF_inst/O
                         net (fo=4990, routed)       19.775    20.643    rst_IBUF
    SLICE_X6Y147         LUT1 (Prop_lut1_I0_O)        0.053    20.696 r  y2k_pipeline[15]_i_1/O
                         net (fo=28, routed)          0.634    21.331    y2k_pipeline0
    SLICE_X10Y148        FDRE                                         r  y2k1_pipeline_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        1.279     4.201    clk_IBUF_BUFG
    SLICE_X10Y148        FDRE                                         r  y2k1_pipeline_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y2k1_pipeline_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.331ns  (logic 0.921ns (4.320%)  route 20.409ns (95.680%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  rst_IBUF_inst/O
                         net (fo=4990, routed)       19.775    20.643    rst_IBUF
    SLICE_X6Y147         LUT1 (Prop_lut1_I0_O)        0.053    20.696 r  y2k_pipeline[15]_i_1/O
                         net (fo=28, routed)          0.634    21.331    y2k_pipeline0
    SLICE_X10Y148        FDRE                                         r  y2k1_pipeline_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        1.279     4.201    clk_IBUF_BUFG
    SLICE_X10Y148        FDRE                                         r  y2k1_pipeline_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y2k1_pipeline_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.316ns  (logic 0.921ns (4.322%)  route 20.395ns (95.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  rst_IBUF_inst/O
                         net (fo=4990, routed)       19.775    20.643    rst_IBUF
    SLICE_X6Y147         LUT1 (Prop_lut1_I0_O)        0.053    20.696 r  y2k_pipeline[15]_i_1/O
                         net (fo=28, routed)          0.620    21.316    y2k_pipeline0
    SLICE_X3Y145         FDRE                                         r  y2k1_pipeline_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        1.338     4.260    clk_IBUF_BUFG
    SLICE_X3Y145         FDRE                                         r  y2k1_pipeline_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y2k1_pipeline_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.316ns  (logic 0.921ns (4.322%)  route 20.395ns (95.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  rst_IBUF_inst/O
                         net (fo=4990, routed)       19.775    20.643    rst_IBUF
    SLICE_X6Y147         LUT1 (Prop_lut1_I0_O)        0.053    20.696 r  y2k_pipeline[15]_i_1/O
                         net (fo=28, routed)          0.620    21.316    y2k_pipeline0
    SLICE_X3Y145         FDRE                                         r  y2k1_pipeline_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        1.338     4.260    clk_IBUF_BUFG
    SLICE_X3Y145         FDRE                                         r  y2k1_pipeline_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y2k1_pipeline_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.197ns  (logic 0.921ns (4.347%)  route 20.276ns (95.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  rst_IBUF_inst/O
                         net (fo=4990, routed)       19.775    20.643    rst_IBUF
    SLICE_X6Y147         LUT1 (Prop_lut1_I0_O)        0.053    20.696 r  y2k_pipeline[15]_i_1/O
                         net (fo=28, routed)          0.501    21.197    y2k_pipeline0
    SLICE_X10Y146        FDRE                                         r  y2k1_pipeline_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        1.278     4.200    clk_IBUF_BUFG
    SLICE_X10Y146        FDRE                                         r  y2k1_pipeline_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y2k1_pipeline_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.197ns  (logic 0.921ns (4.347%)  route 20.276ns (95.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  rst_IBUF_inst/O
                         net (fo=4990, routed)       19.775    20.643    rst_IBUF
    SLICE_X6Y147         LUT1 (Prop_lut1_I0_O)        0.053    20.696 r  y2k_pipeline[15]_i_1/O
                         net (fo=28, routed)          0.501    21.197    y2k_pipeline0
    SLICE_X10Y146        FDRE                                         r  y2k1_pipeline_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        1.278     4.200    clk_IBUF_BUFG
    SLICE_X10Y146        FDRE                                         r  y2k1_pipeline_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y2k1_pipeline_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.197ns  (logic 0.921ns (4.347%)  route 20.276ns (95.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  rst_IBUF_inst/O
                         net (fo=4990, routed)       19.775    20.643    rst_IBUF
    SLICE_X6Y147         LUT1 (Prop_lut1_I0_O)        0.053    20.696 r  y2k_pipeline[15]_i_1/O
                         net (fo=28, routed)          0.501    21.197    y2k_pipeline0
    SLICE_X10Y146        FDRE                                         r  y2k1_pipeline_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        1.278     4.200    clk_IBUF_BUFG
    SLICE_X10Y146        FDRE                                         r  y2k1_pipeline_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y2k1_pipeline_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.197ns  (logic 0.921ns (4.347%)  route 20.276ns (95.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.868     0.868 f  rst_IBUF_inst/O
                         net (fo=4990, routed)       19.775    20.643    rst_IBUF
    SLICE_X6Y147         LUT1 (Prop_lut1_I0_O)        0.053    20.696 r  y2k_pipeline[15]_i_1/O
                         net (fo=28, routed)          0.501    21.197    y2k_pipeline0
    SLICE_X10Y146        FDRE                                         r  y2k1_pipeline_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        1.278     4.200    clk_IBUF_BUFG
    SLICE_X10Y146        FDRE                                         r  y2k1_pipeline_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0/delay_pipeline_reg[0][11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.132ns (21.870%)  route 0.472ns (78.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 f  rst_IBUF_inst/O
                         net (fo=4990, routed)        0.472     0.604    H0/rst_IBUF
    SLICE_X7Y27          FDCE                                         f  H0/delay_pipeline_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.841     2.156    H0/clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  H0/delay_pipeline_reg[0][11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0/delay_pipeline_reg[1][11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.132ns (21.870%)  route 0.472ns (78.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 f  rst_IBUF_inst/O
                         net (fo=4990, routed)        0.472     0.604    H0/rst_IBUF
    SLICE_X7Y27          FDCE                                         f  H0/delay_pipeline_reg[1][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.841     2.156    H0/clk_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  H0/delay_pipeline_reg[1][11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0/delay_pipeline_reg[0][10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.132ns (20.607%)  route 0.509ns (79.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 f  rst_IBUF_inst/O
                         net (fo=4990, routed)        0.509     0.641    H0/rst_IBUF
    SLICE_X7Y26          FDCE                                         f  H0/delay_pipeline_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.839     2.154    H0/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  H0/delay_pipeline_reg[0][10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0/delay_pipeline_reg[1][10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.132ns (20.607%)  route 0.509ns (79.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 f  rst_IBUF_inst/O
                         net (fo=4990, routed)        0.509     0.641    H0/rst_IBUF
    SLICE_X7Y26          FDCE                                         f  H0/delay_pipeline_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.839     2.154    H0/clk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  H0/delay_pipeline_reg[1][10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0/delay_pipeline_reg[0][8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.132ns (18.033%)  route 0.600ns (81.967%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 f  rst_IBUF_inst/O
                         net (fo=4990, routed)        0.600     0.732    H0/rst_IBUF
    SLICE_X8Y27          FDCE                                         f  H0/delay_pipeline_reg[0][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.810     2.125    H0/clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  H0/delay_pipeline_reg[0][8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0/delay_pipeline_reg[1][8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.132ns (18.033%)  route 0.600ns (81.967%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 f  rst_IBUF_inst/O
                         net (fo=4990, routed)        0.600     0.732    H0/rst_IBUF
    SLICE_X8Y27          FDCE                                         f  H0/delay_pipeline_reg[1][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.810     2.125    H0/clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  H0/delay_pipeline_reg[1][8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0/delay_pipeline_reg[0][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.132ns (16.716%)  route 0.658ns (83.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 f  rst_IBUF_inst/O
                         net (fo=4990, routed)        0.658     0.790    H0/rst_IBUF
    SLICE_X9Y25          FDCE                                         f  H0/delay_pipeline_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.807     2.122    H0/clk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  H0/delay_pipeline_reg[0][2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0/delay_pipeline_reg[1][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.132ns (16.716%)  route 0.658ns (83.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 f  rst_IBUF_inst/O
                         net (fo=4990, routed)        0.658     0.790    H0/rst_IBUF
    SLICE_X9Y25          FDCE                                         f  H0/delay_pipeline_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.807     2.122    H0/clk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  H0/delay_pipeline_reg[1][2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0/delay_pipeline_reg[0][1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.132ns (14.316%)  route 0.791ns (85.684%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 f  rst_IBUF_inst/O
                         net (fo=4990, routed)        0.791     0.923    H0/rst_IBUF
    SLICE_X11Y25         FDCE                                         f  H0/delay_pipeline_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.807     2.122    H0/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  H0/delay_pipeline_reg[0][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            H0/delay_pipeline_reg[1][1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.132ns (14.316%)  route 0.791ns (85.684%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 f  rst_IBUF_inst/O
                         net (fo=4990, routed)        0.791     0.923    H0/rst_IBUF
    SLICE_X11Y25         FDCE                                         f  H0/delay_pipeline_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=5017, routed)        0.807     2.122    H0/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  H0/delay_pipeline_reg[1][1]/C





