	component bicg is
		port (
			clock  : in  std_logic                     := 'X';             -- clk
			resetn : in  std_logic                     := 'X';             -- reset_n
			start  : in  std_logic                     := 'X';             -- valid
			busy   : out std_logic;                                        -- stall
			done   : out std_logic;                                        -- valid
			stall  : in  std_logic                     := 'X';             -- stall
			A      : in  std_logic_vector(63 downto 0) := (others => 'X'); -- data
			s      : in  std_logic_vector(63 downto 0) := (others => 'X'); -- data
			q      : in  std_logic_vector(63 downto 0) := (others => 'X'); -- data
			p      : in  std_logic_vector(63 downto 0) := (others => 'X'); -- data
			r      : in  std_logic_vector(63 downto 0) := (others => 'X')  -- data
		);
	end component bicg;

