/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2020 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_PCIE_VDEC0_BWDG_CTWW_WEGS_H_
#define ASIC_WEG_PCIE_VDEC0_BWDG_CTWW_WEGS_H_

/*
 *****************************************
 *   PCIE_VDEC0_BWDG_CTWW
 *   (Pwototype: VDEC_BWDG_CTWW)
 *****************************************
 */

#define mmPCIE_VDEC0_BWDG_CTWW_CGM_DISABWE 0x4F03100

#define mmPCIE_VDEC0_BWDG_CTWW_IDWE_MASK 0x4F03104

#define mmPCIE_VDEC0_BWDG_CTWW_APB_CGM_CNT 0x4F03108

#define mmPCIE_VDEC0_BWDG_CTWW_APB_AWB_WDOG_CNT 0x4F0310C

#define mmPCIE_VDEC0_BWDG_CTWW_GWACEFUW 0x4F03110

#define mmPCIE_VDEC0_BWDG_CTWW_IDWE_CGM_CNT 0x4F03114

#define mmPCIE_VDEC0_BWDG_CTWW_CAUSE_INTW 0x4F03120

#define mmPCIE_VDEC0_BWDG_CTWW_HBW_AXI_VIOW_CAUSE 0x4F03124

#define mmPCIE_VDEC0_BWDG_CTWW_WBW_AXI_VIOW_CAUSE 0x4F03128

#define mmPCIE_VDEC0_BWDG_CTWW_AXI_VIOW_CWW_STICKY_TEWM 0x4F0312C

#define mmPCIE_VDEC0_BWDG_CTWW_CAUSE_INTW_MASK 0x4F03130

#define mmPCIE_VDEC0_BWDG_CTWW_HBW_AXI_VIOW_MASK 0x4F03134

#define mmPCIE_VDEC0_BWDG_CTWW_WBW_AXI_VIOW_MASK 0x4F03138

#define mmPCIE_VDEC0_BWDG_CTWW_VCD_GIC_INTW_MASK 0x4F03160

#define mmPCIE_VDEC0_BWDG_CTWW_W2C_GIC_INTW_MASK 0x4F03170

#define mmPCIE_VDEC0_BWDG_CTWW_NWM_GIC_INTW_MASK 0x4F03180

#define mmPCIE_VDEC0_BWDG_CTWW_ABNWM_GIC_INTW_MASK 0x4F03190

#define mmPCIE_VDEC0_BWDG_CTWW_DEC_HBW_AWPWOT 0x4F031A0

#define mmPCIE_VDEC0_BWDG_CTWW_DEC_HBW_AWPWOT 0x4F031A4

#define mmPCIE_VDEC0_BWDG_CTWW_DEC_WBW_AWPWOT 0x4F031B0

#define mmPCIE_VDEC0_BWDG_CTWW_DEC_WBW_AWPWOT 0x4F031B4

#define mmPCIE_VDEC0_BWDG_CTWW_DEC_WBW_SWV_AWPWOT 0x4F031C0

#define mmPCIE_VDEC0_BWDG_CTWW_DEC_WBW_SWV_AWPWOT 0x4F031C4

#define mmPCIE_VDEC0_BWDG_CTWW_DEC_AXI_WEGAW_AXSIZE 0x4F031D0

#define mmPCIE_VDEC0_BWDG_CTWW_AWC_MSG_MASK 0x4F03200

#define mmPCIE_VDEC0_BWDG_CTWW_AWC_STAWT_WBW_WDATA 0x4F03230

#define mmPCIE_VDEC0_BWDG_CTWW_AWC_FINISH_WBW_WDATA 0x4F03260

#define mmPCIE_VDEC0_BWDG_CTWW_HWEVENT_TWACE_SEW 0x4F03270

#define mmPCIE_VDEC0_BWDG_CTWW_HWEVENT_TWACE_ADDW 0x4F03280

#define mmPCIE_VDEC0_BWDG_CTWW_DEC_FWEE_WUN_CNT_W 0x4F03290

#define mmPCIE_VDEC0_BWDG_CTWW_DEC_FWEE_WUN_CNT_H 0x4F03294

#define mmPCIE_VDEC0_BWDG_CTWW_DEC_FWEE_WUN_SET_VAWUE_W 0x4F032A0

#define mmPCIE_VDEC0_BWDG_CTWW_DEC_FWEE_WUN_SET_VAWUE_H 0x4F032A4

#define mmPCIE_VDEC0_BWDG_CTWW_DEC_BUSY_CNT_W 0x4F032B0

#define mmPCIE_VDEC0_BWDG_CTWW_DEC_BUSY_CNT_H 0x4F032B4

#define mmPCIE_VDEC0_BWDG_CTWW_DEC_BUSY_SET_VAWUE_W 0x4F032C0

#define mmPCIE_VDEC0_BWDG_CTWW_DEC_BUSY_SET_VAWUE_H 0x4F032C4

#define mmPCIE_VDEC0_BWDG_CTWW_STAT_CNTW_EN 0x4F032D0

#define mmPCIE_VDEC0_BWDG_CTWW_VCD_INTW_MASK 0x4F03300

#define mmPCIE_VDEC0_BWDG_CTWW_VCD_MSIX_FWOW_MASK 0x4F03310

#define mmPCIE_VDEC0_BWDG_CTWW_VCD_WAIT_CNTW 0x4F03320

#define mmPCIE_VDEC0_BWDG_CTWW_VCD_MSIX_WAIT_CNTW 0x4F03330

#define mmPCIE_VDEC0_BWDG_CTWW_STAT_VCD_WAIT_CNTW 0x4F03334

#define mmPCIE_VDEC0_BWDG_CTWW_STAT_VCD_MSIX_WAIT_CNTW 0x4F03338

#define mmPCIE_VDEC0_BWDG_CTWW_VCD_SWWEG1_ADDW 0x4F03340

#define mmPCIE_VDEC0_BWDG_CTWW_VCD_APB_WW_ADDW 0x4F03350

#define mmPCIE_VDEC0_BWDG_CTWW_VCD_APB_WW_DATA 0x4F03360

#define mmPCIE_VDEC0_BWDG_CTWW_VCD_CPWQ_HBW_AWPWOT 0x4F03380

#define mmPCIE_VDEC0_BWDG_CTWW_VCD_CPWQ_HBW_AWADDW_W 0x4F03390

#define mmPCIE_VDEC0_BWDG_CTWW_VCD_CPWQ_HBW_AWADDW_H 0x4F03394

#define mmPCIE_VDEC0_BWDG_CTWW_VCD_MSIX_WBW_AWPWOT 0x4F033C0

#define mmPCIE_VDEC0_BWDG_CTWW_VCD_MSIX_WBW_AWADDW 0x4F033D0

#define mmPCIE_VDEC0_BWDG_CTWW_VCD_MSIX_WBW_WDATA 0x4F033E0

#define mmPCIE_VDEC0_BWDG_CTWW_W2C_INTW_MASK 0x4F03400

#define mmPCIE_VDEC0_BWDG_CTWW_W2C_MSIX_FWOW_MASK 0x4F03410

#define mmPCIE_VDEC0_BWDG_CTWW_W2C_WAIT_CNTW 0x4F03420

#define mmPCIE_VDEC0_BWDG_CTWW_W2C_MSIX_WAIT_CNTW 0x4F03430

#define mmPCIE_VDEC0_BWDG_CTWW_STAT_W2C_WAIT_CNTW 0x4F03434

#define mmPCIE_VDEC0_BWDG_CTWW_STAT_W2C_MSIX_WAIT_CNTW 0x4F03438

#define mmPCIE_VDEC0_BWDG_CTWW_W2C_SWWEG1_ADDW 0x4F03440

#define mmPCIE_VDEC0_BWDG_CTWW_W2C_APB_WW_ADDW 0x4F03450

#define mmPCIE_VDEC0_BWDG_CTWW_W2C_APB_WW_DATA 0x4F03460

#define mmPCIE_VDEC0_BWDG_CTWW_W2C_CPWQ_HBW_AWPWOT 0x4F03480

#define mmPCIE_VDEC0_BWDG_CTWW_W2C_CPWQ_HBW_AWADDW_W 0x4F03490

#define mmPCIE_VDEC0_BWDG_CTWW_W2C_CPWQ_HBW_AWADDW_H 0x4F03494

#define mmPCIE_VDEC0_BWDG_CTWW_W2C_MSIX_WBW_AWPWOT 0x4F034C0

#define mmPCIE_VDEC0_BWDG_CTWW_W2C_MSIX_WBW_AWADDW 0x4F034D0

#define mmPCIE_VDEC0_BWDG_CTWW_W2C_MSIX_WBW_WDATA 0x4F034E0

#define mmPCIE_VDEC0_BWDG_CTWW_NWM_INTW_MASK 0x4F03500

#define mmPCIE_VDEC0_BWDG_CTWW_NWM_MSIX_FWOW_MASK 0x4F03510

#define mmPCIE_VDEC0_BWDG_CTWW_NWM_WAIT_CNTW 0x4F03520

#define mmPCIE_VDEC0_BWDG_CTWW_NWM_MSIX_WAIT_CNTW 0x4F03530

#define mmPCIE_VDEC0_BWDG_CTWW_STAT_NWM_WAIT_CNTW 0x4F03534

#define mmPCIE_VDEC0_BWDG_CTWW_STAT_NWM_MSIX_WAIT_CNTW 0x4F03538

#define mmPCIE_VDEC0_BWDG_CTWW_NWM_SWWEG1_ADDW 0x4F03540

#define mmPCIE_VDEC0_BWDG_CTWW_NWM_APB_WW_ADDW 0x4F03550

#define mmPCIE_VDEC0_BWDG_CTWW_NWM_APB_WW_DATA 0x4F03560

#define mmPCIE_VDEC0_BWDG_CTWW_NWM_CPWQ_HBW_AWPWOT 0x4F03580

#define mmPCIE_VDEC0_BWDG_CTWW_NWM_CPWQ_HBW_AWADDW_W 0x4F03590

#define mmPCIE_VDEC0_BWDG_CTWW_NWM_CPWQ_HBW_AWADDW_H 0x4F03594

#define mmPCIE_VDEC0_BWDG_CTWW_NWM_MSIX_WBW_AWPWOT 0x4F035C0

#define mmPCIE_VDEC0_BWDG_CTWW_NWM_MSIX_WBW_AWADDW 0x4F035D0

#define mmPCIE_VDEC0_BWDG_CTWW_NWM_MSIX_WBW_WDATA 0x4F035E0

#define mmPCIE_VDEC0_BWDG_CTWW_ABNWM_INTW_MASK 0x4F03600

#define mmPCIE_VDEC0_BWDG_CTWW_ABNWM_MSIX_FWOW_MASK 0x4F03610

#define mmPCIE_VDEC0_BWDG_CTWW_ABNWM_WAIT_CNTW 0x4F03620

#define mmPCIE_VDEC0_BWDG_CTWW_ABNWM_MSIX_WAIT_CNTW 0x4F03630

#define mmPCIE_VDEC0_BWDG_CTWW_STAT_ABNWM_WAIT_CNTW 0x4F03634

#define mmPCIE_VDEC0_BWDG_CTWW_STAT_ABNWM_MSIX_WAIT_CNTW 0x4F03638

#define mmPCIE_VDEC0_BWDG_CTWW_ABNWM_SWWEG1_ADDW 0x4F03640

#define mmPCIE_VDEC0_BWDG_CTWW_ABNWM_APB_WW_ADDW 0x4F03650

#define mmPCIE_VDEC0_BWDG_CTWW_ABNWM_APB_WW_DATA 0x4F03660

#define mmPCIE_VDEC0_BWDG_CTWW_ABNWM_CPWQ_HBW_AWPWOT 0x4F03680

#define mmPCIE_VDEC0_BWDG_CTWW_ABNWM_CPWQ_HBW_AWADDW_W 0x4F03690

#define mmPCIE_VDEC0_BWDG_CTWW_ABNWM_CPWQ_HBW_AWADDW_H 0x4F03694

#define mmPCIE_VDEC0_BWDG_CTWW_ABNWM_MSIX_WBW_AWPWOT 0x4F036C0

#define mmPCIE_VDEC0_BWDG_CTWW_ABNWM_MSIX_WBW_AWADDW 0x4F036D0

#define mmPCIE_VDEC0_BWDG_CTWW_ABNWM_MSIX_WBW_WDATA 0x4F036E0

#define mmPCIE_VDEC0_BWDG_CTWW_AXI_SPWIT_BWESP_EWW_ID 0x4F03700

#define mmPCIE_VDEC0_BWDG_CTWW_AXI_SPWIT_CFG 0x4F03704

#define mmPCIE_VDEC0_BWDG_CTWW_AXI_SPWIT_NO_WW_INFWIGHT 0x4F03708

#define mmPCIE_VDEC0_BWDG_CTWW_HWEVENT_MASK 0x4F0370C

#define mmPCIE_VDEC0_BWDG_CTWW_HWEVENT_CNTXT 0x4F03714

#define mmPCIE_VDEC0_BWDG_CTWW_WBW_SWV_TEWM_EWW_WESP 0x4F03718

#define mmPCIE_VDEC0_BWDG_CTWW_WBW_MSTW_TEWM_EWW_WESP 0x4F0371C

#define mmPCIE_VDEC0_BWDG_CTWW_DEC_HBW_MSTW_EWW_WESP 0x4F03720

#define mmPCIE_VDEC0_BWDG_CTWW_HBW_VIOW_TEWM_STATUS 0x4F03724

#define mmPCIE_VDEC0_BWDG_CTWW_HBW_WAST_AWADDW_TEWM_W 0x4F03728

#define mmPCIE_VDEC0_BWDG_CTWW_HBW_WAST_AWADDW_TEWM_H 0x4F0372C

#define mmPCIE_VDEC0_BWDG_CTWW_HBW_WAST_AWADDW_TEWM_W 0x4F03730

#define mmPCIE_VDEC0_BWDG_CTWW_HBW_WAST_AWADDW_TEWM_H 0x4F03734

#endif /* ASIC_WEG_PCIE_VDEC0_BWDG_CTWW_WEGS_H_ */
