# RISC-V Single Cycle CPU - Lab Project

## 1. Má»¥c tiÃªu

- Thiáº¿t káº¿ vÃ  mÃ´ phá»ng bá»™ xá»­ lÃ½ **RISC-V Single Cycle** cÃ³ thá»ƒ cháº¡y **testbench tá»± Ä‘á»™ng** (`tb_RISCV_sc2`) kiá»ƒm tra thanh ghi, PC vÃ  bá»™ nhá»› qua tá»«ng chu ká»³.
- Chuáº©n theo bÃ i Lab kiáº¿n trÃºc mÃ¡y tÃ­nh/RISC-V cÆ¡ báº£n.

## 2. Cáº¥u trÃºc file

.
â”œâ”€â”€ RISCV_Single_Cycle.sv # Top-level CPU
â”œâ”€â”€ RegisterFile.sv # Thanh ghi
â”œâ”€â”€ DMEM.sv # Bá»™ nhá»› dá»¯ liá»‡u
â”œâ”€â”€ IMEM.sv # Bá»™ nhá»› lá»‡nh
â”œâ”€â”€ Imm_Gen.sv # Sinh tá»©c thÃ¬
â”œâ”€â”€ ALU.sv # Khá»‘i tÃ­nh toÃ¡n
â”œâ”€â”€ control_unit.sv # Giáº£i mÃ£ Ä‘iá»u khiá»ƒn
â”œâ”€â”€ Branch_Comp.sv # So sÃ¡nh nhÃ¡nh
â”œâ”€â”€ mem/ # ThÆ° má»¥c chá»©a file hex (imem2.hex, dmem_init2.hex, ...)
â””â”€â”€ README.md # File nÃ y

shell
Sao chÃ©p
Chá»‰nh sá»­a

## 3. CÃ¡ch biÃªn dá»‹ch & mÃ´ phá»ng

**VÃ­ dá»¥ vá»›i ModelSim hoáº·c Icarus/Verilator:**

```bash
# ModelSim (SystemVerilog)
vlog *.sv
vsim tb_RISCV_sc2

# Icarus Verilog (náº¿u khÃ´ng dÃ¹ng output array)
iverilog -g2012 *.sv tb_RISCV_sc2.sv -o cpu_tb
vvp cpu_tb
ChÃº Ã½:

Testbench tá»± Ä‘á»™ng sáº½ gá»i $readmemh Ä‘á»ƒ load file imem2.hex vÃ  dmem_init2.hex vÃ o IMEM vÃ  DMEM.

Kiá»ƒm tra káº¿t quáº£ báº±ng so sÃ¡nh vá»›i file golden_output2.txt.

4. Giáº£i thÃ­ch káº¿t ná»‘i & interface
RISCV_Single_Cycle lÃ  module top, chá»‰ nháº­n clk, rst_n, xuáº¥t ra PC_out_top, Instruction_out_top.

CÃ¡c module con pháº£i cÃ³ instance Ä‘Ãºng tÃªn:

Reg_inst (register file), xuáº¥t ra registers [0:31]

DMEM_inst (data memory), xuáº¥t ra memory [0:255]

IMEM_inst (instruction memory), xuáº¥t ra memory [0:255]

CÃ¡c array nÃ y Ä‘á»ƒ testbench truy cáº­p kiá»ƒm tra giÃ¡ trá»‹ qua tá»«ng chu ká»³.

Luá»“ng dá»¯ liá»‡u cÆ¡ báº£n:
PC láº¥y lá»‡nh tá»« IMEM.

Giáº£i mÃ£ trÆ°á»ng rs1, rs2, rd, cÃ¡c immediate.

Äá»c giÃ¡ trá»‹ tá»« RegisterFile.

ALU thá»±c thi phÃ©p toÃ¡n.

Truy cáº­p DMEM náº¿u lÃ  lá»‡nh load/store.

Káº¿t quáº£ ghi láº¡i RegisterFile.

Cáº­p nháº­t PC (PC+4 hoáº·c PC+imm náº¿u nhÃ¡nh/jump).

5. Giáº£i thÃ­ch cÃ¡c module
IMEM/DMEM:

Máº£ng 256 Ã´, 32-bit, truy cáº­p word-address.

Testbench load dá»¯ liá»‡u báº±ng $readmemh.

RegisterFile:

32 thanh ghi x0-x31, x0 luÃ´n báº±ng 0.

Imm_Gen:

Sinh immediate theo loáº¡i lá»‡nh (I, S, B, J).

ALU:

Thá»±c hiá»‡n cÃ¡c phÃ©p toÃ¡n sá»‘ há»c vÃ  logic.

control_unit:

Giáº£i mÃ£ opcode, funct3, funct7 ra control signals.

Branch_Comp:

So sÃ¡nh nhÃ¡nh, quyáº¿t Ä‘á»‹nh update PC.

6. CÃ¢u lá»‡nh kiá»ƒm tra káº¿t quáº£
Náº¿u cháº¡y Ä‘Ãºng, testbench sáº½ bÃ¡o:

sql
Sao chÃ©p
Chá»‰nh sá»­a
ğŸ‰ All memory contents match golden output! All tests passed.
Náº¿u sai:

sql
Sao chÃ©p
Chá»‰nh sá»­a
â— PC mismatch at cycle X: DUT = ..., Golden = ...
â— xY mismatch at cycle X: DUT = ..., Golden = ...
â— Dmem[Z] mismatch at cycle X: DUT = ..., Golden = ...
7. Ghi chÃº má»Ÿ rá»™ng
Code template Ä‘Ã£ há»— trá»£ lá»‡nh cÆ¡ báº£n (add, sub, and, or, lw, sw, beq, bne, slt...).

CÃ³ thá»ƒ má»Ÿ rá»™ng thÃªm lá»‡nh náº¿u test yÃªu cáº§u.

Náº¿u dÃ¹ng Icarus hoáº·c Verilator gáº·p lá»—i vá»›i output array, cáº§n sá»­a láº¡i interface thÃ nh tá»«ng pháº§n tá»­ hoáº·c dÃ¹ng generate.