
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls' (Linux_x86_64 version 5.15.134+release+2.10.0r8-amd64) on Mon Jul 07 09:16:04 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out30'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:349:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.16 seconds. CPU system time: 1.37 seconds. Elapsed time: 10.15 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 331,832 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 138,193 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58,603 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46,473 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1024, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1024, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 80, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 80, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 208, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 80, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 208, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 464, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 208, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 464, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 976, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 464, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 976, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1024, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2000, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 976, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2000, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2000, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 50, 40, 1, 30>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_372_1' (firmware/hls_dummy.cpp:372:23) in function 'hls_dummy' completely with a factor of 30 (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 50, 40, 1, 30>' completely with a factor of 2000 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:366:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:367:17)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:343:0)
WARNING: [HLS 214-292] Unsupported reshape pragma/directive on variable 'x_in'. The port size might be shrunk or fail cosim as the bit-width after reshape (20000) is larger than 4096
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 204.1 seconds. CPU system time: 1.97 seconds. Elapsed time: 212.68 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 22.17 seconds. CPU system time: 0.29 seconds. Elapsed time: 22.83 seconds; current allocated memory: 1.772 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 13.64 seconds. CPU system time: 0.18 seconds. Elapsed time: 13.94 seconds; current allocated memory: 2.045 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:366:1), detected/extracted 2 process function(s): 
	 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 50, 40, 1, 30>4'
	 'Block_entry24_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 159.27 seconds. CPU system time: 0.71 seconds. Elapsed time: 160.04 seconds; current allocated memory: 3.160 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 153.51 seconds. CPU system time: 0.59 seconds. Elapsed time: 154.17 seconds; current allocated memory: 3.805 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<10, 2, 5, 3, 0>, ap_uint<10>, 50, 40, 1, 30>4' to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_30_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.24 seconds. CPU system time: 0.2 seconds. Elapsed time: 18.81 seconds; current allocated memory: 3.827 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 3.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_30_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_30_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_30_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1282.34 seconds. CPU system time: 1.81 seconds. Elapsed time: 1285.09 seconds; current allocated memory: 5.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 26.14 seconds. CPU system time: 0.15 seconds. Elapsed time: 26.75 seconds; current allocated memory: 5.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry24_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.5 seconds. CPU system time: 0.14 seconds. Elapsed time: 7.89 seconds; current allocated memory: 5.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 5.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.48 seconds; current allocated memory: 5.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 5.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 5.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_30_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_30_4' is 20007 from HDL expression: (~((x_in_ap_vld == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_30_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 17.56 seconds; current allocated memory: 5.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry24_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry24_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.36 seconds. CPU system time: 0.88 seconds. Elapsed time: 15.75 seconds; current allocated memory: 5.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_20_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_21_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_22_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_23_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_24_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_25_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_26_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_27_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_28_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_29_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.45 seconds; current allocated memory: 5.032 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.37 seconds; current allocated memory: 5.032 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 11.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 11.3 seconds; current allocated memory: 5.032 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 324.25 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1937.78 seconds. CPU system time: 8.55 seconds. Elapsed time: 1972.53 seconds; current allocated memory: 3.583 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h32m52s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2408.289 ; gain = 115.992 ; free physical = 194566 ; free virtual = 418411
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28000
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2831.777 ; gain = 399.559 ; free physical = 193646 ; free virtual = 417717
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_30_4' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_30_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2000/reduction-in2000-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 3765.629 ; gain = 1333.410 ; free physical = 192591 ; free virtual = 416715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 3765.629 ; gain = 1333.410 ; free physical = 192662 ; free virtual = 416793
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 3946.512 ; gain = 1514.293 ; free physical = 183946 ; free virtual = 409259
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 60    
+---XORs : 
	   2 Input      1 Bit         XORs := 60    
+---Registers : 
	               12 Bit    Registers := 251   
	               10 Bit    Registers := 2371  
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 95    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 3757  
	   2 Input   10 Bit        Muxes := 2341  
	   2 Input    9 Bit        Muxes := 3506  
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 31    
	   2 Input    1 Bit        Muxes := 128   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_121029_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_121029_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_121159_reg[3]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_121179_reg[3]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_121029_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_121029_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_121159_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_121179_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_121179_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_121029_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_121029_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_121159_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_121159_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_121179_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_121179_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_121029_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_121029_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_121159_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_121159_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_121179_reg[6]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_121179_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_121029_reg[7]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_121159_reg[7]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_121159_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_121179_reg[7]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_121179_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_121029_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_121029_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_121159_reg[8]' (FDE) to 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_121159_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_121179_reg[8]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_121179_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_121029_reg[10]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_121159_reg[10]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_121179_reg[10]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_121029_reg[11]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_1_reg_121159_reg[11]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_121179_reg[11]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_reg_121174_reg[9]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i145_i_i_reg_121154_reg[9]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_121024_reg[9]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i861_i861_i_i_reg_120984_reg[9]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_121219_reg[3]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_121219_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_121219_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_121219_reg[5]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_121219_reg[6]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_121219_reg[7]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_121219_reg[8]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_121219_reg[9]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_121219_reg[11]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i2448_i_reg_121214_reg[9]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2524_i_1_reg_121209_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i_i_i_i2524_i_1_reg_121209_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2524_i_1_reg_121209_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2524_i_1_reg_121209_reg[5]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2524_i_1_reg_121209_reg[6]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2524_i_1_reg_121209_reg[7]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2524_i_1_reg_121209_reg[8]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2524_i_1_reg_121209_reg[9]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2524_i_1_reg_121209_reg[11]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i2524_i_reg_121204_reg[9]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_42606_reg[9]' (FDE) to 'reg_42426_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_42426_reg[9]' (FDE) to 'reg_42516_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i148_i_i_i_i_reg_122364_reg[9]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1250_i_i_1_reg_121849_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1250_i_i_1_reg_121849_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i1174_i_i_1_reg_121859_reg[3]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121879_reg[3]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_121889_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_121889_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i1020_i_i_1_reg_121899_reg[3]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1250_i_i_1_reg_121849_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i1174_i_i_1_reg_121859_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i_i_i1174_i_i_1_reg_121859_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121879_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_121889_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i1020_i_i_1_reg_121899_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_1_reg_121899_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1250_i_i_1_reg_121849_reg[5]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i1174_i_i_1_reg_121859_reg[5]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121879_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121879_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_121889_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_121889_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i1020_i_i_1_reg_121899_reg[5]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_1_reg_121899_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1250_i_i_1_reg_121849_reg[6]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i1174_i_i_1_reg_121859_reg[6]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121879_reg[6]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_121889_reg[6]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i1020_i_i_1_reg_121899_reg[6]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1250_i_i_1_reg_121849_reg[7]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i1174_i_i_1_reg_121859_reg[7]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121879_reg[7]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_121889_reg[7]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i1020_i_i_1_reg_121899_reg[7]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1250_i_i_1_reg_121849_reg[8]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i1174_i_i_1_reg_121859_reg[8]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121879_reg[8]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_121889_reg[8]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i1020_i_i_1_reg_121899_reg[8]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1250_i_i_1_reg_121849_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1250_i_i_1_reg_121849_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i1174_i_i_1_reg_121859_reg[9]' (FDE) to 'agg_tmp_i71_i_i_i_i_i1174_i_i_1_reg_121859_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121879_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121879_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_121889_reg[9]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_121889_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i1020_i_i_1_reg_121899_reg[9]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_1_reg_121899_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1250_i_i_1_reg_121849_reg[11]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i1174_i_i_1_reg_121859_reg[11]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_1_reg_121879_reg[11]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i1096_i_i_1_reg_121889_reg[11]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i1020_i_i_1_reg_121899_reg[11]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i1020_i_i_reg_121894_reg[9]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i1096_i_i_reg_121884_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i1096_i_i_reg_121884_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i_i_i1094_i_i_reg_121874_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i1094_i_i_reg_121874_reg[9]' (FDE) to 'agg_tmp_i71_i_i_i_i_i1174_i_i_reg_121854_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i1174_i_i_reg_121854_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i_i_i1250_i_i_reg_121844_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1250_i_i_reg_121844_reg[9]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i2369_i_i_reg_120604_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i2367_i_i_1_reg_120599_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i2369_i_i_reg_120604_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i2369_i_i_1_reg_120609_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i2369_i_i_1_reg_120609_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i2367_i_i_1_reg_120599_reg[4]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i2369_i_i_reg_120604_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i2369_i_i_1_reg_120609_reg[4]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i2369_i_i_reg_120604_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i2367_i_i_1_reg_120599_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i_i_i2367_i_i_1_reg_120599_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i2369_i_i_1_reg_120609_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i2369_i_i_1_reg_120609_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i615_i615_i_i_i_reg_120404_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42496_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42616_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i299_i_i300_i_i_reg_122074_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42576_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i539_i_i1813_i_i_1_reg_120739_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i299_i_i_i1574_i_reg_121434_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i459_i459_i459_i_i_reg_121074_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42358_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42406_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_121019_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i302_i_i_i_i_reg_122324_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i2521_i_i_reg_120554_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i_i_i2449_i_i_reg_120584_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i301_i_i1575_i_i_reg_120804_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42566_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i_i300_i_i_i_reg_122234_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42476_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i_i2053_i_i_reg_120674_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i_i1093_i_i_i_reg_120274_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i461_i_i_i1736_i_reg_121404_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i71_i_i705_i_i_i_reg_120374_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_42536_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:02:30 . Memory (MB): peak = 4239.707 ; gain = 1807.488 ; free physical = 179201 ; free virtual = 402992
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:44 . Memory (MB): peak = 4239.707 ; gain = 1807.488 ; free physical = 179298 ; free virtual = 402753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:06 ; elapsed = 00:02:52 . Memory (MB): peak = 4247.711 ; gain = 1815.492 ; free physical = 179397 ; free virtual = 402555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:19 ; elapsed = 00:03:05 . Memory (MB): peak = 4263.508 ; gain = 1831.289 ; free physical = 179698 ; free virtual = 402534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:19 ; elapsed = 00:03:05 . Memory (MB): peak = 4263.508 ; gain = 1831.289 ; free physical = 179738 ; free virtual = 402538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:23 ; elapsed = 00:03:09 . Memory (MB): peak = 4263.508 ; gain = 1831.289 ; free physical = 179884 ; free virtual = 402536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:23 ; elapsed = 00:03:09 . Memory (MB): peak = 4263.508 ; gain = 1831.289 ; free physical = 179881 ; free virtual = 402536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:28 ; elapsed = 00:03:14 . Memory (MB): peak = 4263.508 ; gain = 1831.289 ; free physical = 180025 ; free virtual = 402529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:29 ; elapsed = 00:03:15 . Memory (MB): peak = 4263.508 ; gain = 1831.289 ; free physical = 180018 ; free virtual = 402529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    31|
|3     |LUT2  |  1892|
|4     |LUT3  |  7239|
|5     |LUT4  | 11054|
|6     |LUT5  | 14751|
|7     |LUT6  | 27884|
|8     |MUXF7 |   157|
|9     |FDRE  | 24592|
|10    |FDSE  |    91|
|11    |IBUF  | 20004|
|12    |OBUF  |   333|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 108029|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    270|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w10_d2_S                                                   |     37|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_57                                       |     27|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w10_d2_S_0                                                 |     36|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_56                                       |     27|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w10_d2_S_1                                                 |     37|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_55                                       |     27|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w10_d2_S_2                                                 |     37|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_54                                       |     27|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w10_d2_S_3                                                 |     36|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_53                                       |     27|
|13    |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w10_d2_S_4                                                 |     36|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_52                                       |     27|
|15    |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w10_d2_S_5                                                 |     38|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_51                                       |     27|
|17    |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w10_d2_S_6                                                 |     39|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_50                                       |     27|
|19    |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w10_d2_S_7                                                 |     37|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_49                                       |     27|
|21    |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w10_d2_S_8                                                 |     36|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_48                                       |     27|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_9                                                 |     38|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_47                                       |     27|
|25    |  sparse_arr_feat_reduce_out_20_U                                    |hls_dummy_fifo_w10_d2_S_10                                                |     36|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_46                                       |     27|
|27    |  sparse_arr_feat_reduce_out_21_U                                    |hls_dummy_fifo_w10_d2_S_11                                                |     37|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_45                                       |     27|
|29    |  sparse_arr_feat_reduce_out_22_U                                    |hls_dummy_fifo_w10_d2_S_12                                                |     40|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_44                                       |     27|
|31    |  sparse_arr_feat_reduce_out_23_U                                    |hls_dummy_fifo_w10_d2_S_13                                                |     36|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_43                                       |     27|
|33    |  sparse_arr_feat_reduce_out_24_U                                    |hls_dummy_fifo_w10_d2_S_14                                                |     36|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_42                                       |     27|
|35    |  sparse_arr_feat_reduce_out_25_U                                    |hls_dummy_fifo_w10_d2_S_15                                                |     37|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_41                                       |     27|
|37    |  sparse_arr_feat_reduce_out_26_U                                    |hls_dummy_fifo_w10_d2_S_16                                                |     37|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_40                                       |     27|
|39    |  sparse_arr_feat_reduce_out_27_U                                    |hls_dummy_fifo_w10_d2_S_17                                                |     37|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_39                                       |     27|
|41    |  sparse_arr_feat_reduce_out_28_U                                    |hls_dummy_fifo_w10_d2_S_18                                                |     36|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_38                                       |     27|
|43    |  sparse_arr_feat_reduce_out_29_U                                    |hls_dummy_fifo_w10_d2_S_19                                                |     36|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_37                                       |     27|
|45    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_20                                                |     36|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_36                                       |     27|
|47    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_21                                                |     36|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_35                                       |     27|
|49    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_22                                                |     36|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_34                                       |     27|
|51    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_23                                                |     45|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_33                                       |     27|
|53    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_24                                                |     37|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_32                                       |     27|
|55    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_25                                                |     36|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_31                                       |     27|
|57    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_26                                                |     36|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_30                                       |     27|
|59    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_27                                                |     37|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_29                                       |     27|
|61    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_28                                                |     39|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                          |     27|
|63    |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_30_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_40_1_30_4 |  86278|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:29 ; elapsed = 00:03:15 . Memory (MB): peak = 4263.508 ; gain = 1831.289 ; free physical = 180018 ; free virtual = 402529
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:32 ; elapsed = 00:03:17 . Memory (MB): peak = 4267.418 ; gain = 1835.199 ; free physical = 193746 ; free virtual = 416242
Synthesis Optimization Complete : Time (s): cpu = 00:02:32 ; elapsed = 00:03:17 . Memory (MB): peak = 4267.418 ; gain = 1835.199 ; free physical = 193762 ; free virtual = 416244
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.9 . Memory (MB): peak = 4267.418 ; gain = 0.000 ; free physical = 193705 ; free virtual = 416235
INFO: [Netlist 29-17] Analyzing 20162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4482.172 ; gain = 0.000 ; free physical = 193106 ; free virtual = 416085
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 20004 instances

Synth Design complete | Checksum: 411d9343
INFO: [Common 17-83] Releasing license: Synthesis
155 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:57 ; elapsed = 00:03:42 . Memory (MB): peak = 4482.172 ; gain = 2073.883 ; free physical = 193097 ; free virtual = 416085
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17290.771; main = 3761.264; forked = 13921.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22345.223; main = 4482.176; forked = 18081.711
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4546.203 ; gain = 64.031 ; free physical = 193073 ; free virtual = 416085

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12ba47d9b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4639.594 ; gain = 93.391 ; free physical = 192969 ; free virtual = 416053

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12ba47d9b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4811.547 ; gain = 0.000 ; free physical = 192725 ; free virtual = 415886
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12ba47d9b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4811.547 ; gain = 0.000 ; free physical = 192710 ; free virtual = 415882
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c53f1113

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4811.547 ; gain = 0.000 ; free physical = 192683 ; free virtual = 415879
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 134cb0490

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4811.547 ; gain = 0.000 ; free physical = 192647 ; free virtual = 415875
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 916b38b1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4811.547 ; gain = 0.000 ; free physical = 192638 ; free virtual = 415874
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 122291730

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4811.547 ; gain = 0.000 ; free physical = 192637 ; free virtual = 415873

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 122291730

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4811.547 ; gain = 0.000 ; free physical = 192632 ; free virtual = 415880

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 122291730

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4811.547 ; gain = 0.000 ; free physical = 192632 ; free virtual = 415880

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4811.547 ; gain = 0.000 ; free physical = 192583 ; free virtual = 415831
Ending Netlist Obfuscation Task | Checksum: 122291730

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4811.547 ; gain = 0.000 ; free physical = 192554 ; free virtual = 415802
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 4811.547 ; gain = 329.375 ; free physical = 192554 ; free virtual = 415802
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 09:53:43 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h4m52s *****
INFO: [HLS 200-112] Total CPU user time: 2170.11 seconds. Total CPU system time: 32.7 seconds. Total elapsed time: 2271.51 seconds; peak allocated memory: 5.032 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Jul  7 09:53:55 2025...
