Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/shzhang/Desktop/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:110]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/shzhang/Desktop/frame-compression/frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_output_stage(...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_softecc_outpu...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2_mem_module(C_...
Compiling module blk_mem_gen_v8_3_2.blk_mem_gen_v8_3_2(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav
