Analysis & Synthesis report for Lab4
Fri May 10 01:11:47 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|DRsize
 11. State Machine - |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 12. State Machine - |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 20. Source assignments for Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_b_module:Lab4_nios_nios2_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 21. Source assignments for Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 22. Source assignments for Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 23. Source assignments for Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 24. Source assignments for Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 25. Source assignments for Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 26. Source assignments for Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 27. Source assignments for Lab4_nios:u0|Lab4_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_6qf1:auto_generated
 28. Source assignments for Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_demux:cmd_demux
 29. Source assignments for Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 30. Source assignments for Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_demux:rsp_demux
 31. Source assignments for Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_demux_001:rsp_demux_001
 32. Source assignments for Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 33. Source assignments for Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_demux:rsp_demux_003
 34. Source assignments for Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_demux:rsp_demux_004
 35. Source assignments for Lab4_nios:u0|altera_reset_controller:rst_controller
 36. Source assignments for Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Source assignments for Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 38. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo
 39. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo
 40. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a
 41. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram
 42. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_b_module:Lab4_nios_nios2_qsys_cpu_register_bank_b
 43. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_b_module:Lab4_nios_nios2_qsys_cpu_register_bank_b|altsyncram:the_altsyncram
 44. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 45. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram
 46. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 47. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 48. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 49. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 50. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 51. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy
 52. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_onchip_mem:onchip_mem
 53. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram
 54. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator
 55. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator
 56. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 57. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator
 58. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator
 59. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator
 60. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator
 61. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent
 62. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent
 63. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 64. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 65. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 66. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent
 67. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 68. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo
 69. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent
 70. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 71. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo
 72. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent
 73. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 74. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
 75. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent
 76. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 77. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo
 78. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router:router|Lab4_nios_mm_interconnect_0_router_default_decode:the_default_decode
 79. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_001:router_001|Lab4_nios_mm_interconnect_0_router_001_default_decode:the_default_decode
 80. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_002:router_002|Lab4_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
 81. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_003:router_003|Lab4_nios_mm_interconnect_0_router_003_default_decode:the_default_decode
 82. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_003:router_004|Lab4_nios_mm_interconnect_0_router_003_default_decode:the_default_decode
 83. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_002:router_005|Lab4_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
 84. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_002:router_006|Lab4_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
 85. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
 86. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 87. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
 88. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 89. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 90. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 91. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 92. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 93. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 94. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 95. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 96. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 97. Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
 98. Parameter Settings for User Entity Instance: Lab4_nios:u0|altera_reset_controller:rst_controller
 99. Parameter Settings for User Entity Instance: Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
100. Parameter Settings for User Entity Instance: Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
101. scfifo Parameter Settings by Entity Instance
102. altsyncram Parameter Settings by Entity Instance
103. Port Connectivity Checks: "Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
104. Port Connectivity Checks: "Lab4_nios:u0|altera_reset_controller:rst_controller"
105. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
106. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
107. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
108. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_003:router_003|Lab4_nios_mm_interconnect_0_router_003_default_decode:the_default_decode"
109. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_002:router_002|Lab4_nios_mm_interconnect_0_router_002_default_decode:the_default_decode"
110. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_001:router_001|Lab4_nios_mm_interconnect_0_router_001_default_decode:the_default_decode"
111. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router:router|Lab4_nios_mm_interconnect_0_router_default_decode:the_default_decode"
112. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo"
113. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent"
114. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
115. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent"
116. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo"
117. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent"
118. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo"
119. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent"
120. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
121. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
122. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent"
123. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent"
124. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator"
125. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
126. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator"
127. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator"
128. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
129. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator"
130. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator"
131. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_onchip_mem:onchip_mem"
132. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy"
133. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
134. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
135. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_pib:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_pib"
136. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo|Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc"
137. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_dtrace:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_dtrace|Lab4_nios_nios2_qsys_cpu_nios2_oci_td_mode:Lab4_nios_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode"
138. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_itrace:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_itrace"
139. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk"
140. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_xbrk:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_xbrk"
141. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug"
142. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci"
143. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_test_bench:the_Lab4_nios_nios2_qsys_cpu_test_bench"
144. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys"
145. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic"
146. Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart"
147. Post-Synthesis Netlist Statistics for Top Partition
148. Elapsed Time Per Partition
149. Analysis & Synthesis Messages
150. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 10 01:11:47 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Lab4                                        ;
; Top-level Entity Name              ; Lab4                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,529                                       ;
;     Total combinational functions  ; 2,324                                       ;
;     Dedicated logic registers      ; 1,925                                       ;
; Total registers                    ; 1925                                        ;
; Total pins                         ; 11                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 141,312                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; Lab4               ; Lab4               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                                ; Library     ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; Lab4.sv                                                                                         ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4.sv                                                                                         ;             ;
; Lab4_nios/synthesis/Lab4_nios.v                                                                 ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/Lab4_nios.v                                                                 ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/altera_reset_controller.v                                        ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_reset_controller.v                                        ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/altera_reset_synchronizer.v                                      ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_reset_synchronizer.v                                      ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_irq_mapper.sv                                          ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v                                    ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_avalon_st_adapter.v                  ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_rsp_mux_001.sv                       ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_rsp_mux.sv                           ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_rsp_demux.sv                         ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_cmd_mux_001.sv                       ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_cmd_mux.sv                           ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_cmd_demux_001.sv                     ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_cmd_demux.sv                         ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_003.sv                        ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_002.sv                        ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_001.sv                        ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router.sv                            ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/altera_merlin_master_agent.sv                                    ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_master_agent.sv                                    ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/altera_merlin_slave_translator.sv                                ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_slave_translator.sv                                ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/altera_merlin_master_translator.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_master_translator.sv                               ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_onchip_mem.v                                           ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_onchip_mem.v                                           ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys.v                                           ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys.v                                           ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v                                       ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v                                       ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk.v                    ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk.v                    ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_tck.v                       ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_tck.v                       ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v                   ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v                   ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_test_bench.v                            ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_test_bench.v                            ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_led.v                                                  ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_led.v                                                  ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v                                            ; Lab4_nios   ;
; Lab4_nios/synthesis/submodules/Lab4_nios_buttons.v                                              ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_buttons.v                                              ; Lab4_nios   ;
; scfifo.tdf                                                                                      ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                               ;             ;
; a_regfifo.inc                                                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                                            ;             ;
; a_dpfifo.inc                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                                             ;             ;
; a_i2fifo.inc                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                                             ;             ;
; a_fffifo.inc                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                                             ;             ;
; a_f2fifo.inc                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                                             ;             ;
; aglobal181.inc                                                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/aglobal181.inc                                                                                                                           ;             ;
; a_fffifo.tdf                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf                                                                                                                             ;             ;
; lpm_counter.inc                                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                          ;             ;
; lpm_compare.inc                                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                          ;             ;
; lpm_mux.inc                                                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                              ;             ;
; lpm_ff.inc                                                                                      ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_ff.inc                                                                                                                               ;             ;
; a_fefifo.inc                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                                             ;             ;
; lpm_ff.tdf                                                                                      ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_ff.tdf                                                                                                                               ;             ;
; lpm_constant.inc                                                                                ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                         ;             ;
; lpm_mux.tdf                                                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                              ;             ;
; muxlut.inc                                                                                      ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/muxlut.inc                                                                                                                               ;             ;
; bypassff.inc                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/bypassff.inc                                                                                                                             ;             ;
; altshift.inc                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altshift.inc                                                                                                                             ;             ;
; db/mux_btc.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/mux_btc.tdf                                                                                  ;             ;
; lpm_counter.tdf                                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                                          ;             ;
; lpm_decode.inc                                                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                           ;             ;
; lpm_add_sub.inc                                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                          ;             ;
; cmpconst.inc                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                             ;             ;
; dffeea.inc                                                                                      ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/dffeea.inc                                                                                                                               ;             ;
; alt_counter_stratix.inc                                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                                  ;             ;
; db/cntr_5bf.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/cntr_5bf.tdf                                                                                 ;             ;
; a_fefifo.tdf                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fefifo.tdf                                                                                                                             ;             ;
; lpm_compare.tdf                                                                                 ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_compare.tdf                                                                                                                          ;             ;
; comptree.inc                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/comptree.inc                                                                                                                             ;             ;
; db/cmpr_bfg.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/cmpr_bfg.tdf                                                                                 ;             ;
; alt_jtag_atlantic.v                                                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                               ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                        ;             ;
; altsyncram.tdf                                                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                           ;             ;
; stratix_ram_block.inc                                                                           ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                    ;             ;
; a_rdenreg.inc                                                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                            ;             ;
; altrom.inc                                                                                      ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altrom.inc                                                                                                                               ;             ;
; altram.inc                                                                                      ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altram.inc                                                                                                                               ;             ;
; altdpram.inc                                                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altdpram.inc                                                                                                                             ;             ;
; db/altsyncram_6mc1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/altsyncram_6mc1.tdf                                                                          ;             ;
; altera_std_synchronizer.v                                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                                ;             ;
; db/altsyncram_ac71.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/altsyncram_ac71.tdf                                                                          ;             ;
; sld_virtual_jtag_basic.v                                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                 ;             ;
; db/altsyncram_6qf1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/altsyncram_6qf1.tdf                                                                          ;             ;
; sld_hub.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                              ; altera_sld  ;
; db/ip/sld7bb2859b/alt_sld_fab.v                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/ip/sld7bb2859b/alt_sld_fab.v                                                                 ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v                                          ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                         ;             ;
; sld_rom_sr.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                           ;             ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,529     ;
;                                             ;           ;
; Total combinational functions               ; 2324      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1529      ;
;     -- 3 input functions                    ; 510       ;
;     -- <=2 input functions                  ; 285       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2236      ;
;     -- arithmetic mode                      ; 88        ;
;                                             ;           ;
; Total registers                             ; 1925      ;
;     -- Dedicated logic registers            ; 1925      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 11        ;
; Total memory bits                           ; 141312    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1882      ;
; Total fan-out                               ; 17206     ;
; Average fan-out                             ; 3.90      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                     ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; |Lab4                                                                                                                                   ; 2324 (0)            ; 1925 (0)                  ; 141312      ; 0            ; 0       ; 0         ; 11   ; 0            ; |Lab4                                                                                                                                                                                                                                                                                                                                                                                                    ; Lab4                                            ; work         ;
;    |Lab4_nios:u0|                                                                                                                       ; 2174 (0)            ; 1840 (0)                  ; 141312      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0                                                                                                                                                                                                                                                                                                                                                                                       ; Lab4_nios                                       ; Lab4_nios    ;
;       |Lab4_nios_buttons:buttons|                                                                                                       ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_buttons:buttons                                                                                                                                                                                                                                                                                                                                                             ; Lab4_nios_buttons                               ; Lab4_nios    ;
;       |Lab4_nios_jtag_uart:jtag_uart|                                                                                                   ; 929 (37)            ; 1131 (13)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                         ; Lab4_nios_jtag_uart                             ; Lab4_nios    ;
;          |Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|                                                                ; 419 (0)             ; 529 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                           ; Lab4_nios_jtag_uart_scfifo_r                    ; Lab4_nios    ;
;             |scfifo:rfifo|                                                                                                              ; 419 (0)             ; 529 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                              ; scfifo                                          ; work         ;
;                |a_fffifo:subfifo|                                                                                                       ; 419 (1)             ; 529 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo                                                                                                                                                                                                                                                             ; a_fffifo                                        ; work         ;
;                   |a_fefifo:fifo_state|                                                                                                 ; 10 (10)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state                                                                                                                                                                                                                                         ; a_fefifo                                        ; work         ;
;                   |lpm_counter:rd_ptr|                                                                                                  ; 6 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                                                                                                                                                                                                                          ; lpm_counter                                     ; work         ;
;                      |cntr_5bf:auto_generated|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated                                                                                                                                                                                                                  ; cntr_5bf                                        ; work         ;
;                   |lpm_ff:last_data_node[0]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                                                                                                                                                                                                                                    ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[10]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[11]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[12]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[13]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[14]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[15]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[16]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[17]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[18]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[19]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[1]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                                                                                                                                                                                                                                    ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[20]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[21]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[22]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[23]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[24]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[25]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[26]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[27]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[28]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[29]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[2]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]                                                                                                                                                                                                                                    ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[30]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[31]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[32]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[33]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[34]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[35]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[36]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[37]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[38]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[39]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[3]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]                                                                                                                                                                                                                                    ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[40]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[41]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[42]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[43]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[44]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[45]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[46]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[47]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[48]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[49]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[4]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]                                                                                                                                                                                                                                    ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[50]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[51]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[52]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[53]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[54]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[55]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[56]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[57]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[58]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[59]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[5]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]                                                                                                                                                                                                                                    ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[60]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[61]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[62]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[63]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[6]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]                                                                                                                                                                                                                                    ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[7]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]                                                                                                                                                                                                                                    ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[8]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]                                                                                                                                                                                                                                    ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[9]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]                                                                                                                                                                                                                                    ; lpm_ff                                          ; work         ;
;                   |lpm_ff:output_buffer|                                                                                                ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer                                                                                                                                                                                                                                        ; lpm_ff                                          ; work         ;
;                   |lpm_mux:last_row_data_out_mux|                                                                                       ; 402 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                                                                                                                                                                                                                               ; lpm_mux                                         ; work         ;
;                      |mux_btc:auto_generated|                                                                                           ; 402 (402)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_btc:auto_generated                                                                                                                                                                                                        ; mux_btc                                         ; work         ;
;          |Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|                                                                ; 421 (0)             ; 529 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                           ; Lab4_nios_jtag_uart_scfifo_w                    ; Lab4_nios    ;
;             |scfifo:wfifo|                                                                                                              ; 421 (0)             ; 529 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                              ; scfifo                                          ; work         ;
;                |a_fffifo:subfifo|                                                                                                       ; 421 (1)             ; 529 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo                                                                                                                                                                                                                                                             ; a_fffifo                                        ; work         ;
;                   |a_fefifo:fifo_state|                                                                                                 ; 13 (13)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state                                                                                                                                                                                                                                         ; a_fefifo                                        ; work         ;
;                   |lpm_counter:rd_ptr|                                                                                                  ; 6 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                                                                                                                                                                                                                          ; lpm_counter                                     ; work         ;
;                      |cntr_5bf:auto_generated|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated                                                                                                                                                                                                                  ; cntr_5bf                                        ; work         ;
;                   |lpm_ff:last_data_node[0]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                                                                                                                                                                                                                                    ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[10]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[11]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[12]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[13]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[14]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[15]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[16]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[17]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[18]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[19]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[1]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                                                                                                                                                                                                                                    ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[20]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[21]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[22]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[23]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[24]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[25]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[26]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[27]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[28]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[29]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[2]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]                                                                                                                                                                                                                                    ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[30]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[31]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[32]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[33]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[34]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[35]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[36]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[37]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[38]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[39]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[3]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]                                                                                                                                                                                                                                    ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[40]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[41]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[42]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[43]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[44]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[45]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[46]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[47]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[48]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[49]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[4]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]                                                                                                                                                                                                                                    ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[50]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[51]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[52]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[53]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[54]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[55]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[56]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[57]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[58]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[59]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[5]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]                                                                                                                                                                                                                                    ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[60]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[61]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[62]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[63]|                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]                                                                                                                                                                                                                                   ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[6]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]                                                                                                                                                                                                                                    ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[7]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]                                                                                                                                                                                                                                    ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[8]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]                                                                                                                                                                                                                                    ; lpm_ff                                          ; work         ;
;                   |lpm_ff:last_data_node[9]|                                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]                                                                                                                                                                                                                                    ; lpm_ff                                          ; work         ;
;                   |lpm_ff:output_buffer|                                                                                                ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer                                                                                                                                                                                                                                        ; lpm_ff                                          ; work         ;
;                   |lpm_mux:last_row_data_out_mux|                                                                                       ; 401 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                                                                                                                                                                                                                               ; lpm_mux                                         ; work         ;
;                      |mux_btc:auto_generated|                                                                                           ; 401 (401)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_btc:auto_generated                                                                                                                                                                                                        ; mux_btc                                         ; work         ;
;          |alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|                                                                      ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                 ; alt_jtag_atlantic                               ; work         ;
;       |Lab4_nios_led:led|                                                                                                               ; 12 (12)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_led:led                                                                                                                                                                                                                                                                                                                                                                     ; Lab4_nios_led                                   ; Lab4_nios    ;
;       |Lab4_nios_mm_interconnect_0:mm_interconnect_0|                                                                                   ; 253 (0)             ; 104 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                         ; Lab4_nios_mm_interconnect_0                     ; Lab4_nios    ;
;          |Lab4_nios_mm_interconnect_0_cmd_demux:cmd_demux|                                                                              ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                         ; Lab4_nios_mm_interconnect_0_cmd_demux           ; Lab4_nios    ;
;          |Lab4_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                 ; Lab4_nios_mm_interconnect_0_cmd_demux_001       ; Lab4_nios    ;
;          |Lab4_nios_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                 ; Lab4_nios_mm_interconnect_0_cmd_demux_001       ; Lab4_nios    ;
;          |Lab4_nios_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                 ; Lab4_nios_mm_interconnect_0_cmd_demux_001       ; Lab4_nios    ;
;          |Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                          ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                     ; Lab4_nios_mm_interconnect_0_cmd_mux_001         ; Lab4_nios    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                        ; Lab4_nios    ;
;          |Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                          ; 58 (54)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                     ; Lab4_nios_mm_interconnect_0_cmd_mux_001         ; Lab4_nios    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                        ; Lab4_nios    ;
;          |Lab4_nios_mm_interconnect_0_router:router|                                                                                    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                               ; Lab4_nios_mm_interconnect_0_router              ; Lab4_nios    ;
;          |Lab4_nios_mm_interconnect_0_router_001:router_001|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                       ; Lab4_nios_mm_interconnect_0_router_001          ; Lab4_nios    ;
;          |Lab4_nios_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                  ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                             ; Lab4_nios_mm_interconnect_0_rsp_mux             ; Lab4_nios    ;
;          |Lab4_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                          ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                     ; Lab4_nios_mm_interconnect_0_rsp_mux_001         ; Lab4_nios    ;
;          |altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                           ; Lab4_nios    ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                           ; Lab4_nios    ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                           ; Lab4_nios    ;
;          |altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|                                                              ; 9 (9)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                           ; Lab4_nios    ;
;          |altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|                                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                           ; Lab4_nios    ;
;          |altera_merlin_master_agent:nios2_qsys_data_master_agent|                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                      ; Lab4_nios    ;
;          |altera_merlin_master_agent:nios2_qsys_instruction_master_agent|                                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                      ; Lab4_nios    ;
;          |altera_merlin_master_translator:nios2_qsys_data_master_translator|                                                            ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator                                                                                                                                                                                                                                                                       ; altera_merlin_master_translator                 ; Lab4_nios    ;
;          |altera_merlin_master_translator:nios2_qsys_instruction_master_translator|                                                     ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator                                                                                                                                                                                                                                                                ; altera_merlin_master_translator                 ; Lab4_nios    ;
;          |altera_merlin_slave_agent:buttons_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                       ; Lab4_nios    ;
;          |altera_merlin_slave_agent:led_s1_agent|                                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                       ; Lab4_nios    ;
;          |altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                       ; Lab4_nios    ;
;          |altera_merlin_slave_translator:buttons_s1_translator|                                                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                  ; Lab4_nios    ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 10 (10)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                  ; Lab4_nios    ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 8 (8)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                  ; Lab4_nios    ;
;          |altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator|                                                         ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                  ; Lab4_nios    ;
;          |altera_merlin_slave_translator:onchip_mem_s1_translator|                                                                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                  ; Lab4_nios    ;
;       |Lab4_nios_nios2_qsys:nios2_qsys|                                                                                                 ; 967 (0)             ; 576 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys                                                                                                                                                                                                                                                                                                                                                       ; Lab4_nios_nios2_qsys                            ; Lab4_nios    ;
;          |Lab4_nios_nios2_qsys_cpu:cpu|                                                                                                 ; 967 (676)           ; 576 (307)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu                                                                                                                                                                                                                                                                                                                          ; Lab4_nios_nios2_qsys_cpu                        ; Lab4_nios    ;
;             |Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|                                                 ; 291 (35)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci                                                                                                                                                                                                                                                ; Lab4_nios_nios2_qsys_cpu_nios2_oci              ; Lab4_nios    ;
;                |Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|                          ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper                                                                                                                                                  ; Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper    ; Lab4_nios    ;
;                   |Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk|                         ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk                                                      ; Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk     ; Lab4_nios    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                         ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                         ; work         ;
;                   |Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|                               ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck                                                            ; Lab4_nios_nios2_qsys_cpu_debug_slave_tck        ; Lab4_nios    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                         ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                         ; work         ;
;                   |sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy|                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy                                                                                  ; sld_virtual_jtag_basic                          ; work         ;
;                |Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|                                ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg                                                                                                                                                        ; Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg       ; Lab4_nios    ;
;                |Lab4_nios_nios2_qsys_cpu_nios2_oci_break:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_break|                                  ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_break:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_break                                                                                                                                                          ; Lab4_nios_nios2_qsys_cpu_nios2_oci_break        ; Lab4_nios    ;
;                |Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug|                                  ; 8 (8)               ; 8 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug                                                                                                                                                          ; Lab4_nios_nios2_qsys_cpu_nios2_oci_debug        ; Lab4_nios    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                      ; altera_std_synchronizer                         ; work         ;
;                |Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem|                                        ; 115 (115)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem                                                                                                                                                                ; Lab4_nios_nios2_qsys_cpu_nios2_ocimem           ; Lab4_nios    ;
;                   |Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram|                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram                                                                           ; Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module   ; Lab4_nios    ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                      ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                 ; work         ;
;             |Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a|                                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a                                                                                                                                                                                                                                 ; Lab4_nios_nios2_qsys_cpu_register_bank_a_module ; Lab4_nios    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                      ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                        ; altsyncram_6mc1                                 ; work         ;
;             |Lab4_nios_nios2_qsys_cpu_register_bank_b_module:Lab4_nios_nios2_qsys_cpu_register_bank_b|                                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_b_module:Lab4_nios_nios2_qsys_cpu_register_bank_b                                                                                                                                                                                                                                 ; Lab4_nios_nios2_qsys_cpu_register_bank_b_module ; Lab4_nios    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_b_module:Lab4_nios_nios2_qsys_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                      ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_b_module:Lab4_nios_nios2_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                        ; altsyncram_6mc1                                 ; work         ;
;       |Lab4_nios_onchip_mem:onchip_mem|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_onchip_mem:onchip_mem                                                                                                                                                                                                                                                                                                                                                       ; Lab4_nios_onchip_mem                            ; Lab4_nios    ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                             ; altsyncram                                      ; work         ;
;             |altsyncram_6qf1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|Lab4_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_6qf1:auto_generated                                                                                                                                                                                                                                                                                              ; altsyncram_6qf1                                 ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                ; altera_reset_controller                         ; Lab4_nios    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                 ; altera_reset_synchronizer                       ; Lab4_nios    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                       ; Lab4_nios    ;
;    |sld_hub:auto_hub|                                                                                                                   ; 150 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                         ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 149 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                     ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 149 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                ; alt_sld_fab                                     ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 149 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                         ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 148 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric               ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 148 (106)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                   ; sld_jtag_hub                                    ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                           ; sld_rom_sr                                      ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                         ; sld_shadow_jsm                                  ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_b_module:Lab4_nios_nios2_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; Lab4_nios:u0|Lab4_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_6qf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                             ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Lab4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Lab4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Lab4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Lab4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Lab4|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0                                                                                                                                                                                                                                                        ; Lab4_nios.qsys  ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_buttons:buttons                                                                                                                                                                                                                              ; Lab4_nios.qsys  ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_irq_mapper:irq_mapper                                                                                                                                                                                                                        ; Lab4_nios.qsys  ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart                                                                                                                                                                                                                          ; Lab4_nios.qsys  ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_led:led                                                                                                                                                                                                                                      ; Lab4_nios.qsys  ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                          ; Lab4_nios.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                          ; Lab4_nios.qsys  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Lab4_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; Lab4_nios.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                      ; Lab4_nios.qsys  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|Lab4_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; Lab4_nios.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                      ; Lab4_nios.qsys  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|Lab4_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; Lab4_nios.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                      ; Lab4_nios.qsys  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|Lab4_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; Lab4_nios.qsys  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                      ; Lab4_nios.qsys  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|Lab4_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent                                                                                                                                                               ; Lab4_nios.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo                                                                                                                                                          ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator                                                                                                                                                     ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                          ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                  ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                              ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                      ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                      ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                          ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                          ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                              ; Lab4_nios.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                         ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                    ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                   ; Lab4_nios.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                              ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                         ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent                                                                                                                                                  ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator                                                                                                                                        ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent                                                                                                                                               ; Lab4_nios.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo                                                                                                                                          ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator                                                                                                                                     ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent                                                                                                                                           ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator                                                                                                                                 ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent                                                                                                                                                            ; Lab4_nios.qsys  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                                                       ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                  ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router:router                                                                                                                                                                ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_001:router_001                                                                                                                                                        ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_002:router_002                                                                                                                                                        ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_003:router_003                                                                                                                                                        ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_003:router_004                                                                                                                                                        ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_002:router_005                                                                                                                                                        ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_002:router_006                                                                                                                                                        ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                          ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                  ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                  ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                      ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                      ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                              ; Lab4_nios.qsys  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                      ; Lab4_nios.qsys  ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys                                                                                                                                                                                                                        ; Lab4_nios.qsys  ;
; Altera ; altera_nios2_gen2_unit          ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu                                                                                                                                                                                           ; Lab4_nios.qsys  ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|Lab4_nios_onchip_mem:onchip_mem                                                                                                                                                                                                                        ; Lab4_nios.qsys  ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |Lab4|Lab4_nios:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                 ; Lab4_nios.qsys  ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                      ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                      ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                      ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                      ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                      ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                        ;
+--------------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                  ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                  ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                  ;
+--------------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                        ;
+--------------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                  ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                  ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                  ;
+--------------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                      ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                       ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                                                                                                  ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_chipselect_pre                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|av_chipselect_pre                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[2..31]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ipending_reg[2..31]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_im:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_im|trc_wrap                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_im:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_xbrk:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_xbrk|xbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[1..31]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[2..31]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                         ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                         ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                         ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                         ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                         ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                         ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                         ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                         ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                        ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                        ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                        ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                        ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                        ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                        ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                        ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                        ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                        ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                        ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                        ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                        ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                        ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                        ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                        ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                        ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                        ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                        ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                        ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                        ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                        ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                        ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                        ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                              ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                              ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                              ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                              ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                  ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                  ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                  ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                  ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                           ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                           ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                           ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                           ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                           ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                           ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                           ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                           ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                              ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                              ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                              ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                              ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                              ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                              ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                              ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                              ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                             ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                             ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                             ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                             ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent|hold_waitrequest                                                                                                                                                                                                                ; Merged with Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                         ; Merged with Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|waitrequest_reset_override                                                                                                                                                                                                         ; Merged with Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                        ; Merged with Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                                                                                                                             ; Merged with Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                         ; Merged with Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|waitrequest_reset_override                                                                                                                                                                                                      ; Merged with Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                             ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                             ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                             ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                             ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                              ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                              ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                              ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                              ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                              ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                              ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                              ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                              ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                           ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                           ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                           ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                           ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                           ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                           ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                           ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                           ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                  ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                  ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                  ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                  ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                              ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                              ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                              ; Merged with Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                              ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_break:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_break|trigger_state                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_break:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_break|trigbrktype                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|DRsize.011 ; Merged with Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|DRsize.001 ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Total Number of Removed Registers = 391                                                                                                                                                                                                                                                                                                            ;                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                         ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                            ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                            ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                               ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                   ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                            ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                               ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                           ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                              ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_break:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_break|trigbrktype                                                                                              ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                      ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                      ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                      ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                      ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                      ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                      ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                      ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                      ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                      ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                      ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                      ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                      ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                      ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                      ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                      ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                      ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                      ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                      ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                       ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                       ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                       ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                       ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                       ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                       ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                       ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                       ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_break:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_break|trigger_state                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[31]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[30]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[29]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[28]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[27]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[26]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[25]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[24]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[23]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[22]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[21]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[20]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[19]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[18]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[17]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[16]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[15]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[14]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[13]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[12]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[11]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[10]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[9]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[8]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[7]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[6]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[5]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[4]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[3]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[2]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_buttons:buttons|readdata[1]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                            ; Lost Fanouts              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                              ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                            ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                            ; Lost Fanouts              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                              ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                ; Lost Fanouts              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                  ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                ; Lost Fanouts              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                  ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                ; Lost Fanouts              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                  ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                           ; Lost Fanouts              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                             ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                           ; Lost Fanouts              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                             ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                           ; Lost Fanouts              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                             ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                      ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                      ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                            ; Lost Fanouts              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                              ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                      ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                      ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                           ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                            ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                            ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                         ; Stuck at GND              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                             ; Stuck at VCC              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                             ; Stuck at VCC              ; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|DRsize.101 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1925  ;
; Number of registers using Synchronous Clear  ; 63    ;
; Number of registers using Synchronous Load   ; 157   ;
; Number of registers using Asynchronous Clear ; 1594  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1401  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                         ; 24      ;
; Lab4_nios:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                         ; 1       ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                       ; 6       ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                     ; 11      ;
; Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                      ; 1       ;
; Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                      ; 4       ;
; Lab4_nios:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                         ; 2       ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|i_read                                                                                                                                                                                                                                                ; 4       ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                              ; 2       ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                 ; 2       ;
; Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                 ; 2       ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                ; 3       ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                        ; 9       ;
; Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                      ; 1       ;
; Lab4_nios:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                         ; 1       ;
; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                         ; 3       ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[0]                                                                      ; 2       ;
; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[1]                                                                      ; 2       ;
; Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                      ; 1       ;
; Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                          ; 1       ;
; Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; 1       ;
; Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 24                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|E_shift_rot_result[16]                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|D_iw[12]                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|readdata[2]                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|d_writedata[30]                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_alu_result[11]                                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                 ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                           ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem|MonDReg[22]                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem|MonDReg[29]                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_break:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_break|break_readreg[12]                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|readdata[1]                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|sr[13] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|sr[29] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                 ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|F_pc[9]                                                                                                                                                                                                                                                              ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem|MonAReg[6]                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|E_logic_result[14]                                                                                                                                                                                                                                                   ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|W_rf_wr_data[28]                                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Lab4|Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab4|Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_b_module:Lab4_nios_nios2_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab4_nios:u0|Lab4_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_6qf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for Lab4_nios:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-----------------------------------------+
; Assignment        ; Value ; From ; To                                      ;
+-------------------+-------+------+-----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]  ;
+-------------------+-------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                   ;
; USE_EAB                 ; OFF          ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                   ;
; CBXI_PARAMETER          ; NOTHING      ; Untyped                                                                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                   ;
; USE_EAB                 ; OFF          ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                   ;
; CBXI_PARAMETER          ; NOTHING      ; Untyped                                                                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_b_module:Lab4_nios_nios2_qsys_cpu_register_bank_b ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_b_module:Lab4_nios_nios2_qsys_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_onchip_mem:onchip_mem ;
+----------------+----------------+---------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                    ;
+----------------+----------------+---------------------------------------------------------+
; INIT_FILE      ; onchip_mem.hex ; String                                                  ;
+----------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                          ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; onchip_mem.hex       ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 4096                 ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_6qf1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                                                     ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                     ;
; ID                        ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router:router|Lab4_nios_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_001:router_001|Lab4_nios_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_002:router_002|Lab4_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_003:router_003|Lab4_nios_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_003:router_004|Lab4_nios_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_002:router_005|Lab4_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_002:router_006|Lab4_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                     ;
; Entity Instance            ; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; OFF                                                                                                                   ;
; Entity Instance            ; Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; OFF                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_b_module:Lab4_nios_nios2_qsys_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; Lab4_nios:u0|Lab4_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------------+
; Port           ; Type  ; Severity ; Details                                     ;
+----------------+-------+----------+---------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                ;
+----------------+-------+----------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_003:router_003|Lab4_nios_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_002:router_002|Lab4_nios_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_001:router_001|Lab4_nios_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router:router|Lab4_nios_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_onchip_mem:onchip_mem" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                 ;
+--------+-------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_pib:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo|Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_dtrace:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_dtrace|Lab4_nios_nios2_qsys_cpu_nios2_oci_td_mode:Lab4_nios_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_itrace:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_itrace" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_xbrk:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_test_bench:the_Lab4_nios_nios2_qsys_cpu_test_bench" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                     ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys" ;
+---------------------+--------+----------+--------------------------------+
; Port                ; Type   ; Severity ; Details                        ;
+---------------------+--------+----------+--------------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected         ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected         ;
+---------------------+--------+----------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic"                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart"                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 50                          ;
; cycloneiii_ff         ; 1840                        ;
;     CLR               ; 245                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 74                          ;
;     ENA               ; 143                         ;
;     ENA CLR           ; 1184                        ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SLD           ; 7                           ;
;     SLD               ; 10                          ;
;     plain             ; 118                         ;
; cycloneiii_lcell_comb ; 2174                        ;
;     arith             ; 80                          ;
;         2 data inputs ; 37                          ;
;         3 data inputs ; 43                          ;
;     normal            ; 2094                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 186                         ;
;         3 data inputs ; 432                         ;
;         4 data inputs ; 1456                        ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.60                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri May 10 01:11:23 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lab4.sv
    Info (12023): Found entity 1: Lab4 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/lab4_nios.v
    Info (12023): Found entity 1: Lab4_nios File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/Lab4_nios.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_irq_mapper.sv
    Info (12023): Found entity 1: Lab4_nios_irq_mapper File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0.v
    Info (12023): Found entity 1: Lab4_nios_mm_interconnect_0 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Lab4_nios_mm_interconnect_0_avalon_st_adapter File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Lab4_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: Lab4_nios_mm_interconnect_0_rsp_mux_001 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab4_nios/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Lab4_nios_mm_interconnect_0_rsp_mux File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Lab4_nios_mm_interconnect_0_rsp_demux File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: Lab4_nios_mm_interconnect_0_cmd_mux_001 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Lab4_nios_mm_interconnect_0_cmd_mux File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: Lab4_nios_mm_interconnect_0_cmd_demux_001 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Lab4_nios_mm_interconnect_0_cmd_demux File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: Lab4_nios_mm_interconnect_0_router_003_default_decode File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: Lab4_nios_mm_interconnect_0_router_003 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Lab4_nios_mm_interconnect_0_router_002_default_decode File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Lab4_nios_mm_interconnect_0_router_002 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: Lab4_nios_mm_interconnect_0_router_001_default_decode File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: Lab4_nios_mm_interconnect_0_router_001 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Lab4_nios_mm_interconnect_0_router_default_decode File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Lab4_nios_mm_interconnect_0_router File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_onchip_mem.v
    Info (12023): Found entity 1: Lab4_nios_onchip_mem File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_onchip_mem.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_nios2_qsys.v
    Info (12023): Found entity 1: Lab4_nios_nios2_qsys File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_nios2_qsys_cpu.v
    Info (12023): Found entity 1: Lab4_nios_nios2_qsys_cpu_register_bank_a_module File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 21
    Info (12023): Found entity 2: Lab4_nios_nios2_qsys_cpu_register_bank_b_module File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 87
    Info (12023): Found entity 3: Lab4_nios_nios2_qsys_cpu_nios2_oci_debug File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 153
    Info (12023): Found entity 4: Lab4_nios_nios2_qsys_cpu_nios2_oci_break File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 295
    Info (12023): Found entity 5: Lab4_nios_nios2_qsys_cpu_nios2_oci_xbrk File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 588
    Info (12023): Found entity 6: Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 795
    Info (12023): Found entity 7: Lab4_nios_nios2_qsys_cpu_nios2_oci_itrace File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 982
    Info (12023): Found entity 8: Lab4_nios_nios2_qsys_cpu_nios2_oci_td_mode File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 1115
    Info (12023): Found entity 9: Lab4_nios_nios2_qsys_cpu_nios2_oci_dtrace File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 1183
    Info (12023): Found entity 10: Lab4_nios_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 1265
    Info (12023): Found entity 11: Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 1337
    Info (12023): Found entity 12: Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 1380
    Info (12023): Found entity 13: Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 1427
    Info (12023): Found entity 14: Lab4_nios_nios2_qsys_cpu_nios2_oci_pib File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 1913
    Info (12023): Found entity 15: Lab4_nios_nios2_qsys_cpu_nios2_oci_im File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 1936
    Info (12023): Found entity 16: Lab4_nios_nios2_qsys_cpu_nios2_performance_monitors File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 2006
    Info (12023): Found entity 17: Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 2023
    Info (12023): Found entity 18: Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 2116
    Info (12023): Found entity 19: Lab4_nios_nios2_qsys_cpu_nios2_ocimem File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 2181
    Info (12023): Found entity 20: Lab4_nios_nios2_qsys_cpu_nios2_oci File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 2362
    Info (12023): Found entity 21: Lab4_nios_nios2_qsys_cpu File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_nios2_qsys_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_nios2_qsys_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: Lab4_nios_nios2_qsys_cpu_debug_slave_tck File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_nios2_qsys_cpu_test_bench.v
    Info (12023): Found entity 1: Lab4_nios_nios2_qsys_cpu_test_bench File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_led.v
    Info (12023): Found entity 1: Lab4_nios_led File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_led.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_jtag_uart.v
    Info (12023): Found entity 1: Lab4_nios_jtag_uart_sim_scfifo_w File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v Line: 21
    Info (12023): Found entity 2: Lab4_nios_jtag_uart_scfifo_w File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v Line: 78
    Info (12023): Found entity 3: Lab4_nios_jtag_uart_sim_scfifo_r File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v Line: 164
    Info (12023): Found entity 4: Lab4_nios_jtag_uart_scfifo_r File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v Line: 243
    Info (12023): Found entity 5: Lab4_nios_jtag_uart File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file lab4_nios/synthesis/submodules/lab4_nios_buttons.v
    Info (12023): Found entity 1: Lab4_nios_buttons File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_buttons.v Line: 21
Info (12127): Elaborating entity "Lab4" for the top level hierarchy
Info (12128): Elaborating entity "Lab4_nios" for hierarchy "Lab4_nios:u0" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4.sv Line: 13
Info (12128): Elaborating entity "Lab4_nios_buttons" for hierarchy "Lab4_nios:u0|Lab4_nios_buttons:buttons" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/Lab4_nios.v Line: 73
Info (12128): Elaborating entity "Lab4_nios_jtag_uart" for hierarchy "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/Lab4_nios.v Line: 86
Info (12128): Elaborating entity "Lab4_nios_jtag_uart_scfifo_w" for hierarchy "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "OFF"
Info (12128): Elaborating entity "a_fffifo" for hierarchy "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/scfifo.tdf Line: 278
Info (12131): Elaborated megafunction instantiation "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo", which is child of megafunction instantiation "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/scfifo.tdf Line: 278
Info (12128): Elaborating entity "lpm_ff" for hierarchy "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf Line: 101
Info (12131): Elaborated megafunction instantiation "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]", which is child of megafunction instantiation "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf Line: 101
Info (12128): Elaborating entity "lpm_mux" for hierarchy "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf Line: 102
Info (12131): Elaborated megafunction instantiation "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux", which is child of megafunction instantiation "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf Line: 102
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_btc.tdf
    Info (12023): Found entity 1: mux_btc File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/mux_btc.tdf Line: 22
Info (12128): Elaborating entity "mux_btc" for hierarchy "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_btc:auto_generated" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "lpm_counter" for hierarchy "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf Line: 104
Info (12131): Elaborated megafunction instantiation "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr", which is child of megafunction instantiation "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5bf.tdf
    Info (12023): Found entity 1: cntr_5bf File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/cntr_5bf.tdf Line: 25
Info (12128): Elaborating entity "cntr_5bf" for hierarchy "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "a_fefifo" for hierarchy "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf Line: 111
Info (12131): Elaborated megafunction instantiation "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state", which is child of megafunction instantiation "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf Line: 111
Info (12128): Elaborating entity "lpm_compare" for hierarchy "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fefifo.tdf Line: 76
Info (12131): Elaborated megafunction instantiation "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare", which is child of megafunction instantiation "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fefifo.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_bfg.tdf
    Info (12023): Found entity 1: cmpr_bfg File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/cmpr_bfg.tdf Line: 22
Info (12128): Elaborating entity "cmpr_bfg" for hierarchy "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_bfg:auto_generated" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "lpm_compare" for hierarchy "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fefifo.tdf Line: 81
Info (12131): Elaborated megafunction instantiation "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare", which is child of megafunction instantiation "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_w:the_Lab4_nios_jtag_uart_scfifo_w|scfifo:wfifo" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fefifo.tdf Line: 81
Info (12128): Elaborating entity "Lab4_nios_jtag_uart_scfifo_r" for hierarchy "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|Lab4_nios_jtag_uart_scfifo_r:the_Lab4_nios_jtag_uart_scfifo_r" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic" with the following parameter: File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Lab4_nios:u0|Lab4_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:Lab4_nios_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Lab4_nios_led" for hierarchy "Lab4_nios:u0|Lab4_nios_led:led" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/Lab4_nios.v Line: 97
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/Lab4_nios.v Line: 126
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys.v Line: 65
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu_test_bench" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_test_bench:the_Lab4_nios_nios2_qsys_cpu_test_bench" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 3545
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu_register_bank_a_module" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 58
Info (12133): Instantiated megafunction "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_a_module:Lab4_nios_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu_register_bank_b_module" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_register_bank_b_module:Lab4_nios_nios2_qsys_cpu_register_bank_b" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 4079
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu_nios2_oci" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 4575
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu_nios2_oci_debug" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 220
Info (12133): Instantiated megafunction "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu_nios2_oci_break" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_break:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_break" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 2561
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu_nios2_oci_xbrk" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_xbrk:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_xbrk" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 2582
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_dbrk" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 2608
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu_nios2_oci_itrace" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_itrace:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_itrace" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 2624
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu_nios2_oci_dtrace" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_dtrace:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_dtrace" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 2639
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu_nios2_oci_td_mode" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_dtrace:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_dtrace|Lab4_nios_nios2_qsys_cpu_nios2_oci_td_mode:Lab4_nios_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 1233
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 2654
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo|Lab4_nios_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 1546
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo|Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 1555
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo|Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 1564
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu_nios2_oci_pib" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_pib:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_pib" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 2659
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu_nios2_oci_im" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_oci_im:the_Lab4_nios_nios2_qsys_cpu_nios2_oci_im" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 2673
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab4_nios_nios2_qsys_cpu_nios2_avalon_reg" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 2692
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu_nios2_ocimem" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 2712
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 2156
Info (12133): Instantiated megafunction "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab4_nios_nios2_qsys_cpu_nios2_ocimem|Lab4_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab4_nios_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu.v Line: 2814
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu_debug_slave_tck" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab4_nios_nios2_qsys_cpu_debug_slave_tck" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab4_nios_nios2_qsys_cpu_debug_slave_sysclk" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy" with the following parameter: File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Lab4_nios:u0|Lab4_nios_nios2_qsys:nios2_qsys|Lab4_nios_nios2_qsys_cpu:cpu|Lab4_nios_nios2_qsys_cpu_nios2_oci:the_Lab4_nios_nios2_qsys_cpu_nios2_oci|Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab4_nios_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab4_nios_nios2_qsys_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Lab4_nios_onchip_mem" for hierarchy "Lab4_nios:u0|Lab4_nios_onchip_mem:onchip_mem" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/Lab4_nios.v Line: 140
Info (12128): Elaborating entity "altsyncram" for hierarchy "Lab4_nios:u0|Lab4_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_onchip_mem.v Line: 69
Info (12130): Elaborated megafunction instantiation "Lab4_nios:u0|Lab4_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_onchip_mem.v Line: 69
Info (12133): Instantiated megafunction "Lab4_nios:u0|Lab4_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram" with the following parameter: File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_onchip_mem.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6qf1.tdf
    Info (12023): Found entity 1: altsyncram_6qf1 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/altsyncram_6qf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6qf1" for hierarchy "Lab4_nios:u0|Lab4_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_6qf1:auto_generated" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/onchip_mem.hex -- setting all initial values to 0 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_onchip_mem.v Line: 69
Info (12128): Elaborating entity "Lab4_nios_mm_interconnect_0" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/Lab4_nios.v Line: 189
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v Line: 482
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v Line: 542
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v Line: 606
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v Line: 670
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v Line: 734
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v Line: 798
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v Line: 943
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v Line: 1024
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v Line: 1108
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v Line: 1149
Info (12128): Elaborating entity "Lab4_nios_mm_interconnect_0_router" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router:router" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v Line: 1665
Info (12128): Elaborating entity "Lab4_nios_mm_interconnect_0_router_default_decode" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router:router|Lab4_nios_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router.sv Line: 183
Info (12128): Elaborating entity "Lab4_nios_mm_interconnect_0_router_001" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_001:router_001" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v Line: 1681
Info (12128): Elaborating entity "Lab4_nios_mm_interconnect_0_router_001_default_decode" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_001:router_001|Lab4_nios_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "Lab4_nios_mm_interconnect_0_router_002" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_002:router_002" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v Line: 1697
Info (12128): Elaborating entity "Lab4_nios_mm_interconnect_0_router_002_default_decode" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_002:router_002|Lab4_nios_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "Lab4_nios_mm_interconnect_0_router_003" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_003:router_003" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v Line: 1713
Info (12128): Elaborating entity "Lab4_nios_mm_interconnect_0_router_003_default_decode" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_router_003:router_003|Lab4_nios_mm_interconnect_0_router_003_default_decode:the_default_decode" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "Lab4_nios_mm_interconnect_0_cmd_demux" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v Line: 1802
Info (12128): Elaborating entity "Lab4_nios_mm_interconnect_0_cmd_demux_001" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v Line: 1825
Info (12128): Elaborating entity "Lab4_nios_mm_interconnect_0_cmd_mux" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v Line: 1842
Info (12128): Elaborating entity "Lab4_nios_mm_interconnect_0_cmd_mux_001" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v Line: 1865
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Lab4_nios_mm_interconnect_0_rsp_demux" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v Line: 1939
Info (12128): Elaborating entity "Lab4_nios_mm_interconnect_0_rsp_mux" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v Line: 2060
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Lab4_nios_mm_interconnect_0_rsp_mux_001" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v Line: 2083
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "Lab4_nios_mm_interconnect_0_avalon_st_adapter" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0.v Line: 2112
Info (12128): Elaborating entity "Lab4_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "Lab4_nios:u0|Lab4_nios_mm_interconnect_0:mm_interconnect_0|Lab4_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Lab4_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/Lab4_nios_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "Lab4_nios_irq_mapper" for hierarchy "Lab4_nios:u0|Lab4_nios_irq_mapper:irq_mapper" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/Lab4_nios.v Line: 197
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Lab4_nios:u0|altera_reset_controller:rst_controller" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/Lab4_nios.v Line: 260
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Lab4_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/Lab4_nios/synthesis/submodules/altera_reset_controller.v Line: 220
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.05.10.02:11:34 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/ip/sld7bb2859b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 210
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 28 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/output_files/Lab4.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3707 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 3563 logic cells
    Info (21064): Implemented 128 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4954 megabytes
    Info: Processing ended: Fri May 10 01:11:47 2024
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_4/Lab4/output_files/Lab4.map.smsg.


