m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11e vcom 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/simulation/questa
T_opt
!s110 1697583180
VZIjWlCRHAVUIPo2IiR7nT3
04 9 12 work ro_puf_tb test_fixture 1
=1-d0509975fd67-652f104c-1c0-4780
!s124 OEM10U18 
o-quiet -auto_acc_if_foreign -work work -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work +acc
tCvgOpt 0
n@_opt
OL;O;2021.2;73
Ering_oscillator
Z2 w1697568556
Z3 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z4 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R1
Z8 8C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ring_oscillator.vhd
Z9 FC:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ring_oscillator.vhd
l0
L9 1
VTz67EfUk12KDAkHenfD[N3
!s100 mD:Njc;WiYIjo1AP8f8Gz2
Z10 OL;C;2021.2;73
31
Z11 !s110 1697583179
!i10b 1
Z12 !s108 1697583179.000000
Z13 !s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ring_oscillator.vhd|
Z14 !s107 C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ring_oscillator.vhd|
!i113 0
Z15 o-93 -work work
Z16 tExplicit 1 CvgOpt 0
Artl
R3
R4
R5
R6
R7
Z17 DEx4 work 15 ring_oscillator 0 22 Tz67EfUk12KDAkHenfD[N3
!i122 0
l36
L27 39
V8JzdH4MdeeW>ek<RoMW@O1
!s100 AhO53ID;h_eF=0?no2gZE2
R10
31
R11
!i10b 1
R12
R13
R14
!i113 0
R15
R16
Ero_puf
Z18 w1697583125
R3
R4
R5
R6
R7
!i122 1
R1
Z19 8C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ro_puf.vhd
Z20 FC:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ro_puf.vhd
l0
L22 1
Vo7a_[DmD_TckbE3E]QPAa3
!s100 cShZ6edaSO9MH]Qz9:U2R2
R10
31
R11
!i10b 1
R12
Z21 !s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ro_puf.vhd|
Z22 !s107 C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ro_puf.vhd|
!i113 0
R15
R16
Artl
R17
R3
R4
R5
R6
R7
Z23 DEx4 work 6 ro_puf 0 22 o7a_[DmD_TckbE3E]QPAa3
!i122 1
l63
L49 65
VcU^=V5:Bik[8;c84VbdhI0
!s100 ?V?e3Bg8adO_RT^^4@?A[1
R10
31
R11
!i10b 1
R12
R21
R22
!i113 0
R15
R16
Ero_puf_tb
Z24 w1697583124
R6
R7
!i122 2
R1
Z25 8C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ro_puf_tb.vhd
Z26 FC:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ro_puf_tb.vhd
l0
L8 1
VA3]zKJSHe?2nHY;@X2;;33
!s100 Zazba5ThOZRWb8fBUnBz<3
R10
31
R11
!i10b 1
R12
Z27 !s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ro_puf_tb.vhd|
Z28 !s107 C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ro_puf_tb.vhd|
!i113 0
R15
R16
Atest_fixture
R3
R4
R5
R23
R6
R7
DEx4 work 9 ro_puf_tb 0 22 A3]zKJSHe?2nHY;@X2;;33
!i122 2
l34
L17 55
VaAzzn<54M;kB`LTeaO8YC1
!s100 25KE6<gLO2d`Tz6T`0[FG1
R10
31
R11
!i10b 1
R12
R27
R28
!i113 0
R15
R16
