vendor_name = ModelSim
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/sevenseg.vhd
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/hps.qsys
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.SDC
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/de10_vgaball_debug.stp
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/player_sprite.vhd
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/enemy_sprite.vhd
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/hps.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_avalon_sc_fifo.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_default_burst_converter.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_incr_burst_converter.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_address_alignment.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_arbitrator.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_adapter.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_reorder_memory.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_slave_agent.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_slave_translator.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_width_adapter.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_reset_controller.sdc
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_reset_controller.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_reset_synchronizer.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_wrap_burst_converter.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/de10_vga_raster.vhd
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps.pre.xml
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_ac_rom.hex
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_button_down.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_hex0.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_hps_0.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_hps_0_hps_io.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_hps_0_hps_io_border.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_inst_rom.hex
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_001.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_cmd_demux.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_rsp_demux.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0.ppf
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0.sdc
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_reset.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_timing.tcl
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_pll.sv
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/sequencer/alt_types.pre.h
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/sequencer/emif.pre.xml
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/sequencer/sdram_io.pre.h
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/sequencer/sequencer.pre.c
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/sequencer/sequencer.pre.h
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/sequencer/sequencer_auto.pre.h
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/sequencer/sequencer_auto_ac_init.pre.c
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/sequencer/sequencer_auto_inst_init.pre.c
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/sequencer/sequencer_defines.pre.h
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/sequencer/system.pre.h
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/sequencer/tclrpt.pre.c
source_file = 1, c:/advdig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/sequencer/tclrpt.pre.h
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/db/ddio_out_uqe.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/db/altsyncram_ql84.tdf
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/db/decode_8la.tdf
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/db/mux_chb.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/db/mux_klc.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/db/decode_2of.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/db/cntr_99i.tdf
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/db/cmpr_f9c.tdf
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/db/cntr_24j.tdf
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/db/cntr_59i.tdf
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/db/cmpr_d9c.tdf
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/db/cntr_ori.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/sld22aa1ef4/alt_sld_fab.v
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, whibal_vga8_20x20.vhd
source_file = 1, redtri_vga8_20x20.vhd
source_file = 1, pursta_vga8_20x20.vhd
source_file = 1, grebal_vga8_20x20.vhd
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/hps.vhd
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_avalon_sc_fifo.v
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_default_burst_converter.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_incr_burst_converter.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_merlin_address_alignment.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_merlin_arbitrator.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_merlin_burst_adapter.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_merlin_reorder_memory.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_merlin_slave_agent.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_merlin_slave_translator.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_merlin_width_adapter.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_reset_controller.sdc
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_reset_controller.v
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_reset_synchronizer.v
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/altera_wrap_burst_converter.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/de10_vga_raster.vhd
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps.pre.xml
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_ac_rom.hex
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_hex0.v
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_hps_0.v
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_hps_0_hps_io.v
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_hps_0_hps_io_border.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_inst_rom.hex
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_mm_interconnect_0.v
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_001.v
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_mm_interconnect_0_cmd_demux.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_mm_interconnect_0_rsp_demux.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_sdram.v
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_sdram_p0.ppf
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_sdram_p0.sdc
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_sdram_p0.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_sdram_p0_reset.v
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_sdram_p0_timing.tcl
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/hps_sdram_pll.sv
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/sequencer/alt_types.pre.h
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/sequencer/emif.pre.xml
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/sequencer/sdram_io.pre.h
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/sequencer/sequencer.pre.c
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/sequencer/sequencer.pre.h
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/sequencer/sequencer_auto.pre.h
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/sequencer/sequencer_auto_ac_init.pre.c
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/sequencer/sequencer_auto_inst_init.pre.c
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/sequencer/sequencer_defines.pre.h
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/sequencer/system.pre.h
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/sequencer/tclrpt.pre.c
source_file = 1, c:/users/calho/documents/de10standard/de10_vga_ball_sprites/db/ip/hps/submodules/sequencer/tclrpt.pre.h
design_name = de10_vga_ball
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~feeder, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0, de10_vga_ball, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, de10_vga_ball, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, de10_vga_ball, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, de10_vga_ball, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, de10_vga_ball, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, de10_vga_ball, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, de10_vga_ball, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, de10_vga_ball, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, de10_vga_ball, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, de10_vga_ball, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, de10_vga_ball, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, de10_vga_ball, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, de10_vga_ball, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, de10_vga_ball, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, de10_vga_ball, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, de10_vga_ball, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, de10_vga_ball, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, de10_vga_ball, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, de10_vga_ball, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, de10_vga_ball, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, de10_vga_ball, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, de10_vga_ball, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, de10_vga_ball, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, de10_vga_ball, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, de10_vga_ball, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, de10_vga_ball, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, de10_vga_ball, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, de10_vga_ball, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, de10_vga_ball, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, de10_vga_ball, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, de10_vga_ball, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, de10_vga_ball, 1
instance = comp, \DRAM_ADDR[0]~output\, DRAM_ADDR[0]~output, de10_vga_ball, 1
instance = comp, \DRAM_ADDR[1]~output\, DRAM_ADDR[1]~output, de10_vga_ball, 1
instance = comp, \DRAM_ADDR[2]~output\, DRAM_ADDR[2]~output, de10_vga_ball, 1
instance = comp, \DRAM_ADDR[3]~output\, DRAM_ADDR[3]~output, de10_vga_ball, 1
instance = comp, \DRAM_ADDR[4]~output\, DRAM_ADDR[4]~output, de10_vga_ball, 1
instance = comp, \DRAM_ADDR[5]~output\, DRAM_ADDR[5]~output, de10_vga_ball, 1
instance = comp, \DRAM_ADDR[6]~output\, DRAM_ADDR[6]~output, de10_vga_ball, 1
instance = comp, \DRAM_ADDR[7]~output\, DRAM_ADDR[7]~output, de10_vga_ball, 1
instance = comp, \DRAM_ADDR[8]~output\, DRAM_ADDR[8]~output, de10_vga_ball, 1
instance = comp, \DRAM_ADDR[9]~output\, DRAM_ADDR[9]~output, de10_vga_ball, 1
instance = comp, \DRAM_ADDR[10]~output\, DRAM_ADDR[10]~output, de10_vga_ball, 1
instance = comp, \DRAM_ADDR[11]~output\, DRAM_ADDR[11]~output, de10_vga_ball, 1
instance = comp, \DRAM_ADDR[12]~output\, DRAM_ADDR[12]~output, de10_vga_ball, 1
instance = comp, \DRAM_BA[0]~output\, DRAM_BA[0]~output, de10_vga_ball, 1
instance = comp, \DRAM_BA[1]~output\, DRAM_BA[1]~output, de10_vga_ball, 1
instance = comp, \DRAM_CAS_N~output\, DRAM_CAS_N~output, de10_vga_ball, 1
instance = comp, \DRAM_CKE~output\, DRAM_CKE~output, de10_vga_ball, 1
instance = comp, \DRAM_CLK~output\, DRAM_CLK~output, de10_vga_ball, 1
instance = comp, \DRAM_CS_N~output\, DRAM_CS_N~output, de10_vga_ball, 1
instance = comp, \DRAM_LDQM~output\, DRAM_LDQM~output, de10_vga_ball, 1
instance = comp, \DRAM_RAS_N~output\, DRAM_RAS_N~output, de10_vga_ball, 1
instance = comp, \DRAM_UDQM~output\, DRAM_UDQM~output, de10_vga_ball, 1
instance = comp, \DRAM_WE_N~output\, DRAM_WE_N~output, de10_vga_ball, 1
instance = comp, \VGA_BLANK_N~output\, VGA_BLANK_N~output, de10_vga_ball, 1
instance = comp, \VGA_B[0]~output\, VGA_B[0]~output, de10_vga_ball, 1
instance = comp, \VGA_B[1]~output\, VGA_B[1]~output, de10_vga_ball, 1
instance = comp, \VGA_B[2]~output\, VGA_B[2]~output, de10_vga_ball, 1
instance = comp, \VGA_B[3]~output\, VGA_B[3]~output, de10_vga_ball, 1
instance = comp, \VGA_B[4]~output\, VGA_B[4]~output, de10_vga_ball, 1
instance = comp, \VGA_B[5]~output\, VGA_B[5]~output, de10_vga_ball, 1
instance = comp, \VGA_B[6]~output\, VGA_B[6]~output, de10_vga_ball, 1
instance = comp, \VGA_B[7]~output\, VGA_B[7]~output, de10_vga_ball, 1
instance = comp, \VGA_CLK~output\, VGA_CLK~output, de10_vga_ball, 1
instance = comp, \VGA_G[0]~output\, VGA_G[0]~output, de10_vga_ball, 1
instance = comp, \VGA_G[1]~output\, VGA_G[1]~output, de10_vga_ball, 1
instance = comp, \VGA_G[2]~output\, VGA_G[2]~output, de10_vga_ball, 1
instance = comp, \VGA_G[3]~output\, VGA_G[3]~output, de10_vga_ball, 1
instance = comp, \VGA_G[4]~output\, VGA_G[4]~output, de10_vga_ball, 1
instance = comp, \VGA_G[5]~output\, VGA_G[5]~output, de10_vga_ball, 1
instance = comp, \VGA_G[6]~output\, VGA_G[6]~output, de10_vga_ball, 1
instance = comp, \VGA_G[7]~output\, VGA_G[7]~output, de10_vga_ball, 1
instance = comp, \VGA_HS~output\, VGA_HS~output, de10_vga_ball, 1
instance = comp, \VGA_R[0]~output\, VGA_R[0]~output, de10_vga_ball, 1
instance = comp, \VGA_R[1]~output\, VGA_R[1]~output, de10_vga_ball, 1
instance = comp, \VGA_R[2]~output\, VGA_R[2]~output, de10_vga_ball, 1
instance = comp, \VGA_R[3]~output\, VGA_R[3]~output, de10_vga_ball, 1
instance = comp, \VGA_R[4]~output\, VGA_R[4]~output, de10_vga_ball, 1
instance = comp, \VGA_R[5]~output\, VGA_R[5]~output, de10_vga_ball, 1
instance = comp, \VGA_R[6]~output\, VGA_R[6]~output, de10_vga_ball, 1
instance = comp, \VGA_R[7]~output\, VGA_R[7]~output, de10_vga_ball, 1
instance = comp, \VGA_SYNC_N~output\, VGA_SYNC_N~output, de10_vga_ball, 1
instance = comp, \VGA_VS~output\, VGA_VS~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_ADDR[0]~output\, HPS_DDR3_ADDR[0]~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_ADDR[1]~output\, HPS_DDR3_ADDR[1]~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_ADDR[2]~output\, HPS_DDR3_ADDR[2]~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_ADDR[3]~output\, HPS_DDR3_ADDR[3]~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_ADDR[4]~output\, HPS_DDR3_ADDR[4]~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_ADDR[5]~output\, HPS_DDR3_ADDR[5]~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_ADDR[6]~output\, HPS_DDR3_ADDR[6]~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_ADDR[7]~output\, HPS_DDR3_ADDR[7]~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_ADDR[8]~output\, HPS_DDR3_ADDR[8]~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_ADDR[9]~output\, HPS_DDR3_ADDR[9]~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_ADDR[10]~output\, HPS_DDR3_ADDR[10]~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_ADDR[11]~output\, HPS_DDR3_ADDR[11]~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_ADDR[12]~output\, HPS_DDR3_ADDR[12]~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_ADDR[13]~output\, HPS_DDR3_ADDR[13]~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_ADDR[14]~output\, HPS_DDR3_ADDR[14]~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_BA[0]~output\, HPS_DDR3_BA[0]~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_BA[1]~output\, HPS_DDR3_BA[1]~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_BA[2]~output\, HPS_DDR3_BA[2]~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_CAS_N~output\, HPS_DDR3_CAS_N~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_CKE~output\, HPS_DDR3_CKE~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_CS_N~output\, HPS_DDR3_CS_N~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_ODT~output\, HPS_DDR3_ODT~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_RAS_N~output\, HPS_DDR3_RAS_N~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_RESET_N~output\, HPS_DDR3_RESET_N~output, de10_vga_ball, 1
instance = comp, \HPS_DDR3_WE_N~output\, HPS_DDR3_WE_N~output, de10_vga_ball, 1
instance = comp, \HPS_ENET_GTX_CLK~output\, HPS_ENET_GTX_CLK~output, de10_vga_ball, 1
instance = comp, \HPS_ENET_MDC~output\, HPS_ENET_MDC~output, de10_vga_ball, 1
instance = comp, \HPS_ENET_TX_DATA[0]~output\, HPS_ENET_TX_DATA[0]~output, de10_vga_ball, 1
instance = comp, \HPS_ENET_TX_DATA[1]~output\, HPS_ENET_TX_DATA[1]~output, de10_vga_ball, 1
instance = comp, \HPS_ENET_TX_DATA[2]~output\, HPS_ENET_TX_DATA[2]~output, de10_vga_ball, 1
instance = comp, \HPS_ENET_TX_DATA[3]~output\, HPS_ENET_TX_DATA[3]~output, de10_vga_ball, 1
instance = comp, \HPS_ENET_TX_EN~output\, HPS_ENET_TX_EN~output, de10_vga_ball, 1
instance = comp, \HPS_FLASH_DCLK~output\, HPS_FLASH_DCLK~output, de10_vga_ball, 1
instance = comp, \HPS_FLASH_NCSO~output\, HPS_FLASH_NCSO~output, de10_vga_ball, 1
instance = comp, \HPS_LCM_SPIM_CLK~output\, HPS_LCM_SPIM_CLK~output, de10_vga_ball, 1
instance = comp, \HPS_LCM_SPIM_MOSI~output\, HPS_LCM_SPIM_MOSI~output, de10_vga_ball, 1
instance = comp, \HPS_LCM_SPIM_SS~output\, HPS_LCM_SPIM_SS~output, de10_vga_ball, 1
instance = comp, \HPS_SD_CLK~output\, HPS_SD_CLK~output, de10_vga_ball, 1
instance = comp, \HPS_SPIM_CLK~output\, HPS_SPIM_CLK~output, de10_vga_ball, 1
instance = comp, \HPS_SPIM_MOSI~output\, HPS_SPIM_MOSI~output, de10_vga_ball, 1
instance = comp, \HPS_SPIM_SS~output\, HPS_SPIM_SS~output, de10_vga_ball, 1
instance = comp, \HPS_UART_TX~output\, HPS_UART_TX~output, de10_vga_ball, 1
instance = comp, \HPS_USB_STP~output\, HPS_USB_STP~output, de10_vga_ball, 1
instance = comp, \DRAM_DQ[0]~output\, DRAM_DQ[0]~output, de10_vga_ball, 1
instance = comp, \DRAM_DQ[1]~output\, DRAM_DQ[1]~output, de10_vga_ball, 1
instance = comp, \DRAM_DQ[2]~output\, DRAM_DQ[2]~output, de10_vga_ball, 1
instance = comp, \DRAM_DQ[3]~output\, DRAM_DQ[3]~output, de10_vga_ball, 1
instance = comp, \DRAM_DQ[4]~output\, DRAM_DQ[4]~output, de10_vga_ball, 1
instance = comp, \DRAM_DQ[5]~output\, DRAM_DQ[5]~output, de10_vga_ball, 1
instance = comp, \DRAM_DQ[6]~output\, DRAM_DQ[6]~output, de10_vga_ball, 1
instance = comp, \DRAM_DQ[7]~output\, DRAM_DQ[7]~output, de10_vga_ball, 1
instance = comp, \DRAM_DQ[8]~output\, DRAM_DQ[8]~output, de10_vga_ball, 1
instance = comp, \DRAM_DQ[9]~output\, DRAM_DQ[9]~output, de10_vga_ball, 1
instance = comp, \DRAM_DQ[10]~output\, DRAM_DQ[10]~output, de10_vga_ball, 1
instance = comp, \DRAM_DQ[11]~output\, DRAM_DQ[11]~output, de10_vga_ball, 1
instance = comp, \DRAM_DQ[12]~output\, DRAM_DQ[12]~output, de10_vga_ball, 1
instance = comp, \DRAM_DQ[13]~output\, DRAM_DQ[13]~output, de10_vga_ball, 1
instance = comp, \DRAM_DQ[14]~output\, DRAM_DQ[14]~output, de10_vga_ball, 1
instance = comp, \DRAM_DQ[15]~output\, DRAM_DQ[15]~output, de10_vga_ball, 1
instance = comp, \HPS_CONV_USB_N~output\, HPS_CONV_USB_N~output, de10_vga_ball, 1
instance = comp, \HPS_FLASH_DATA[0]~output\, HPS_FLASH_DATA[0]~output, de10_vga_ball, 1
instance = comp, \HPS_FLASH_DATA[1]~output\, HPS_FLASH_DATA[1]~output, de10_vga_ball, 1
instance = comp, \HPS_FLASH_DATA[2]~output\, HPS_FLASH_DATA[2]~output, de10_vga_ball, 1
instance = comp, \HPS_FLASH_DATA[3]~output\, HPS_FLASH_DATA[3]~output, de10_vga_ball, 1
instance = comp, \HPS_GSENSOR_INT~output\, HPS_GSENSOR_INT~output, de10_vga_ball, 1
instance = comp, \HPS_I2C1_SCLK~output\, HPS_I2C1_SCLK~output, de10_vga_ball, 1
instance = comp, \HPS_I2C1_SDAT~output\, HPS_I2C1_SDAT~output, de10_vga_ball, 1
instance = comp, \HPS_I2C2_SCLK~output\, HPS_I2C2_SCLK~output, de10_vga_ball, 1
instance = comp, \HPS_I2C2_SDAT~output\, HPS_I2C2_SDAT~output, de10_vga_ball, 1
instance = comp, \HPS_I2C_CONTROL~output\, HPS_I2C_CONTROL~output, de10_vga_ball, 1
instance = comp, \HPS_KEY~output\, HPS_KEY~output, de10_vga_ball, 1
instance = comp, \HPS_LCM_BK~output\, HPS_LCM_BK~output, de10_vga_ball, 1
instance = comp, \HPS_LCM_D_C~output\, HPS_LCM_D_C~output, de10_vga_ball, 1
instance = comp, \HPS_LCM_RST_N~output\, HPS_LCM_RST_N~output, de10_vga_ball, 1
instance = comp, \HPS_LED~output\, HPS_LED~output, de10_vga_ball, 1
instance = comp, \HPS_LTC_GPIO~output\, HPS_LTC_GPIO~output, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output\, u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output, de10_vga_ball, 1
instance = comp, \altera_reserved_tdo~output\, altera_reserved_tdo~output, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll\, u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m\, u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, de10_vga_ball, 1
instance = comp, \HPS_DDR3_RZQ~input\, HPS_DDR3_RZQ~input, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0\, u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0, de10_vga_ball, 1
instance = comp, \HPS_DDR3_DM[2]~_s2p_logic_blk\, HPS_DDR3_DM[2]~_s2p_logic_blk, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, de10_vga_ball, 1
instance = comp, \HPS_DDR3_DM[0]~_s2p_logic_blk\, HPS_DDR3_DM[0]~_s2p_logic_blk, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0], de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, de10_vga_ball, 1
instance = comp, \HPS_ENET_RX_CLK~input\, HPS_ENET_RX_CLK~input, de10_vga_ball, 1
instance = comp, \HPS_ENET_RX_DV~input\, HPS_ENET_RX_DV~input, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input\, u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input, de10_vga_ball, 1
instance = comp, \HPS_ENET_RX_DATA[0]~input\, HPS_ENET_RX_DATA[0]~input, de10_vga_ball, 1
instance = comp, \HPS_ENET_RX_DATA[1]~input\, HPS_ENET_RX_DATA[1]~input, de10_vga_ball, 1
instance = comp, \HPS_ENET_RX_DATA[2]~input\, HPS_ENET_RX_DATA[2]~input, de10_vga_ball, 1
instance = comp, \HPS_ENET_RX_DATA[3]~input\, HPS_ENET_RX_DATA[3]~input, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|emac1_inst\, u0|hps_0|hps_io|border|emac1_inst, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|sdio_inst\, u0|hps_0|hps_io|border|sdio_inst, de10_vga_ball, 1
instance = comp, \HPS_USB_CLKOUT~input\, HPS_USB_CLKOUT~input, de10_vga_ball, 1
instance = comp, \HPS_USB_DIR~input\, HPS_USB_DIR~input, de10_vga_ball, 1
instance = comp, \HPS_USB_NXT~input\, HPS_USB_NXT~input, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|usb1_inst\, u0|hps_0|hps_io|border|usb1_inst, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|gpio_inst\, u0|hps_0|hps_io|border|gpio_inst, de10_vga_ball, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, de10_vga_ball, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_translator|waitrequest_reset_override~feeder\, u0|mm_interconnect_0|button_down_s1_translator|waitrequest_reset_override~feeder, de10_vga_ball, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, de10_vga_ball, 1
instance = comp, \u0|hps_0|fpga_interfaces|clocks_resets\, u0|hps_0|fpga_interfaces|clocks_resets, de10_vga_ball, 1
instance = comp, \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0\, u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0, de10_vga_ball, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], de10_vga_ball, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, de10_vga_ball, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], de10_vga_ball, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, de10_vga_ball, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_translator|waitrequest_reset_override\, u0|mm_interconnect_0|button_down_s1_translator|waitrequest_reset_override, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|WideOr1\, u0|mm_interconnect_0|cmd_mux_002|WideOr1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|local_write\, u0|mm_interconnect_0|hex1_s1_agent|local_write, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][82], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][83], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][84], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][85], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][86], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][87]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][87], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem_used[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][19]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][19], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][99]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][99], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|clk_25~0\, u0|de10_vga_raster_sprites_0|clk_25~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|clk_25\, u0|de10_vga_raster_sprites_0|clk_25, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][53]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][53], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|p1_ready~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|p1_ready~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~feeder\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|read~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem_used[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem_used[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[1]~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|source_addr[1]~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|source_addr[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src1_valid~0\, u0|mm_interconnect_0|rsp_demux|src1_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~41\, u0|mm_interconnect_0|rsp_mux_001|src_payload~41, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~45\, u0|mm_interconnect_0|rsp_mux_001|src_payload~45, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~46\, u0|mm_interconnect_0|rsp_mux_001|src_payload~46, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~47\, u0|mm_interconnect_0|rsp_mux_001|src_payload~47, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~feeder\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|rp_valid\, u0|mm_interconnect_0|hex0_s1_agent|rp_valid, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload[0]\, u0|mm_interconnect_0|cmd_mux_001|src_payload[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_001|packet_in_progress, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|update_grant~0\, u0|mm_interconnect_0|cmd_mux_001|update_grant~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE\, u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_valid~1\, u0|mm_interconnect_0|cmd_mux_001|src_valid~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0, de10_vga_ball, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, de10_vga_ball, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], de10_vga_ball, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], de10_vga_ball, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~feeder\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|cp_ready~0\, u0|mm_interconnect_0|button_down_s1_agent|cp_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_005|saved_grant[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|button_left_s1_agent_rdata_fifo|mem_used[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|button_left_s1_agent_rdata_fifo|mem_used[1]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|button_left_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|button_left_s1_agent_rdata_fifo|mem_used[0]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|button_left_s1_agent_rdata_fifo|mem_used[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|button_right_s1_agent_rdata_fifo|mem_used[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|button_right_s1_agent_rdata_fifo|mem_used[1]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|button_right_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|button_right_s1_agent_rdata_fifo|mem_used[0]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|button_right_s1_agent_rdata_fifo|mem_used[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem_used[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][98]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][99]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~feeder\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~2\, u0|mm_interconnect_0|router_001|Equal0~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Equal0~3\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Equal0~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_data[90]~0\, u0|mm_interconnect_0|router_001|src_data[90]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Equal0~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Equal0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel~0\, u0|mm_interconnect_0|router_001|src_channel~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[2]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Equal0~2\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Equal0~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_data[91]~1\, u0|mm_interconnect_0|router_001|src_data[91]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[1]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Equal0~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Equal0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[8]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[8], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_valid~0\, u0|mm_interconnect_0|cmd_mux_008|src_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|saved_grant[1]~DUPLICATE\, u0|mm_interconnect_0|cmd_mux_008|saved_grant[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_valid~1\, u0|mm_interconnect_0|cmd_mux_008|src_valid~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_008|packet_in_progress~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_008|packet_in_progress, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|saved_grant[1]~0\, u0|mm_interconnect_0|cmd_mux_008|saved_grant[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_008|saved_grant[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~0\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~3\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][60]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][60], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~7\, u0|mm_interconnect_0|router|Equal5~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~feeder\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal4~0\, u0|mm_interconnect_0|router_001|Equal4~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[4]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|last_cycle~0\, u0|mm_interconnect_0|cmd_mux_004|last_cycle~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_valid~0\, u0|mm_interconnect_0|cmd_mux_004|src_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|button_up_s1_translator|wait_latency_counter~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|button_up_s1_translator|wait_latency_counter[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_translator|wait_latency_counter~0\, u0|mm_interconnect_0|button_up_s1_translator|wait_latency_counter~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|button_up_s1_translator|wait_latency_counter[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|cp_ready~0\, u0|mm_interconnect_0|button_up_s1_agent|cp_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|cp_ready~1\, u0|mm_interconnect_0|button_up_s1_agent|cp_ready~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_004|packet_in_progress, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[1]~0\, u0|mm_interconnect_0|cmd_mux_004|saved_grant[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[1]~1\, u0|mm_interconnect_0|cmd_mux_004|saved_grant[1]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_004|saved_grant[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][103]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~16\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~16, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][103]~feeder\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][103]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem_used[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][68], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][68], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_busy~feeder\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_busy~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|always0~0\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|always0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_busy, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][65]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][65], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~5\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][65]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][65], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][66]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][66], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~4\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][69]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][69], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][69]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][69], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][67]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][67], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~3\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][67]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][67], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|last_packet_beat~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][66]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][66], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|Add1~1\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|Add1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|Add0~2\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|Add0~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|Add0~1\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|Add0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|Add1~0\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|Add1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|Add0~0\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|Add0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|last_packet_beat~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter[7]\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter[7], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|burst_uncompress_byte_counter[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|last_packet_beat~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][60]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][60], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][57]~feeder\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][57]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][57]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][57], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent|uncompressor|last_packet_beat~3\, u0|mm_interconnect_0|button_up_s1_agent|uncompressor|last_packet_beat~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem_used[0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem_used[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|always0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][103]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~18\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~18, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][105], de10_vga_ball, 1
instance = comp, \u0|hps_0|fpga_interfaces|hps2fpga_light_weight\, u0|hps_0|fpga_interfaces|hps2fpga_light_weight, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[105]\, u0|mm_interconnect_0|cmd_mux_001|src_data[105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~19\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~19, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][60]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][60], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][57]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][57], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][69]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][69], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~3\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][69]~feeder\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][69]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][69]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][69], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][67]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][67], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~5\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][67]~feeder\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][67]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][67]~DUPLICATE\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][67]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][66]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][66], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~6\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][66]~feeder\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][66]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][66]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][66], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][65]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][65], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~7\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][65]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][65], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][68], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~4\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][68]~feeder\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][68]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][68], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|Add1~0\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|Add1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][67]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][67], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|Add0~2\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|Add0~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|Add0~1\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|Add0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|Add1~1\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|Add1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|Add0~0\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|Add0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter[7]\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter[7], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|last_packet_beat~3\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|last_packet_beat~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_busy~feeder\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_busy~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_busy, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|burst_uncompress_byte_counter[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|last_packet_beat~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|last_packet_beat~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_0|hex0_s1_agent|uncompressor|last_packet_beat~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|always0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~18\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~18, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem_used[0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem_used[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|always0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[105]~56\, u0|mm_interconnect_0|rsp_mux_001|src_data[105]~56, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[105]\, u0|mm_interconnect_0|cmd_mux_003|src_data[105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_valid~1\, u0|mm_interconnect_0|cmd_mux_003|src_valid~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[34]\, u0|mm_interconnect_0|cmd_mux_003|src_data[34], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[32]\, u0|mm_interconnect_0|cmd_mux_003|src_data[32], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[33]\, u0|mm_interconnect_0|cmd_mux_003|src_data[33], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[78]\, u0|mm_interconnect_0|cmd_mux_003|src_data[78], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[79]\, u0|mm_interconnect_0|cmd_mux_003|src_data[79], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[35]\, u0|mm_interconnect_0|cmd_mux_003|src_data[35], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|WideOr0~0\, u0|mm_interconnect_0|hex2_s1_agent|WideOr0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|local_write\, u0|mm_interconnect_0|hex2_s1_agent|local_write, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|write~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload[0]\, u0|mm_interconnect_0|cmd_mux_003|src_payload[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6]~DUPLICATE\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~4\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~19\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~19, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][69]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][69], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~3\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][69]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][69], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][66]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][66], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~6\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][66]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][66], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][65]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][65], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~7\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][65]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][65], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][67]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][67], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~5\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][67]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][67], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][68], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~4\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][68], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|Add1~0\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|Add1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|Add0~2\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|Add0~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|Add0~1\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|Add0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|Add1~1\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|Add1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|last_packet_beat~3\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|last_packet_beat~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|Add0~0\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|Add0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter[7]\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter[7], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_busy, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|burst_uncompress_byte_counter[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|last_packet_beat~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|comb~0\, u0|mm_interconnect_0|hex2_s1_agent|comb~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|last_packet_beat~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_0|hex2_s1_agent|uncompressor|last_packet_beat~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|write~1\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|write~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|rp_valid\, u0|mm_interconnect_0|hex2_s1_agent|rp_valid, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|always0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[105]\, u0|mm_interconnect_0|cmd_mux_002|src_data[105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~19\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~19, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal6~0\, u0|mm_interconnect_0|router_001|Equal6~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[2]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_valid~0\, u0|mm_interconnect_0|cmd_mux_002|src_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~0\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~1\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~2\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~6\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~7\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload[0]\, u0|mm_interconnect_0|cmd_mux_002|src_payload[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][66]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][66], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~6\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][66]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][66], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][65]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][65], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~7\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][65]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][65], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_busy, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][67]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][67], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~5\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][67]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][67], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|Add0~2\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|Add0~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][69]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][69], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~3\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][69]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][69], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][68], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~4\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][68], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|Add1~0\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|Add1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|Add1~1\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|Add1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|Add0~1\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|Add0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|Add0~0\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|Add0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|last_packet_beat~3\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|last_packet_beat~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter[7]\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter[7], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|burst_uncompress_byte_counter[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|last_packet_beat~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][57]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][57], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|last_packet_beat~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][118]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][118], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~20\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~20, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][118]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][118], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|read~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem_used[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem_used[1]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem_used[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem_used[0]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|comb~0\, u0|mm_interconnect_0|hex1_s1_agent|comb~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_0|hex1_s1_agent|uncompressor|last_packet_beat~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|rp_valid\, u0|mm_interconnect_0|hex1_s1_agent|rp_valid, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|always0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[105]~57\, u0|mm_interconnect_0|rsp_mux_001|src_data[105]~57, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]~feeder\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~18\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~18, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem_used[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|reset_switch_s1_agent_rdata_fifo|read~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem_used[0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem_used[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|always0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]~feeder\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~18\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~18, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|button_right_s1_agent_rdata_fifo|read~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|always0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~0\, u0|mm_interconnect_0|router_001|Equal2~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[6]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_valid~0\, u0|mm_interconnect_0|cmd_mux_006|src_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_006|saved_grant[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_valid~1\, u0|mm_interconnect_0|cmd_mux_006|src_valid~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~1\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~2\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~3\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~feeder\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|cp_ready~1\, u0|mm_interconnect_0|button_left_s1_agent|cp_ready~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_006|packet_in_progress, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[1]~0\, u0|mm_interconnect_0|cmd_mux_006|saved_grant[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[1]~DUPLICATE\, u0|mm_interconnect_0|cmd_mux_006|saved_grant[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~18\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~18, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][105]~feeder\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][105]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem_used[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|button_left_s1_agent_rdata_fifo|read~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem_used[0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem_used[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|always0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[105]~55\, u0|mm_interconnect_0|rsp_mux_001|src_data[105]~55, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[105]~58\, u0|mm_interconnect_0|rsp_mux_001|src_data[105]~58, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[105]\, u0|mm_interconnect_0|rsp_mux_001|src_data[105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]~feeder\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][104]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~17\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][104]~feeder\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][104]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][104]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][104]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]~feeder\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~17\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][104]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]~feeder\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][104]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~17\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][104]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[104]~51\, u0|mm_interconnect_0|rsp_mux_001|src_data[104]~51, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[104]\, u0|mm_interconnect_0|cmd_mux_001|src_data[104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][104]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~18\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~18, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][104]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][104]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]~feeder\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~17\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][104]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][104]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~17\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][104]~feeder\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][104]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][104]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[104]~52\, u0|mm_interconnect_0|rsp_mux_001|src_data[104]~52, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[104]\, u0|mm_interconnect_0|cmd_mux_003|src_data[104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][104]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~18\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~18, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][104]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][104]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[104]\, u0|mm_interconnect_0|cmd_mux_002|src_data[104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~18\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~18, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][104]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[104]~53\, u0|mm_interconnect_0|rsp_mux_001|src_data[104]~53, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[104]~54\, u0|mm_interconnect_0|rsp_mux_001|src_data[104]~54, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[104]\, u0|mm_interconnect_0|rsp_mux_001|src_data[104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[103]\, u0|mm_interconnect_0|cmd_mux_001|src_data[103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][103]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~17\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][103]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][103]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]~feeder\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~16\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~16, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][103]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[103]~48\, u0|mm_interconnect_0|rsp_mux_001|src_data[103]~48, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]~feeder\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][103]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~16\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~16, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][103]~feeder\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][103]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][103]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]~feeder\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][103]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~16\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~16, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][103]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[103]~47\, u0|mm_interconnect_0|rsp_mux_001|src_data[103]~47, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][103]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[103]\, u0|mm_interconnect_0|cmd_mux_002|src_data[103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~17\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][103]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[103]\, u0|mm_interconnect_0|cmd_mux_003|src_data[103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][103]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~17\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][103]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[103]~49\, u0|mm_interconnect_0|rsp_mux_001|src_data[103]~49, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][103]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]~feeder\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~16\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~16, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][103]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[103]~50\, u0|mm_interconnect_0|rsp_mux_001|src_data[103]~50, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[103]\, u0|mm_interconnect_0|rsp_mux_001|src_data[103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|write~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|write~1\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|write~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|button_up_s1_translator|read_latency_shift_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|button_up_s1_agent_rdata_fifo|mem_used[1]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|button_up_s1_agent_rdata_fifo|mem_used[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|button_up_s1_agent_rdata_fifo|mem_used[0]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|button_up_s1_agent_rdata_fifo|mem_used[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rdata_fifo|empty\, u0|mm_interconnect_0|button_up_s1_agent_rdata_fifo|empty, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem_used[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][102]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~15\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~15, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][102]~feeder\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][102]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][102]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][102]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[102]\, u0|mm_interconnect_0|cmd_mux_001|src_data[102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~16\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~16, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][102]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][102]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102]~feeder\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~15\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~15, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][102]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[102]~44\, u0|mm_interconnect_0|rsp_mux_001|src_data[102]~44, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][102]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[102]\, u0|mm_interconnect_0|cmd_mux_003|src_data[102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~16\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~16, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][102]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[102]\, u0|mm_interconnect_0|cmd_mux_002|src_data[102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][102]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~16\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~16, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][102]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[102]~45\, u0|mm_interconnect_0|rsp_mux_001|src_data[102]~45, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][102]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~15\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~15, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][102]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][102]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~15\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~15, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][102]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][102]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~15\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~15, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][102]~feeder\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][102]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][102]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[102]~43\, u0|mm_interconnect_0|rsp_mux_001|src_data[102]~43, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[102]~46\, u0|mm_interconnect_0|rsp_mux_001|src_data[102]~46, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[102]\, u0|mm_interconnect_0|rsp_mux_001|src_data[102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][119]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][119], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][119]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][119], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~0\, u0|mm_interconnect_0|rsp_mux_001|src_payload~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~0\, u0|mm_interconnect_0|rsp_mux|WideOr1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][119]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][119], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][119]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][119], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][119]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][119], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][119]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][119], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~2\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_valid~1\, u0|mm_interconnect_0|cmd_mux|src_valid~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|WideOr1\, u0|mm_interconnect_0|cmd_mux|WideOr1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|local_write\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|local_write, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[16]~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[16]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|wait_latency_counter[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|wait_latency_counter[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|m0_read\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|m0_read, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|wait_latency_counter~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|wait_latency_counter~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|wait_latency_counter[1]~DUPLICATE\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|wait_latency_counter[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|cp_ready~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|cp_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|cp_ready~2\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|cp_ready~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Decoder0~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Decoder0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Decoder0~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Decoder0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|count~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|count~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|count[0]~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|count[0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|count[0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|count[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|use_reg~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|use_reg~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|use_reg\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|use_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[65]\, u0|mm_interconnect_0|cmd_mux|src_data[65], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[46]~2\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[46]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[67]~18\, u0|mm_interconnect_0|cmd_mux|src_data[67]~18, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[67]\, u0|mm_interconnect_0|cmd_mux|src_data[67], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[50]~39\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[50]~39, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[50]~8\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[50]~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[50]~13\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[50]~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[50]~12\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[50]~12, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add2~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add2~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[2]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~3\, u0|mm_interconnect_0|cmd_mux|src_payload~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~2\, u0|mm_interconnect_0|cmd_mux|src_payload~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~1\, u0|mm_interconnect_0|cmd_mux|src_payload~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~0\, u0|mm_interconnect_0|cmd_mux|src_payload~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[47]~35\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[47]~35, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[66]~19\, u0|mm_interconnect_0|cmd_mux|src_data[66]~19, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[66]\, u0|mm_interconnect_0|cmd_mux|src_data[66], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[68]\, u0|mm_interconnect_0|cmd_mux|src_data[68], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add2~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add2~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[3]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[48]~3\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[48]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add2~4\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add2~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[5]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[50]~11\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[50]~11, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[50]~14\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[50]~14, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[51]~7\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[51]~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[51]~9\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[51]~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add2~3\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add2~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[51]~10\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[51]~10, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|WideOr0~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|WideOr0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|cp_ready~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|cp_ready~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~DUPLICATE\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|cp_ready~3\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|cp_ready~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~4\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~1\, u0|mm_interconnect_0|cmd_demux|sink_ready~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~2\, u0|mm_interconnect_0|cmd_demux|sink_ready~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~4\, u0|mm_interconnect_0|cmd_demux|sink_ready~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|in_ready~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|in_ready~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~5\, u0|mm_interconnect_0|cmd_demux|sink_ready~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0\, u0|mm_interconnect_0|cmd_demux|WideOr0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~2\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router|src_data[91]~1\, u0|mm_interconnect_0|router|src_data[91]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[1]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router|src_data[90]~0\, u0|mm_interconnect_0|router|src_data[90]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[2]~feeder\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[2]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[2]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_sink_ready~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|cmd_sink_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[3]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src3_valid~0\, u0|mm_interconnect_0|cmd_demux|src3_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src3_valid~0\, u0|mm_interconnect_0|cmd_demux_001|src3_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~2\, u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|update_grant~0\, u0|mm_interconnect_0|cmd_mux_003|update_grant~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_003|packet_in_progress, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~0\, u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_003|saved_grant[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][57]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][57], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][59]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][59], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][59]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][59], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|WideOr0~0\, u0|mm_interconnect_0|rsp_demux_003|WideOr0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|read~0\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|read~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|m0_write\, u0|mm_interconnect_0|hex2_s1_agent|m0_write, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[1]~0\, u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[1]~DUPLICATE\, u0|mm_interconnect_0|hex2_s1_translator|wait_latency_counter[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|hex2_s1_translator|read_latency_shift_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|read~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem_used[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem_used[1]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem_used[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem_used[0]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0\, u0|mm_interconnect_0|rsp_demux_003|src1_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][101]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[101]\, u0|mm_interconnect_0|cmd_mux_002|src_data[101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~15\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~15, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][101]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[101]\, u0|mm_interconnect_0|cmd_mux_003|src_data[101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][101]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~15\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~15, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][101]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[101]~41\, u0|mm_interconnect_0|rsp_mux_001|src_data[101]~41, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][101]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]~feeder\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~14\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~14, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][101]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][101]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~14\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~14, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][101]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[101]~39\, u0|mm_interconnect_0|rsp_mux_001|src_data[101]~39, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][101]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]~feeder\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~14\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~14, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][101]~feeder\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][101]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][101]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][101]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[101]\, u0|mm_interconnect_0|cmd_mux_001|src_data[101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~15\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~15, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][101]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][101]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]~feeder\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~14\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~14, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][101]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[101]~40\, u0|mm_interconnect_0|rsp_mux_001|src_data[101]~40, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][101]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]~feeder\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~14\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~14, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][101]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[101]~42\, u0|mm_interconnect_0|rsp_mux_001|src_data[101]~42, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[101]\, u0|mm_interconnect_0|rsp_mux_001|src_data[101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~3\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~2\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|reset_switch_s1_translator|wait_latency_counter[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|reset_switch_s1_translator|wait_latency_counter~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_translator|wait_latency_counter[0]~DUPLICATE\, u0|mm_interconnect_0|reset_switch_s1_translator|wait_latency_counter[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_translator|wait_latency_counter~0\, u0|mm_interconnect_0|reset_switch_s1_translator|wait_latency_counter~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|reset_switch_s1_translator|wait_latency_counter[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|cp_ready~1\, u0|mm_interconnect_0|reset_switch_s1_agent|cp_ready~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|cp_ready~0\, u0|mm_interconnect_0|reset_switch_s1_agent|cp_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~1\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~4\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][65]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][65], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~6\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][65]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][65], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_busy~feeder\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_busy~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|always0~0\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|always0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_busy, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][69]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][69], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][69]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][69], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][66]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][66], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~5\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][66]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][66], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][68], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~3\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][68]~DUPLICATE\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][68]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][67]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][67], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~4\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][67]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][67], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|Add1~0\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|Add1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|last_packet_beat~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|Add0~2\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|Add0~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|Add0~1\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|Add0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][68], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|Add1~1\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|Add1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|Add0~0\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|Add0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter[7]\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter[7], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|burst_uncompress_byte_counter[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|last_packet_beat~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|last_packet_beat~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][60]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][60], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][57]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][57], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|last_packet_beat~3\, u0|mm_interconnect_0|reset_switch_s1_agent|uncompressor|last_packet_beat~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem_used[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|write~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|write~1\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|write~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|reset_switch_s1_translator|read_latency_shift_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|reset_switch_s1_agent_rdata_fifo|mem_used[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|reset_switch_s1_agent_rdata_fifo|mem_used[1]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|reset_switch_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|reset_switch_s1_agent_rdata_fifo|mem_used[0]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|reset_switch_s1_agent_rdata_fifo|mem_used[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rdata_fifo|empty\, u0|mm_interconnect_0|reset_switch_s1_agent_rdata_fifo|empty, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]~feeder\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][100]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~13\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][100]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][100]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~13\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][100]~feeder\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][100]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][100]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[100]~35\, u0|mm_interconnect_0|rsp_mux_001|src_data[100]~35, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]~feeder\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][100]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~13\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][100]~feeder\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][100]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][100]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][100]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[100]\, u0|mm_interconnect_0|cmd_mux_001|src_data[100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~14\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~14, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][100]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][100]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~13\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][100]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[100]~36\, u0|mm_interconnect_0|rsp_mux_001|src_data[100]~36, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][100]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~13\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][100]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][100]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[100]\, u0|mm_interconnect_0|cmd_mux_003|src_data[100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~14\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~14, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][100]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][100]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[100]\, u0|mm_interconnect_0|cmd_mux_002|src_data[100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~14\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~14, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][100]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[100]~37\, u0|mm_interconnect_0|rsp_mux_001|src_data[100]~37, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[100]~38\, u0|mm_interconnect_0|rsp_mux_001|src_data[100]~38, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[100]\, u0|mm_interconnect_0|rsp_mux_001|src_data[100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~12\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~12, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][99]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]~feeder\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][99]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~12\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~12, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][99]~feeder\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][99]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][99]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[99]~31\, u0|mm_interconnect_0|rsp_mux_001|src_data[99]~31, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[99]\, u0|mm_interconnect_0|cmd_mux_003|src_data[99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][99]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~13\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][99]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[99]~33\, u0|mm_interconnect_0|rsp_mux_001|src_data[99]~33, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][99]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]~feeder\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~12\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~12, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][99]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][99]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~12\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~12, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][99]~feeder\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][99]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][99]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][99]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[99]\, u0|mm_interconnect_0|cmd_mux_001|src_data[99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~13\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][99]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][99]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~12\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~12, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][99]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[99]~32\, u0|mm_interconnect_0|rsp_mux_001|src_data[99]~32, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[99]~34\, u0|mm_interconnect_0|rsp_mux_001|src_data[99]~34, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][81]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][81], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[99]\, u0|mm_interconnect_0|cmd_mux|src_data[99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[81]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[81], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~21\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~21, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][81]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][81], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[99]\, u0|mm_interconnect_0|rsp_mux_001|src_data[99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~11\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~11, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][98]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]~feeder\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][98]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~11\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~11, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][98]~feeder\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][98]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][98]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[98]~27\, u0|mm_interconnect_0|rsp_mux_001|src_data[98]~27, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]~feeder\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][98]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~11\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~11, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][98]~feeder\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][98]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][98]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][98]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[98]\, u0|mm_interconnect_0|cmd_mux_001|src_data[98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~12\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~12, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][98]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]~feeder\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][98]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~11\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~11, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][98]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[98]~28\, u0|mm_interconnect_0|rsp_mux_001|src_data[98]~28, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][98]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]~feeder\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~11\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~11, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][98]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][98]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[98]\, u0|mm_interconnect_0|cmd_mux_003|src_data[98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~12\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~12, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][98]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][98]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[98]\, u0|mm_interconnect_0|cmd_mux_002|src_data[98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~12\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~12, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][98]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[98]~29\, u0|mm_interconnect_0|rsp_mux_001|src_data[98]~29, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[98]~30\, u0|mm_interconnect_0|rsp_mux_001|src_data[98]~30, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][80]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][80], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[98]\, u0|mm_interconnect_0|cmd_mux|src_data[98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[80]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[80], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~20\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~20, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][80]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][80], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[98]\, u0|mm_interconnect_0|rsp_mux_001|src_data[98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~1\, u0|mm_interconnect_0|router_001|Equal0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal5~0\, u0|mm_interconnect_0|router_001|Equal5~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[3]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_valid~0\, u0|mm_interconnect_0|cmd_mux_003|src_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|cp_ready~1\, u0|mm_interconnect_0|hex2_s1_agent|cp_ready~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent|cp_ready~0\, u0|mm_interconnect_0|hex2_s1_agent|cp_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|sink_ready~1\, u0|mm_interconnect_0|cmd_demux_001|sink_ready~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|sink_ready~0\, u0|mm_interconnect_0|cmd_demux_001|sink_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0\, u0|mm_interconnect_0|cmd_demux_001|WideOr0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|button_right_s1_translator|wait_latency_counter[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|button_right_s1_translator|wait_latency_counter~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_translator|wait_latency_counter[0]~DUPLICATE\, u0|mm_interconnect_0|button_right_s1_translator|wait_latency_counter[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|button_right_s1_translator|wait_latency_counter[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_translator|wait_latency_counter~0\, u0|mm_interconnect_0|button_right_s1_translator|wait_latency_counter~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_translator|wait_latency_counter[1]~DUPLICATE\, u0|mm_interconnect_0|button_right_s1_translator|wait_latency_counter[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|cp_ready~0\, u0|mm_interconnect_0|button_right_s1_agent|cp_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|cp_ready~1\, u0|mm_interconnect_0|button_right_s1_agent|cp_ready~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~3\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|sink_ready~6\, u0|mm_interconnect_0|cmd_demux_001|sink_ready~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|sink_ready~8\, u0|mm_interconnect_0|cmd_demux_001|sink_ready~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|sink_ready~7\, u0|mm_interconnect_0|cmd_demux_001|sink_ready~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|sink_ready~5\, u0|mm_interconnect_0|cmd_demux_001|sink_ready~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~2\, u0|mm_interconnect_0|cmd_demux_001|WideOr0~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[7]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[7], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_007|saved_grant[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_valid~1\, u0|mm_interconnect_0|cmd_mux_007|src_valid~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][65]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][65], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~5\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][65]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][65], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|always0~0\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|always0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_busy, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][66]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][66], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~4\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][66]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][66], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|Add0~2\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|Add0~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][67]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][67], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~3\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][67]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][67], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|Add0~1\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|Add0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][68], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][68], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|Add1~1\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|Add1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][69]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][69], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][69]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][69], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|Add1~0\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|Add1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|Add0~0\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|Add0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|last_packet_beat~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter[7]\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter[7], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|burst_uncompress_byte_counter[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|last_packet_beat~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][60]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][60], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][57]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][57], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|last_packet_beat~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent|uncompressor|last_packet_beat~3\, u0|mm_interconnect_0|button_right_s1_agent|uncompressor|last_packet_beat~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem_used[0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem_used[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem_used[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~10\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~10, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][97]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~10\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~10, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][97]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[97]~23\, u0|mm_interconnect_0|rsp_mux_001|src_data[97]~23, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[97]\, u0|mm_interconnect_0|cmd_mux_003|src_data[97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~11\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~11, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][97]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[97]\, u0|mm_interconnect_0|cmd_mux_002|src_data[97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~11\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~11, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][97]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[97]~25\, u0|mm_interconnect_0|rsp_mux_001|src_data[97]~25, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~10\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~10, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][97]~feeder\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][97]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][97]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[97]\, u0|mm_interconnect_0|cmd_mux_001|src_data[97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~11\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~11, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][97]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~10\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~10, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][97]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[97]~24\, u0|mm_interconnect_0|rsp_mux_001|src_data[97]~24, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~10\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~10, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][97]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[97]~26\, u0|mm_interconnect_0|rsp_mux_001|src_data[97]~26, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][79]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][79], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[97]\, u0|mm_interconnect_0|cmd_mux|src_data[97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[79]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[79], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~19\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~19, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][79]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][79], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[97]\, u0|mm_interconnect_0|rsp_mux_001|src_data[97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~1\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~1\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_005|packet_in_progress, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal3~0\, u0|mm_interconnect_0|router_001|Equal3~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[5]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[1]~0\, u0|mm_interconnect_0|cmd_mux_005|saved_grant[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[1]~1\, u0|mm_interconnect_0|cmd_mux_005|saved_grant[1]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[1]~DUPLICATE\, u0|mm_interconnect_0|cmd_mux_005|saved_grant[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|last_cycle~0\, u0|mm_interconnect_0|cmd_mux_005|last_cycle~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_valid~0\, u0|mm_interconnect_0|cmd_mux_005|src_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|cp_ready~1\, u0|mm_interconnect_0|button_down_s1_agent|cp_ready~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][60]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][60], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][57]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][57], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][65]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][65], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~6\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][65]~feeder\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][65]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][65]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][65], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][67]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][67], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~4\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][67]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][67], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][66]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][66], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~5\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][66]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][66], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][68], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~3\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][68]~feeder\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][68]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][68], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|Add1~0\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|Add1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|always0~0\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|always0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_busy, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][69]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][69], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][69]~feeder\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][69]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][69]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][69], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|Add0~2\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|Add0~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][68]~DUPLICATE\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][68]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|Add1~1\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|Add1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|Add0~1\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|Add0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|Add0~0\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|Add0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter[7]\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter[7], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|last_packet_beat~3\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|last_packet_beat~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|burst_uncompress_byte_counter[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|last_packet_beat~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|last_packet_beat~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_0|button_down_s1_agent|uncompressor|last_packet_beat~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem_used[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem_used[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|write~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|button_down_s1_translator|wait_latency_counter~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|button_down_s1_translator|wait_latency_counter[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_translator|wait_latency_counter~0\, u0|mm_interconnect_0|button_down_s1_translator|wait_latency_counter~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|button_down_s1_translator|wait_latency_counter[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|write~1\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|write~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|button_down_s1_translator|read_latency_shift_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|button_down_s1_agent_rdata_fifo|mem_used[1]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|button_down_s1_agent_rdata_fifo|mem_used[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|button_down_s1_agent_rdata_fifo|mem_used[0]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|button_down_s1_agent_rdata_fifo|mem_used[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rdata_fifo|empty\, u0|mm_interconnect_0|button_down_s1_agent_rdata_fifo|empty, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][96]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]~feeder\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~9\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][96]~feeder\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][96]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][96]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]~feeder\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][96]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~9\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][96]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][96]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[96]\, u0|mm_interconnect_0|cmd_mux_001|src_data[96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~10\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~10, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][96]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[96]~20\, u0|mm_interconnect_0|rsp_mux_001|src_data[96]~20, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][96]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~9\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][96]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][96]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~9\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][96]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[96]~19\, u0|mm_interconnect_0|rsp_mux_001|src_data[96]~19, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][96]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[96]\, u0|mm_interconnect_0|cmd_mux_003|src_data[96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~10\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~10, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][96]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][96]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[96]\, u0|mm_interconnect_0|cmd_mux_002|src_data[96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~10\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~10, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][96]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[96]~21\, u0|mm_interconnect_0|rsp_mux_001|src_data[96]~21, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][96]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]~feeder\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~9\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][96]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[96]~22\, u0|mm_interconnect_0|rsp_mux_001|src_data[96]~22, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[96]\, u0|mm_interconnect_0|rsp_mux_001|src_data[96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~6\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~8\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~0\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~4\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|write~1\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|write~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][59]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][59], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][59]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][59], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|WideOr0~0\, u0|mm_interconnect_0|rsp_demux_001|WideOr0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|read~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem_used[1]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem_used[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem_used[0]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem_used[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|comb~0\, u0|mm_interconnect_0|hex0_s1_agent|comb~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|read~0\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|read~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[95]\, u0|mm_interconnect_0|cmd_mux_001|src_data[95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][95]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~9\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][95]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]~feeder\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][95]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~8\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][95]~feeder\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][95]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][95]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][95]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~8\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][95]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[95]~16\, u0|mm_interconnect_0|rsp_mux_001|src_data[95]~16, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][95]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~8\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][95]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][95]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]~feeder\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~8\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][95]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[95]~15\, u0|mm_interconnect_0|rsp_mux_001|src_data[95]~15, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][95]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[95]\, u0|mm_interconnect_0|cmd_mux_003|src_data[95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~9\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][95]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[95]\, u0|mm_interconnect_0|cmd_mux_002|src_data[95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][95]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~9\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][95]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[95]~17\, u0|mm_interconnect_0|rsp_mux_001|src_data[95]~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][95]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~8\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][95]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[95]~18\, u0|mm_interconnect_0|rsp_mux_001|src_data[95]~18, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][77], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[95]\, u0|mm_interconnect_0|cmd_mux|src_data[95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[77]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[77], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~17\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][77]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][77], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[95]\, u0|mm_interconnect_0|rsp_mux_001|src_data[95], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~0\, u0|mm_interconnect_0|router_001|Equal1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_007|packet_in_progress~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_007|packet_in_progress, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_valid~0\, u0|mm_interconnect_0|cmd_mux_007|src_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|saved_grant[1]~0\, u0|mm_interconnect_0|cmd_mux_007|saved_grant[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|saved_grant[1]~DUPLICATE\, u0|mm_interconnect_0|cmd_mux_007|saved_grant[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|write~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|write~1\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|write~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|button_right_s1_translator|read_latency_shift_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][94]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~7\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][94]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]~feeder\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][94]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~7\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][94]~feeder\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][94]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][94]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[94]~11\, u0|mm_interconnect_0|rsp_mux_001|src_data[94]~11, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][94]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[94]\, u0|mm_interconnect_0|cmd_mux_001|src_data[94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~8\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][94]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][94]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~7\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][94]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][94]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]~feeder\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~7\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][94]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[94]~12\, u0|mm_interconnect_0|rsp_mux_001|src_data[94]~12, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][94]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~7\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][94]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[94]\, u0|mm_interconnect_0|cmd_mux_003|src_data[94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][94]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~8\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][94]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[94]\, u0|mm_interconnect_0|cmd_mux_002|src_data[94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][94]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~8\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][94]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[94]~13\, u0|mm_interconnect_0|rsp_mux_001|src_data[94]~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[94]~14\, u0|mm_interconnect_0|rsp_mux_001|src_data[94]~14, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][76], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[94]\, u0|mm_interconnect_0|cmd_mux|src_data[94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~16\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~16, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][76], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[94]\, u0|mm_interconnect_0|rsp_mux_001|src_data[94], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~5\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~7\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~25\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~25, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~17\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~5\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~6\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~7\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~25\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~25, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~17\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[72]\, u0|mm_interconnect_0|cmd_mux|src_data[72], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~18\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~18, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Decoder0~4\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Decoder0~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[2]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1]~DUPLICATE\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~69\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~69, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~15\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~15, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~21\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~21, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]~DUPLICATE\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~57\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~57, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~14\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~14, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~65\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~65, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[38]\, u0|mm_interconnect_0|cmd_mux|src_data[38], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Decoder0~3\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Decoder0~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|LessThan3~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|LessThan3~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Decoder0~6\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Decoder0~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[36]\, u0|mm_interconnect_0|cmd_mux|src_data[36], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~65\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~65, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[18]~34\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[18]~34, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~53\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~53, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[2]~DUPLICATE\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[2]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~13\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~17\, u0|mm_interconnect_0|cmd_mux|src_payload~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~22\, u0|mm_interconnect_0|cmd_mux|src_payload~22, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~2\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~3\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[70]\, u0|mm_interconnect_0|cmd_mux|src_data[70], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~23\, u0|mm_interconnect_0|cmd_mux|src_payload~23, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~65\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~65, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]~DUPLICATE\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~33\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~33, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|out_data[0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|out_data[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~16\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~16, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~feeder\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~18\, u0|mm_interconnect_0|cmd_mux|src_payload~18, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata[2]~24\, u0|de10_vga_raster_sprites_0|readdata[2]~24, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[6]~30\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[6]~30, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_y~6\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_y~6, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_y[6]~feeder\, u0|de10_vga_raster_sprites_0|player_sprite_y[6]~feeder, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal12~0\, u0|de10_vga_raster_sprites_0|Equal12~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~4\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~6\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~21\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~21, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[76]~13\, u0|mm_interconnect_0|cmd_mux|src_data[76]~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan15~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan15~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~61\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~61, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector16~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector16~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector15~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector15~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~21\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~21, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6]~feeder\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6]~DUPLICATE\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[6]~5\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[6]~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~25\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~25, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7]~feeder\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[7]~6\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[7]~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~33\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~33, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8]~DUPLICATE\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[8]~8\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[8]~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~41\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~41, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[9]~10\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[9]~10, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~53\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~53, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[10]~13\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[10]~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~49\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~49, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[11]~12\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[11]~12, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[11]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[11], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~10\, u0|mm_interconnect_0|cmd_mux|src_payload~10, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~11\, u0|mm_interconnect_0|cmd_mux|src_payload~11, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[46]\, u0|mm_interconnect_0|cmd_mux|src_data[46], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~13\, u0|mm_interconnect_0|cmd_mux|src_payload~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9]~DUPLICATE\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~12\, u0|mm_interconnect_0|cmd_mux|src_payload~12, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[44]\, u0|mm_interconnect_0|cmd_mux|src_data[44], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~14\, u0|mm_interconnect_0|cmd_mux|src_payload~14, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~5\, u0|mm_interconnect_0|cmd_mux|src_payload~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~4\, u0|mm_interconnect_0|cmd_mux|src_payload~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~19\, u0|mm_interconnect_0|cmd_mux|src_payload~19, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Decoder0~5\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Decoder0~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[39]\, u0|mm_interconnect_0|cmd_mux|src_data[39], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~61\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~61, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[3]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~57\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~57, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[4]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~5\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[5]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~9\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[6]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~49\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~49, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[7]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[7], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~45\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~45, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[8]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[8], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~41\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~41, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[9]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[9], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~37\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~37, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[10]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[10], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~33\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~33, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[11]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[11], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[29]~20\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[29]~20, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[76]~14\, u0|mm_interconnect_0|cmd_mux|src_data[76]~14, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~26\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~26, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~7\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[76]~5\, u0|mm_interconnect_0|cmd_mux|src_data[76]~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~21\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~21, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[76]~4\, u0|mm_interconnect_0|cmd_mux|src_data[76]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[10]~DUPLICATE\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[10]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[28]~21\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[28]~21, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~27\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~27, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~8\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~29\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~29, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[8]~DUPLICATE\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[8]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[26]~23\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[26]~23, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~10\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~10, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[27]~22\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[27]~22, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~28\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~28, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~9\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]~DUPLICATE\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~45\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~45, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[12]~11\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[12]~11, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[12]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[12], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~37\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~37, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[13]~9\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[13]~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[13]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[13], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[14]~3\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[14]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[14]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[14], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[50]\, u0|mm_interconnect_0|cmd_mux|src_data[50], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[14]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[14], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~9\, u0|mm_interconnect_0|cmd_mux|src_payload~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~8\, u0|mm_interconnect_0|cmd_mux|src_payload~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[48]\, u0|mm_interconnect_0|cmd_mux|src_data[48], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~29\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~29, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[12]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[12], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~25\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~25, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[13]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[13], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~21\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~21, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[14]~DUPLICATE\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[14]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[32]~17\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[32]~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~23\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~23, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~4\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[12]~DUPLICATE\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[12]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[30]~19\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[30]~19, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~25\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~25, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~6\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[31]~18\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[31]~18, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~24\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~24, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~5\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[13]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[13], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[14]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[14], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[16]~4\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[16]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[16]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[16], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[15]~2\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[15]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[15]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[15], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[16]~DUPLICATE\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[16]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[52]\, u0|mm_interconnect_0|cmd_mux|src_data[52], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~7\, u0|mm_interconnect_0|cmd_mux|src_payload~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~6\, u0|mm_interconnect_0|cmd_mux|src_payload~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~17\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[15]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[15], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~13\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add1~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[16]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[16], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[34]~15\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[34]~15, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16]~21\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16]~21, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16]~2\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[33]~16\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[33]~16, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]~DUPLICATE\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15]~22\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15]~22, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15]~3\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[15]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[15], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[16]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[16], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|mapE[0]~0\, u0|de10_vga_raster_sprites_0|mapE[0]~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal14~1\, u0|de10_vga_raster_sprites_0|Equal14~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal3~0\, u0|de10_vga_raster_sprites_0|Equal3~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_write~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_write~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_y[8]~0\, u0|de10_vga_raster_sprites_0|player_sprite_y[8]~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_y[6]\, u0|de10_vga_raster_sprites_0|player_sprite_y[6], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[0]~0\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[0]~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[0]~0\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[0]~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal0~3\, u0|de10_vga_raster_sprites_0|Equal0~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[0]~1\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[0]~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[6]\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[6], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal2~0\, u0|de10_vga_raster_sprites_0|Equal2~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[0]~0\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[0]~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[6]\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[6], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal8~0\, u0|de10_vga_raster_sprites_0|Equal8~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata[2]~19\, u0|de10_vga_raster_sprites_0|readdata[2]~19, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata[2]~20\, u0|de10_vga_raster_sprites_0|readdata[2]~20, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[0]~0\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[0]~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[0]~1\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[0]~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[6]\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[6], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[0]~0\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[0]~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[6]\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[6], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[0]~0\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[0]~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[6]\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[6], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata[2]~17\, u0|de10_vga_raster_sprites_0|readdata[2]~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata[2]~15\, u0|de10_vga_raster_sprites_0|readdata[2]~15, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[0]~0\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[0]~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[0]~1\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[0]~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[6]\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[6], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[0]~0\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[0]~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[6]\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[6], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[0]~0\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[0]~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[6]\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[6], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~49\, u0|de10_vga_raster_sprites_0|readdata~49, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~50\, u0|de10_vga_raster_sprites_0|readdata~50, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~51\, u0|de10_vga_raster_sprites_0|readdata~51, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_x~3\, u0|de10_vga_raster_sprites_0|player_sprite_x~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_x[7]~0\, u0|de10_vga_raster_sprites_0|player_sprite_x[7]~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_x[6]\, u0|de10_vga_raster_sprites_0|player_sprite_x[6], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata[2]~23\, u0|de10_vga_raster_sprites_0|readdata[2]~23, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[9]~0\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[9]~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[6]\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[6], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~4\, u0|de10_vga_raster_sprites_0|readdata~4, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[0]~1\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[0]~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[6]\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[6], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[0]~1\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[0]~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[0]~2\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[0]~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[6]\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[6], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[0]~0\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[0]~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[6]\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[6], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~48\, u0|de10_vga_raster_sprites_0|readdata~48, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~52\, u0|de10_vga_raster_sprites_0|readdata~52, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata[2]~26\, u0|de10_vga_raster_sprites_0|readdata[2]~26, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata[2]~27\, u0|de10_vga_raster_sprites_0|readdata[2]~27, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata[6]\, u0|de10_vga_raster_sprites_0|readdata[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[1][6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|out_valid~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|out_valid~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|always0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[0][6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~6\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~44\, u0|mm_interconnect_0|rsp_mux_001|src_payload~44, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[76]~12\, u0|mm_interconnect_0|cmd_mux|src_data[76]~12, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~20\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~20, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~61\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~61, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~2\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~30\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~30, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~11\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~11, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|mapE[0]~1\, u0|de10_vga_raster_sprites_0|mapE[0]~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal0~1\, u0|de10_vga_raster_sprites_0|Equal0~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal8~1\, u0|de10_vga_raster_sprites_0|Equal8~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[5]~29\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[5]~29, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[5]\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[5], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[5]\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[5], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[5]\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[5], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[5]\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[5], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[5]\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[5], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[5]\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[5], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[5]\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[5], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~44\, u0|de10_vga_raster_sprites_0|readdata~44, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~45\, u0|de10_vga_raster_sprites_0|readdata~45, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[5]~feeder\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[5]~feeder, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[5]\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[5], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~46\, u0|de10_vga_raster_sprites_0|readdata~46, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_y~5\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_y~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_y[5]\, u0|de10_vga_raster_sprites_0|player_sprite_y[5], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_x~2\, u0|de10_vga_raster_sprites_0|player_sprite_x~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_x[5]~DUPLICATE\, u0|de10_vga_raster_sprites_0|player_sprite_x[5]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[5]~DUPLICATE\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[5]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[5]\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[5], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[5]\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[5], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[5]\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[5], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~43\, u0|de10_vga_raster_sprites_0|readdata~43, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~47\, u0|de10_vga_raster_sprites_0|readdata~47, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata[5]\, u0|de10_vga_raster_sprites_0|readdata[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[5]~feeder\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[5]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[1][5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[0][5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~5\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~43\, u0|mm_interconnect_0|rsp_mux_001|src_payload~43, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[78]\, u0|mm_interconnect_0|cmd_mux|src_data[78], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Decoder0~2\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Decoder0~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|address_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[4]~28\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[4]~28, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_y~4\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_y~4, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_x[4]\, u0|de10_vga_raster_sprites_0|player_sprite_x[4], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[4]\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[4], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[4]\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[4], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[4]\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[4], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[4]\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[4], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[4]\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[4], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[4]\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[4], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[4]\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[4], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~39\, u0|de10_vga_raster_sprites_0|readdata~39, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[4]\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[4], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~40\, u0|de10_vga_raster_sprites_0|readdata~40, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~41\, u0|de10_vga_raster_sprites_0|readdata~41, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[4]\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[4], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[4]\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[4], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[4]\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[4], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[4]\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[4], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~38\, u0|de10_vga_raster_sprites_0|readdata~38, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_y[4]\, u0|de10_vga_raster_sprites_0|player_sprite_y[4], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~42\, u0|de10_vga_raster_sprites_0|readdata~42, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata[4]\, u0|de10_vga_raster_sprites_0|readdata[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[4]~feeder\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[4]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[1][4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[0][4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~4\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~42\, u0|mm_interconnect_0|rsp_mux_001|src_payload~42, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[2]~26\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[2]~26, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_y~2\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_y~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_y[2]\, u0|de10_vga_raster_sprites_0|player_sprite_y[2], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[2]\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[2], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[2]\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[2], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[2]\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[2], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~29\, u0|de10_vga_raster_sprites_0|readdata~29, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[2]\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[2], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[2]\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[2], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[2]\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[2], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~30\, u0|de10_vga_raster_sprites_0|readdata~30, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[2]\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[2], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[2]\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[2], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~31\, u0|de10_vga_raster_sprites_0|readdata~31, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_x~1\, u0|de10_vga_raster_sprites_0|player_sprite_x~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_x[2]~DUPLICATE\, u0|de10_vga_raster_sprites_0|player_sprite_x[2]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[2]~DUPLICATE\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[2]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[2]\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[2], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[2]\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[2], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[2]\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[2], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~28\, u0|de10_vga_raster_sprites_0|readdata~28, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~32\, u0|de10_vga_raster_sprites_0|readdata~32, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata[2]\, u0|de10_vga_raster_sprites_0|readdata[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[1][2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[0][2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|always4~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|always4~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~2\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~40\, u0|mm_interconnect_0|rsp_mux_001|src_payload~40, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[1]~24\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[1]~24, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_y~1\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_y~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_x[1]\, u0|de10_vga_raster_sprites_0|player_sprite_x[1], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[1]~DUPLICATE\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[1]\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[1], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[1]\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[1], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[1]\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[1], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~16\, u0|de10_vga_raster_sprites_0|readdata~16, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[1]\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[1], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~18\, u0|de10_vga_raster_sprites_0|readdata~18, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[1]\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[1], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~21\, u0|de10_vga_raster_sprites_0|readdata~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[1]\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[1], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[1]\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[1], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~22\, u0|de10_vga_raster_sprites_0|readdata~22, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[1]\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[1], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[1]\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[1], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[1]~feeder\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[1]~feeder, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[1]\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[1], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[1]\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[1], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~14\, u0|de10_vga_raster_sprites_0|readdata~14, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_y[1]\, u0|de10_vga_raster_sprites_0|player_sprite_y[1], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~25\, u0|de10_vga_raster_sprites_0|readdata~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata[1]\, u0|de10_vga_raster_sprites_0|readdata[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[1]~feeder\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[1]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[1][1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[0][1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~39\, u0|mm_interconnect_0|rsp_mux_001|src_payload~39, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~0\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~21\, u0|mm_interconnect_0|cmd_mux|src_payload~21, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~5\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[73]\, u0|mm_interconnect_0|cmd_mux|src_data[73], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~32\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~32, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~15\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~15, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~20\, u0|mm_interconnect_0|cmd_mux|src_payload~20, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal0~2\, u0|de10_vga_raster_sprites_0|Equal0~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add1~1\, u0|de10_vga_raster_sprites_0|Add1~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal31~0\, u0|de10_vga_raster_sprites_0|Equal31~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Vcount[3]~0\, u0|de10_vga_raster_sprites_0|Vcount[3]~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add0~1\, u0|de10_vga_raster_sprites_0|Add0~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Hcount[0]\, u0|de10_vga_raster_sprites_0|Hcount[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add0~5\, u0|de10_vga_raster_sprites_0|Add0~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Hcount[1]\, u0|de10_vga_raster_sprites_0|Hcount[1], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add0~9\, u0|de10_vga_raster_sprites_0|Add0~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Hcount[2]\, u0|de10_vga_raster_sprites_0|Hcount[2], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add0~13\, u0|de10_vga_raster_sprites_0|Add0~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Hcount[3]~feeder\, u0|de10_vga_raster_sprites_0|Hcount[3]~feeder, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Hcount[3]\, u0|de10_vga_raster_sprites_0|Hcount[3], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add0~17\, u0|de10_vga_raster_sprites_0|Add0~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Hcount[4]\, u0|de10_vga_raster_sprites_0|Hcount[4], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add0~21\, u0|de10_vga_raster_sprites_0|Add0~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Hcount[5]\, u0|de10_vga_raster_sprites_0|Hcount[5], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add0~25\, u0|de10_vga_raster_sprites_0|Add0~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Hcount[6]\, u0|de10_vga_raster_sprites_0|Hcount[6], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add0~29\, u0|de10_vga_raster_sprites_0|Add0~29, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Hcount[7]~feeder\, u0|de10_vga_raster_sprites_0|Hcount[7]~feeder, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Hcount[7]\, u0|de10_vga_raster_sprites_0|Hcount[7], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal32~1\, u0|de10_vga_raster_sprites_0|Equal32~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add0~33\, u0|de10_vga_raster_sprites_0|Add0~33, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Hcount[8]~feeder\, u0|de10_vga_raster_sprites_0|Hcount[8]~feeder, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Hcount[8]\, u0|de10_vga_raster_sprites_0|Hcount[8], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add0~37\, u0|de10_vga_raster_sprites_0|Add0~37, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Hcount[9]\, u0|de10_vga_raster_sprites_0|Hcount[9], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal30~0\, u0|de10_vga_raster_sprites_0|Equal30~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal32~0\, u0|de10_vga_raster_sprites_0|Equal32~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|HSyncGen~0\, u0|de10_vga_raster_sprites_0|HSyncGen~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Vcount[0]\, u0|de10_vga_raster_sprites_0|Vcount[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add1~5\, u0|de10_vga_raster_sprites_0|Add1~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Vcount[1]\, u0|de10_vga_raster_sprites_0|Vcount[1], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add1~9\, u0|de10_vga_raster_sprites_0|Add1~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Vcount[2]\, u0|de10_vga_raster_sprites_0|Vcount[2], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add1~13\, u0|de10_vga_raster_sprites_0|Add1~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Vcount[3]\, u0|de10_vga_raster_sprites_0|Vcount[3], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add1~17\, u0|de10_vga_raster_sprites_0|Add1~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Vcount[4]\, u0|de10_vga_raster_sprites_0|Vcount[4], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add1~21\, u0|de10_vga_raster_sprites_0|Add1~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Vcount[5]\, u0|de10_vga_raster_sprites_0|Vcount[5], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add1~25\, u0|de10_vga_raster_sprites_0|Add1~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Vcount[6]\, u0|de10_vga_raster_sprites_0|Vcount[6], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add1~29\, u0|de10_vga_raster_sprites_0|Add1~29, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Vcount[7]\, u0|de10_vga_raster_sprites_0|Vcount[7], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add1~33\, u0|de10_vga_raster_sprites_0|Add1~33, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Vcount[8]\, u0|de10_vga_raster_sprites_0|Vcount[8], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add1~37\, u0|de10_vga_raster_sprites_0|Add1~37, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Vcount[9]\, u0|de10_vga_raster_sprites_0|Vcount[9], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal31~1\, u0|de10_vga_raster_sprites_0|Equal31~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal31~2\, u0|de10_vga_raster_sprites_0|Equal31~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|vga_vsync\, u0|de10_vga_raster_sprites_0|vga_vsync, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal35~0\, u0|de10_vga_raster_sprites_0|Equal35~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal35~1\, u0|de10_vga_raster_sprites_0|Equal35~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|vga_vsync~0\, u0|de10_vga_raster_sprites_0|vga_vsync~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|vga_vsync~DUPLICATE\, u0|de10_vga_raster_sprites_0|vga_vsync~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal32~2\, u0|de10_vga_raster_sprites_0|Equal32~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|vga_hsync~0\, u0|de10_vga_raster_sprites_0|vga_hsync~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|vga_hsync~feeder\, u0|de10_vga_raster_sprites_0|vga_hsync~feeder, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|vga_hsync\, u0|de10_vga_raster_sprites_0|vga_hsync, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~0\, u0|de10_vga_raster_sprites_0|readdata~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[0]~25\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[0]~25, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_x~0\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_x~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_y[0]\, u0|de10_vga_raster_sprites_0|player_sprite_y[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_x[0]\, u0|de10_vga_raster_sprites_0|player_sprite_x[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~10\, u0|de10_vga_raster_sprites_0|readdata~10, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~11\, u0|de10_vga_raster_sprites_0|readdata~11, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[0]\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[0]\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~1\, u0|de10_vga_raster_sprites_0|readdata~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[0]\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata[2]~2\, u0|de10_vga_raster_sprites_0|readdata[2]~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[0]\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~3\, u0|de10_vga_raster_sprites_0|readdata~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal5~1\, u0|de10_vga_raster_sprites_0|Equal5~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[0]\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~5\, u0|de10_vga_raster_sprites_0|readdata~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[0]\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~6\, u0|de10_vga_raster_sprites_0|readdata~6, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[0]\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~7\, u0|de10_vga_raster_sprites_0|readdata~7, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[0]\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[0]\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal11~0\, u0|de10_vga_raster_sprites_0|Equal11~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal10~0\, u0|de10_vga_raster_sprites_0|Equal10~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal14~0\, u0|de10_vga_raster_sprites_0|Equal14~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[0]\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[0]\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[0]\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~72\, u0|de10_vga_raster_sprites_0|readdata~72, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~68\, u0|de10_vga_raster_sprites_0|readdata~68, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~8\, u0|de10_vga_raster_sprites_0|readdata~8, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~9\, u0|de10_vga_raster_sprites_0|readdata~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~12\, u0|de10_vga_raster_sprites_0|readdata~12, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata[0]\, u0|de10_vga_raster_sprites_0|readdata[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[1][0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[0][0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~38\, u0|mm_interconnect_0|rsp_mux_001|src_payload~38, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[9]~33\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[9]~33, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_x~4\, u0|de10_vga_raster_sprites_0|player_sprite_x~4, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_x[9]~DUPLICATE\, u0|de10_vga_raster_sprites_0|player_sprite_x[9]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[9]\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[9], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_y~9\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_y~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[9]\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[9], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[9]\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[9], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[9]~feeder\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[9]~feeder, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[9]\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[9], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~63\, u0|de10_vga_raster_sprites_0|readdata~63, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_y[9]\, u0|de10_vga_raster_sprites_0|player_sprite_y[9], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[9]\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[9], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[9]~feeder\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[9]~feeder, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[9]\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[9], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[9]\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[9], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[9]~DUPLICATE\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[9]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[9]\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[9], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[9]~feeder\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[9]~feeder, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[9]\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[9], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~64\, u0|de10_vga_raster_sprites_0|readdata~64, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~65\, u0|de10_vga_raster_sprites_0|readdata~65, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[9]\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[9], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[9]\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[9], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~66\, u0|de10_vga_raster_sprites_0|readdata~66, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~67\, u0|de10_vga_raster_sprites_0|readdata~67, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata[9]\, u0|de10_vga_raster_sprites_0|readdata[9], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[9], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[1][9], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[0][9], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~9\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~19\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~19, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|always10~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|always10~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|always9~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|always9~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg[9]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg[9], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~36\, u0|mm_interconnect_0|rsp_mux_001|src_payload~36, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~37\, u0|mm_interconnect_0|rsp_mux_001|src_payload~37, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[8]~32\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[8]~32, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[8]\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[8], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[8]\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[8], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[8]\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[8], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[8]\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[8], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[8]\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[8], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[8]~DUPLICATE\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[8]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~59\, u0|de10_vga_raster_sprites_0|readdata~59, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[8]\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[8], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~60\, u0|de10_vga_raster_sprites_0|readdata~60, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[8]~feeder\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[8]~feeder, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[8]\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[8], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~61\, u0|de10_vga_raster_sprites_0|readdata~61, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_y~8\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_y~8, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_x[8]\, u0|de10_vga_raster_sprites_0|player_sprite_x[8], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[8]\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[8], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[8]~feeder\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[8]~feeder, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[8]\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[8], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[8]\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[8], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[8]\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[8], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~58\, u0|de10_vga_raster_sprites_0|readdata~58, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_y[8]\, u0|de10_vga_raster_sprites_0|player_sprite_y[8], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~62\, u0|de10_vga_raster_sprites_0|readdata~62, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata[8]\, u0|de10_vga_raster_sprites_0|readdata[8], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[8], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[1][8], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[0][8], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~8\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~18\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~18, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg[8]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg[8], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~34\, u0|mm_interconnect_0|rsp_mux_001|src_payload~34, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~35\, u0|mm_interconnect_0|rsp_mux_001|src_payload~35, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[75]~1\, u0|mm_interconnect_0|cmd_mux|src_data[75]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[75]~9\, u0|mm_interconnect_0|cmd_mux|src_data[75]~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[75]~10\, u0|mm_interconnect_0|cmd_mux|src_data[75]~10, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[75]~11\, u0|mm_interconnect_0|cmd_mux|src_data[75]~11, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~19\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~19, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[75]~2\, u0|mm_interconnect_0|cmd_mux|src_data[75]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[75]~3\, u0|mm_interconnect_0|cmd_mux|src_data[75]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal0~0\, u0|de10_vga_raster_sprites_0|Equal0~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal7~0\, u0|de10_vga_raster_sprites_0|Equal7~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[7]~31\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[7]~31, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[7]\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[7], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[7]\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[7], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[7]~DUPLICATE\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[7]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~54\, u0|de10_vga_raster_sprites_0|readdata~54, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[7]\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[7], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[7]\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[7], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[7]\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[7], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~55\, u0|de10_vga_raster_sprites_0|readdata~55, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[7]\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[7], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[7]\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[7], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~56\, u0|de10_vga_raster_sprites_0|readdata~56, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_y~7\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_y~7, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[7]\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[7], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[7]~DUPLICATE\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[7]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_x~2\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_x~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[7]\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[7], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[7]\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[7], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~53\, u0|de10_vga_raster_sprites_0|readdata~53, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_y[7]\, u0|de10_vga_raster_sprites_0|player_sprite_y[7], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_x[7]\, u0|de10_vga_raster_sprites_0|player_sprite_x[7], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~57\, u0|de10_vga_raster_sprites_0|readdata~57, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata[7]\, u0|de10_vga_raster_sprites_0|readdata[7], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[7], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[1][7], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[0][7], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~7\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~17\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg[7]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg[7], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~32\, u0|mm_interconnect_0|rsp_mux_001|src_payload~32, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~33\, u0|mm_interconnect_0|rsp_mux_001|src_payload~33, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|p1_ready~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|p1_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|always0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][101]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~16\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~16, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg[6]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~30\, u0|mm_interconnect_0|rsp_mux_001|src_payload~30, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~31\, u0|mm_interconnect_0|rsp_mux_001|src_payload~31, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[17]~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[17]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|m0_write~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|m0_write~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|m0_write\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|m0_write, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|wait_latency_counter~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|wait_latency_counter~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|read_latency_shift_reg~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|read_latency_shift_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|out_valid~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|out_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~15\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~15, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg[5]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~28\, u0|mm_interconnect_0|rsp_mux_001|src_payload~28, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~29\, u0|mm_interconnect_0|rsp_mux_001|src_payload~29, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~1\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[71]\, u0|mm_interconnect_0|cmd_mux|src_data[71], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~28\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~28, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][53], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][19]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][19], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][59], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~14\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~14, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][59], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][18]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][18], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~29\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~29, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][18]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][18], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|Add2~5\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|Add2~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][52]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][52], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~30\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~30, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][52]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][52], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|Add2~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|Add2~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~11\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~11, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][97]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][97], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][98]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~12\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~12, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][98]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][98], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|always10~3\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|always10~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|always10~2\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|always10~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|always10~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|always10~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~14\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~14, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg[4]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~26\, u0|mm_interconnect_0|rsp_mux_001|src_payload~26, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~27\, u0|mm_interconnect_0|rsp_mux_001|src_payload~27, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[74]~7\, u0|mm_interconnect_0|cmd_mux|src_data[74]~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[74]~8\, u0|mm_interconnect_0|cmd_mux|src_data[74]~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[74]~15\, u0|mm_interconnect_0|cmd_mux|src_data[74]~15, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[74]~16\, u0|mm_interconnect_0|cmd_mux|src_data[74]~16, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[74]~17\, u0|mm_interconnect_0|cmd_mux|src_data[74]~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~31\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~31, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~4\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~14\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~14, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[74]~6\, u0|mm_interconnect_0|cmd_mux|src_data[74]~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal5~0\, u0|de10_vga_raster_sprites_0|Equal5~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata[2]~13\, u0|de10_vga_raster_sprites_0|readdata[2]~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[3]~27\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[3]~27, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[3]\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[3], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_y~3\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_y~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[3]\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[3], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[3]~DUPLICATE\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[3]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[3]~DUPLICATE\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[3]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~33\, u0|de10_vga_raster_sprites_0|readdata~33, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_x[3]\, u0|de10_vga_raster_sprites_0|player_sprite_x[3], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_y~1\, u0|de10_vga_raster_sprites_0|player_sprite_y~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_y[3]\, u0|de10_vga_raster_sprites_0|player_sprite_y[3], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[3]\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[3], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[3]\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[3], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[3]\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_x[3], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[3]\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[3], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[3]\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_x[3], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[3]\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[3], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~34\, u0|de10_vga_raster_sprites_0|readdata~34, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~35\, u0|de10_vga_raster_sprites_0|readdata~35, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[3]~feeder\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[3]~feeder, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[3]\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_y[3], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[3]\, u0|de10_vga_raster_sprites_0|enemy_sprite_2_x[3], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~36\, u0|de10_vga_raster_sprites_0|readdata~36, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~37\, u0|de10_vga_raster_sprites_0|readdata~37, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata[3]\, u0|de10_vga_raster_sprites_0|readdata[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[3]~feeder\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[3]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_translator|av_readdata_pre[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[1][3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo|mem[0][3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~3\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~13\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg[3]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[72]\, u0|mm_interconnect_0|cmd_mux_003|src_data[72], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[77]\, u0|mm_interconnect_0|cmd_mux_003|src_data[77], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~feeder\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~7\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[71]\, u0|mm_interconnect_0|cmd_mux_003|src_data[71], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[70]\, u0|mm_interconnect_0|cmd_mux_003|src_data[70], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~6\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[73]\, u0|mm_interconnect_0|cmd_mux_003|src_data[73], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~0\, u0|mm_interconnect_0|cmd_mux_003|src_payload~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], de10_vga_ball, 1
instance = comp, \u0|hex2|always0~0\, u0|hex2|always0~0, de10_vga_ball, 1
instance = comp, \u0|hex2|data_out[3]\, u0|hex2|data_out[3], de10_vga_ball, 1
instance = comp, \u0|hex2|readdata[3]~3\, u0|hex2|readdata[3]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem[1][3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|always0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem[0][3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~23\, u0|mm_interconnect_0|rsp_mux_001|src_payload~23, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[72]\, u0|mm_interconnect_0|cmd_mux_001|src_data[72], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[79]\, u0|mm_interconnect_0|cmd_mux_001|src_data[79], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[78]\, u0|mm_interconnect_0|cmd_mux_001|src_data[78], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[77]\, u0|mm_interconnect_0|cmd_mux_001|src_data[77], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~DUPLICATE\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[70]\, u0|mm_interconnect_0|cmd_mux_001|src_data[70], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[71]\, u0|mm_interconnect_0|cmd_mux_001|src_data[71], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~6\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~7\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[73]\, u0|mm_interconnect_0|cmd_mux_001|src_data[73], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~0\, u0|mm_interconnect_0|cmd_mux_001|src_payload~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~DUPLICATE\, u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|hex0|always0~0\, u0|hex0|always0~0, de10_vga_ball, 1
instance = comp, \u0|hex0|data_out[3]\, u0|hex0|data_out[3], de10_vga_ball, 1
instance = comp, \u0|hex0|readdata[3]~3\, u0|hex0|readdata[3]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem[1][3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|always0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem[0][3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~21\, u0|mm_interconnect_0|rsp_mux_001|src_payload~21, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem[1][3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[73]\, u0|mm_interconnect_0|cmd_mux_002|src_data[73], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[77]\, u0|mm_interconnect_0|cmd_mux_002|src_data[77], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[79]\, u0|mm_interconnect_0|cmd_mux_002|src_data[79], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[78]\, u0|mm_interconnect_0|cmd_mux_002|src_data[78], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[72]\, u0|mm_interconnect_0|cmd_mux_002|src_data[72], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~DUPLICATE\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~7\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[71]\, u0|mm_interconnect_0|cmd_mux_002|src_data[71], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[70]\, u0|mm_interconnect_0|cmd_mux_002|src_data[70], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~6\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~DUPLICATE\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~0\, u0|mm_interconnect_0|cmd_mux_002|src_payload~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[0], de10_vga_ball, 1
instance = comp, \u0|hex1|always0~0\, u0|hex1|always0~0, de10_vga_ball, 1
instance = comp, \u0|hex1|data_out[3]\, u0|hex1|data_out[3], de10_vga_ball, 1
instance = comp, \u0|hex1|readdata[3]~3\, u0|hex1|readdata[3]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|always0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem[0][3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~22\, u0|mm_interconnect_0|rsp_mux_001|src_payload~22, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~24\, u0|mm_interconnect_0|rsp_mux_001|src_payload~24, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~25\, u0|mm_interconnect_0|rsp_mux_001|src_payload~25, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[32]\, u0|mm_interconnect_0|cmd_mux_001|src_data[32], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[33]\, u0|mm_interconnect_0|cmd_mux_001|src_data[33], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[34]\, u0|mm_interconnect_0|cmd_mux_001|src_data[34], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[35]\, u0|mm_interconnect_0|cmd_mux_001|src_data[35], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|WideOr0~0\, u0|mm_interconnect_0|hex0_s1_agent|WideOr0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|write~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][118]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[1][118], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~20\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem~20, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][118]\, u0|mm_interconnect_0|hex0_s1_agent_rsp_fifo|mem[0][118], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0\, u0|mm_interconnect_0|rsp_demux_001|src1_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~3\, u0|mm_interconnect_0|cmd_mux_002|src_payload~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], de10_vga_ball, 1
instance = comp, \u0|hex1|data_out[2]~feeder\, u0|hex1|data_out[2]~feeder, de10_vga_ball, 1
instance = comp, \u0|hex1|data_out[2]\, u0|hex1|data_out[2], de10_vga_ball, 1
instance = comp, \u0|hex1|readdata[2]~2\, u0|hex1|readdata[2]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem[1][2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem[0][2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~17\, u0|mm_interconnect_0|rsp_mux_001|src_payload~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~3\, u0|mm_interconnect_0|cmd_mux_003|src_payload~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], de10_vga_ball, 1
instance = comp, \u0|hex2|data_out[2]\, u0|hex2|data_out[2], de10_vga_ball, 1
instance = comp, \u0|hex2|readdata[2]~2\, u0|hex2|readdata[2]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem[1][2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem[0][2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~18\, u0|mm_interconnect_0|rsp_mux_001|src_payload~18, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem[1][2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~3\, u0|mm_interconnect_0|cmd_mux_001|src_payload~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], de10_vga_ball, 1
instance = comp, \u0|hex0|data_out[2]\, u0|hex0|data_out[2], de10_vga_ball, 1
instance = comp, \u0|hex0|readdata[2]~2\, u0|hex0|readdata[2]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem[0][2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~16\, u0|mm_interconnect_0|rsp_mux_001|src_payload~16, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~19\, u0|mm_interconnect_0|rsp_mux_001|src_payload~19, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~12\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~12, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg[2]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~20\, u0|mm_interconnect_0|rsp_mux_001|src_payload~20, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[79]\, u0|mm_interconnect_0|cmd_mux|src_data[79], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]~feeder\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~13\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][99]~feeder\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][99]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][99]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|LessThan13~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|LessThan13~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~11\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~11, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg[1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~1\, u0|mm_interconnect_0|cmd_mux_003|src_payload~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], de10_vga_ball, 1
instance = comp, \u0|hex2|data_out[1]\, u0|hex2|data_out[1], de10_vga_ball, 1
instance = comp, \u0|hex2|readdata[1]~1\, u0|hex2|readdata[1]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem[1][1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem[0][1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~13\, u0|mm_interconnect_0|rsp_mux_001|src_payload~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~1\, u0|mm_interconnect_0|cmd_mux_002|src_payload~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], de10_vga_ball, 1
instance = comp, \u0|hex1|data_out[1]~feeder\, u0|hex1|data_out[1]~feeder, de10_vga_ball, 1
instance = comp, \u0|hex1|data_out[1]\, u0|hex1|data_out[1], de10_vga_ball, 1
instance = comp, \u0|hex1|readdata[1]~1\, u0|hex1|readdata[1]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem[1][1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem[0][1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~12\, u0|mm_interconnect_0|rsp_mux_001|src_payload~12, de10_vga_ball, 1
instance = comp, \u0|hex0|readdata[1]~1\, u0|hex0|readdata[1]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem[1][1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem[0][1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~11\, u0|mm_interconnect_0|rsp_mux_001|src_payload~11, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~14\, u0|mm_interconnect_0|rsp_mux_001|src_payload~14, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~15\, u0|mm_interconnect_0|rsp_mux_001|src_payload~15, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~15\, u0|mm_interconnect_0|cmd_mux|src_payload~15, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~16\, u0|mm_interconnect_0|cmd_mux|src_payload~16, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]~DUPLICATE\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~17\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~12\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~12, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~10\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~10, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][19]~DUPLICATE\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][19]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|source_addr[1]~2\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|source_addr[1]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~10\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg~10, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg[0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter|data_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~2\, u0|mm_interconnect_0|cmd_mux_003|src_payload~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], de10_vga_ball, 1
instance = comp, \u0|hex2|data_out[0]\, u0|hex2|data_out[0], de10_vga_ball, 1
instance = comp, \u0|hex2|readdata[0]~0\, u0|hex2|readdata[0]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|hex2_s1_translator|av_readdata_pre[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem[1][0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|hex2_s1_agent_rdata_fifo|mem[0][0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~0\, u0|mm_interconnect_0|cmd_mux_004|src_payload~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~1\, u0|mm_interconnect_0|cmd_mux_004|src_payload~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~2\, u0|mm_interconnect_0|cmd_mux_004|src_payload~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~feeder\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~4\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~1\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~feeder\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, u0|mm_interconnect_0|button_up_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], de10_vga_ball, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, de10_vga_ball, 1
instance = comp, \u0|button_up|read_mux_out\, u0|button_up|read_mux_out, de10_vga_ball, 1
instance = comp, \u0|button_up|readdata[0]\, u0|button_up|readdata[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|button_up_s1_translator|av_readdata_pre[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~10\, u0|mm_interconnect_0|rsp_mux_001|src_payload~10, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|button_up_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|button_up_s1_agent_rdata_fifo|mem[1][0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|button_up_s1_agent_rdata_fifo|mem~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rdata_fifo|mem[0][0]~1\, u0|mm_interconnect_0|button_up_s1_agent_rdata_fifo|mem[0][0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|button_up_s1_agent_rdata_fifo|mem[0][0], de10_vga_ball, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~0\, u0|mm_interconnect_0|cmd_mux_005|src_payload~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~1\, u0|mm_interconnect_0|cmd_mux_005|src_payload~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~2\, u0|mm_interconnect_0|cmd_mux_005|src_payload~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~1\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~feeder\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, u0|mm_interconnect_0|button_down_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], de10_vga_ball, 1
instance = comp, \u0|button_down|read_mux_out\, u0|button_down|read_mux_out, de10_vga_ball, 1
instance = comp, \u0|button_down|readdata[0]\, u0|button_down|readdata[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|button_down_s1_translator|av_readdata_pre[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~2\, u0|mm_interconnect_0|cmd_mux_001|src_payload~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], de10_vga_ball, 1
instance = comp, \u0|hex0|data_out[0]\, u0|hex0|data_out[0], de10_vga_ball, 1
instance = comp, \u0|hex0|readdata[0]~0\, u0|hex0|readdata[0]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|hex0_s1_translator|av_readdata_pre[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem[1][0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|hex0_s1_agent_rdata_fifo|mem[0][0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~6\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~2\, u0|mm_interconnect_0|cmd_mux_002|src_payload~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], de10_vga_ball, 1
instance = comp, \u0|hex1|data_out[0]\, u0|hex1|data_out[0], de10_vga_ball, 1
instance = comp, \u0|hex1|readdata[0]~0\, u0|hex1|readdata[0]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|hex1_s1_translator|av_readdata_pre[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem[1][0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|hex1_s1_agent_rdata_fifo|mem[0][0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~7\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~8\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~0\, u0|mm_interconnect_0|cmd_mux_008|src_payload~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~1\, u0|mm_interconnect_0|cmd_mux_008|src_payload~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_payload~2\, u0|mm_interconnect_0|cmd_mux_008|src_payload~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~1\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~feeder\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~feeder\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, u0|mm_interconnect_0|reset_switch_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], de10_vga_ball, 1
instance = comp, \SW[0]~input\, SW[0]~input, de10_vga_ball, 1
instance = comp, \u0|reset_switch|read_mux_out\, u0|reset_switch|read_mux_out, de10_vga_ball, 1
instance = comp, \u0|reset_switch|readdata[0]\, u0|reset_switch|readdata[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|reset_switch_s1_translator|av_readdata_pre[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|reset_switch_s1_agent_rdata_fifo|mem[1][0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|reset_switch_s1_agent_rdata_fifo|mem~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rdata_fifo|mem[0][0]~1\, u0|mm_interconnect_0|reset_switch_s1_agent_rdata_fifo|mem[0][0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|reset_switch_s1_agent_rdata_fifo|mem[0][0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~2\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|button_left_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~0\, u0|mm_interconnect_0|cmd_mux_007|src_payload~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~1\, u0|mm_interconnect_0|cmd_mux_007|src_payload~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~2\, u0|mm_interconnect_0|cmd_mux_007|src_payload~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~1\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~feeder\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, u0|mm_interconnect_0|button_right_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], de10_vga_ball, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, de10_vga_ball, 1
instance = comp, \u0|button_right|read_mux_out\, u0|button_right|read_mux_out, de10_vga_ball, 1
instance = comp, \u0|button_right|readdata[0]\, u0|button_right|readdata[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|button_right_s1_translator|av_readdata_pre[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~0\, u0|mm_interconnect_0|cmd_mux_006|src_payload~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~2\, u0|mm_interconnect_0|cmd_mux_006|src_payload~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~1\, u0|mm_interconnect_0|cmd_mux_006|src_payload~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~1\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], de10_vga_ball, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, de10_vga_ball, 1
instance = comp, \u0|button_left|read_mux_out\, u0|button_left|read_mux_out, de10_vga_ball, 1
instance = comp, \u0|button_left|readdata[0]\, u0|button_left|readdata[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|button_left_s1_translator|av_readdata_pre[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|button_left_s1_agent_rdata_fifo|mem[1][0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|button_left_s1_agent_rdata_fifo|mem~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rdata_fifo|mem[0][0]~1\, u0|mm_interconnect_0|button_left_s1_agent_rdata_fifo|mem[0][0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|button_left_s1_agent_rdata_fifo|mem[0][0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~3\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|button_right_s1_agent_rdata_fifo|mem[1][0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|button_right_s1_agent_rdata_fifo|mem~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rdata_fifo|mem[0][0]~1\, u0|mm_interconnect_0|button_right_s1_agent_rdata_fifo|mem[0][0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|button_right_s1_agent_rdata_fifo|mem[0][0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|button_down_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|button_down_s1_agent_rdata_fifo|mem[1][0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|button_down_s1_agent_rdata_fifo|mem~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rdata_fifo|mem[0][0]~1\, u0|mm_interconnect_0|button_down_s1_agent_rdata_fifo|mem[0][0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|button_down_s1_agent_rdata_fifo|mem[0][0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~4\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~5\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~9\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~10\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~10, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[105]\, u0|mm_interconnect_0|cmd_mux|src_data[105], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~27\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~27, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][87]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][87], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~22\, u0|mm_interconnect_0|rsp_mux|src_payload~22, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~23\, u0|mm_interconnect_0|rsp_mux|src_payload~23, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[104]\, u0|mm_interconnect_0|cmd_mux|src_data[104], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~26\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~26, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][86], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~20\, u0|mm_interconnect_0|rsp_mux|src_payload~20, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~21\, u0|mm_interconnect_0|rsp_mux|src_payload~21, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[103]\, u0|mm_interconnect_0|cmd_mux|src_data[103], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~25\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~25, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][85], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~18\, u0|mm_interconnect_0|rsp_mux|src_payload~18, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~19\, u0|mm_interconnect_0|rsp_mux|src_payload~19, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[102]\, u0|mm_interconnect_0|cmd_mux|src_data[102], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~24\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~24, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][84], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~16\, u0|mm_interconnect_0|rsp_mux|src_payload~16, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~17\, u0|mm_interconnect_0|rsp_mux|src_payload~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[101]\, u0|mm_interconnect_0|cmd_mux|src_data[101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~23\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~23, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][83]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][83], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~14\, u0|mm_interconnect_0|rsp_mux|src_payload~14, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~15\, u0|mm_interconnect_0|rsp_mux|src_payload~15, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[100]\, u0|mm_interconnect_0|cmd_mux|src_data[100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~22\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~22, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][82], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~12\, u0|mm_interconnect_0|rsp_mux|src_payload~12, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~13\, u0|mm_interconnect_0|rsp_mux|src_payload~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[34]\, u0|mm_interconnect_0|cmd_mux_002|src_data[34], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[32]\, u0|mm_interconnect_0|cmd_mux_002|src_data[32], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[33]\, u0|mm_interconnect_0|cmd_mux_002|src_data[33], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[35]\, u0|mm_interconnect_0|cmd_mux_002|src_data[35], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|WideOr0~0\, u0|mm_interconnect_0|hex1_s1_agent|WideOr0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|m0_write\, u0|mm_interconnect_0|hex1_s1_agent|m0_write, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[0]~DUPLICATE\, u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[1]~0\, u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|hex1_s1_translator|wait_latency_counter[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|write~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|write~1\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|write~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[99]\, u0|mm_interconnect_0|cmd_mux_002|src_data[99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][99]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~13\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][99]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][99], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~10\, u0|mm_interconnect_0|rsp_mux|src_payload~10, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~11\, u0|mm_interconnect_0|rsp_mux|src_payload~11, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal7~0\, u0|mm_interconnect_0|router_001|Equal7~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router|Equal7~0\, u0|mm_interconnect_0|router|Equal7~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0\, u0|mm_interconnect_0|cmd_demux_001|src1_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2\, u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0\, u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_001|saved_grant[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|cp_ready~0\, u0|mm_interconnect_0|hex0_s1_agent|cp_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|cp_ready~1\, u0|mm_interconnect_0|hex0_s1_agent|cp_ready~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|local_write\, u0|mm_interconnect_0|hex0_s1_agent|local_write, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_agent|m0_write\, u0|mm_interconnect_0|hex0_s1_agent|m0_write, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[0]~0\, u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[0]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|hex0_s1_translator|wait_latency_counter[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|hex0_s1_translator|read_latency_shift_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|src0_valid\, u0|mm_interconnect_0|rsp_demux_001|src0_valid, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~8\, u0|mm_interconnect_0|rsp_mux|src_payload~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~9\, u0|mm_interconnect_0|rsp_mux|src_payload~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|cp_ready~1\, u0|mm_interconnect_0|hex1_s1_agent|cp_ready~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent|cp_ready~0\, u0|mm_interconnect_0|hex1_s1_agent|cp_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|hex1_s1_translator|read_latency_shift_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][59]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][59], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][59]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][59], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_002|src0_valid\, u0|mm_interconnect_0|rsp_demux_002|src0_valid, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~6\, u0|mm_interconnect_0|rsp_mux|src_payload~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~7\, u0|mm_interconnect_0|rsp_mux|src_payload~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[77]~0\, u0|mm_interconnect_0|cmd_mux|src_data[77]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[49]~5\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[49]~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add2~2\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|Add2~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[4]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[49]~4\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[49]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[49]~6\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_data[49]~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21, de10_vga_ball, 1
instance = comp, \~GND\, ~GND, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~5\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload[0]\, u0|mm_interconnect_0|cmd_mux|src_payload[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][101]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][101], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][101]~DUPLICATE\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][101]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|sink_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|write~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|write~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem_used[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][78], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[96]\, u0|mm_interconnect_0|cmd_mux|src_data[96], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[78]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[78], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~18\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~18, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][78]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][78], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~4\, u0|mm_interconnect_0|rsp_mux|src_payload~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~5\, u0|mm_interconnect_0|rsp_mux|src_payload~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1\, u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~2\, u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux_003|saved_grant[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]\, u0|mm_interconnect_0|hex2_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][118]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[1][118], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~20\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem~20, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][118]\, u0|mm_interconnect_0|hex2_s1_agent_rsp_fifo|mem[0][118], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src0_valid\, u0|mm_interconnect_0|rsp_demux_003|src0_valid, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~2\, u0|mm_interconnect_0|rsp_mux|src_payload~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~3\, u0|mm_interconnect_0|rsp_mux|src_payload~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~0\, u0|mm_interconnect_0|router_001|Equal0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[0]~1\, u0|mm_interconnect_0|router_001|src_channel[0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_valid~0\, u0|mm_interconnect_0|cmd_mux|src_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[42]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[42], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|write~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][100]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][100]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][100], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|comb~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|comb~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][45]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][45], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~9\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][45]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][45], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][46]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][46], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~8\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][46]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][46], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][48]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][48], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~6\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][48]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][48], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][47]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][47], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~7\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][47]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][47], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][51]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][51], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~3\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][51]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][51], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[1]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|Add0~2\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|Add0~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][49]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][49], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~5\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][49]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][49], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|Add1~2\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|Add1~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][50]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][50], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~4\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][50]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][50], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|Add0~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|Add0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|Add1~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|Add1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|Add0~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|Add0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|Add1~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|Add1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~8\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[7]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[7], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|Add0~3\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|Add0~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][42]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][42], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][39], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src0_valid\, u0|mm_interconnect_0|rsp_demux|src0_valid, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~0\, u0|mm_interconnect_0|rsp_mux|src_payload~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~1\, u0|mm_interconnect_0|rsp_mux|src_payload~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0\, u0|mm_interconnect_0|cmd_demux_001|src2_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src2_valid~1\, u0|mm_interconnect_0|cmd_demux_001|src2_valid~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|update_grant~0\, u0|mm_interconnect_0|cmd_mux_002|update_grant~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_002|packet_in_progress, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2\, u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~DUPLICATE\, u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1\, u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux_002|saved_grant[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~0\, u0|mm_interconnect_0|cmd_demux|sink_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router|Equal6~0\, u0|mm_interconnect_0|router|Equal6~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router|Equal6~1\, u0|mm_interconnect_0|router|Equal6~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[2]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src2_valid~0\, u0|mm_interconnect_0|cmd_demux|src2_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0\, u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_002|saved_grant[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]\, u0|mm_interconnect_0|hex1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][60]\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[1][60], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_002|WideOr0~0\, u0|mm_interconnect_0|rsp_demux_002|WideOr0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|read~0\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|read~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|hex1_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0\, u0|mm_interconnect_0|rsp_demux_002|src1_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~1\, u0|mm_interconnect_0|rsp_mux_001|WideOr1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~0\, u0|mm_interconnect_0|rsp_mux_001|WideOr1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~2\, u0|mm_interconnect_0|rsp_mux_001|WideOr1~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1\, u0|mm_interconnect_0|rsp_mux_001|WideOr1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|cp_ready~0\, u0|mm_interconnect_0|button_left_s1_agent|cp_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][69]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][69], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][69]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][69], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][65]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][65], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~5\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][65]~feeder\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][65]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][65]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][65], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|always0~0\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|always0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter[3], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|Add0~2\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|Add0~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][66]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][66], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~4\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][66]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][66], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][67]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][67], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~3\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][67]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][67], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter[4], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter[2], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|Add0~1\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|Add0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][68], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][68], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|Add1~1\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|Add1~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter[5], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|Add0~0\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|Add0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|Add1~0\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|Add1~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter[6], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter[7]\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter[7], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|last_packet_beat~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|last_packet_beat~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|last_packet_beat~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|burst_uncompress_busy, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]\, u0|mm_interconnect_0|button_left_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][60]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][60], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][57]~feeder\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][57]~feeder, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][57]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][57], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent|uncompressor|last_packet_beat~3\, u0|mm_interconnect_0|button_left_s1_agent|uncompressor|last_packet_beat~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem_used[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|write~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|button_left_s1_translator|wait_latency_counter~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|button_left_s1_translator|wait_latency_counter[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_translator|wait_latency_counter~0\, u0|mm_interconnect_0|button_left_s1_translator|wait_latency_counter~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|button_left_s1_translator|wait_latency_counter[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|write~1\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|write~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|button_left_s1_translator|read_latency_shift_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][119]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[1][119], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~6\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][119]\, u0|mm_interconnect_0|button_left_s1_agent_rsp_fifo|mem[0][119], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~3\, u0|mm_interconnect_0|rsp_mux_001|src_payload~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~4\, u0|mm_interconnect_0|rsp_mux_001|src_payload~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~5\, u0|mm_interconnect_0|rsp_mux_001|src_payload~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][119]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[1][119], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~6\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][119]\, u0|mm_interconnect_0|button_up_s1_agent_rsp_fifo|mem[0][119], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~8\, u0|mm_interconnect_0|rsp_mux_001|src_payload~8, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~6\, u0|mm_interconnect_0|rsp_mux_001|src_payload~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][119]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[1][119], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][119]\, u0|mm_interconnect_0|button_down_s1_agent_rsp_fifo|mem[0][119], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~7\, u0|mm_interconnect_0|rsp_mux_001|src_payload~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~9\, u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~9, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][119]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[1][119], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~6\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][119]\, u0|mm_interconnect_0|button_right_s1_agent_rsp_fifo|mem[0][119], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~1\, u0|mm_interconnect_0|rsp_mux_001|src_payload~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][119]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[1][119], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][119]\, u0|mm_interconnect_0|reset_switch_s1_agent_rsp_fifo|mem[0][119], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~2\, u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload[0]\, u0|mm_interconnect_0|rsp_mux_001|src_payload[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~0\, u0|mm_interconnect_0|router|Equal5~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~3\, u0|mm_interconnect_0|router|Equal5~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~5\, u0|mm_interconnect_0|router|Equal5~5, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~1\, u0|mm_interconnect_0|router|Equal5~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~4\, u0|mm_interconnect_0|router|Equal5~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~29\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~29, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[17]~7\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[17]~7, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[17]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[17], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~2\, u0|mm_interconnect_0|router|Equal5~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~6\, u0|mm_interconnect_0|router|Equal5~6, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|update_grant~0\, u0|mm_interconnect_0|cmd_mux|update_grant~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux|packet_in_progress~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress\, u0|mm_interconnect_0|cmd_mux|packet_in_progress, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0\, u0|mm_interconnect_0|cmd_demux_001|src0_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1\, u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~2\, u0|mm_interconnect_0|cmd_mux|arb|grant[0]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux|saved_grant[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][41]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[1][41], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~15\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem~15, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo|mem[0][41], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src0_valid~0\, u0|mm_interconnect_0|rsp_demux|src0_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1\, u0|mm_interconnect_0|rsp_mux|WideOr1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_valid~0\, u0|mm_interconnect_0|cmd_mux_001|src_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~3\, u0|mm_interconnect_0|cmd_demux|sink_ready~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~0\, u0|mm_interconnect_0|cmd_demux|WideOr0~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[5]~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[5]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src0_valid~0\, u0|mm_interconnect_0|cmd_demux|src0_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src0_valid~1\, u0|mm_interconnect_0|cmd_demux|src0_valid~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0\, u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux|saved_grant[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|in_ready~0\, u0|mm_interconnect_0|de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter|in_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|sink_ready~2\, u0|mm_interconnect_0|cmd_demux_001|sink_ready~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|sink_ready~4\, u0|mm_interconnect_0|cmd_demux_001|sink_ready~4, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|sink_ready~3\, u0|mm_interconnect_0|cmd_demux_001|sink_ready~3, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1\, u0|mm_interconnect_0|cmd_demux_001|WideOr0~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src1_valid~0\, u0|mm_interconnect_0|cmd_demux|src1_valid~0, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1\, u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~2\, u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~2, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux_001|saved_grant[0], de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~1\, u0|mm_interconnect_0|cmd_mux_001|src_payload~1, de10_vga_ball, 1
instance = comp, \u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\, u0|mm_interconnect_0|hex0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], de10_vga_ball, 1
instance = comp, \u0|hex0|data_out[1]\, u0|hex0|data_out[1], de10_vga_ball, 1
instance = comp, \hex0_hps|HEX~0\, hex0_hps|HEX~0, de10_vga_ball, 1
instance = comp, \hex0_hps|HEX~1\, hex0_hps|HEX~1, de10_vga_ball, 1
instance = comp, \hex0_hps|HEX~2\, hex0_hps|HEX~2, de10_vga_ball, 1
instance = comp, \hex0_hps|HEX~3\, hex0_hps|HEX~3, de10_vga_ball, 1
instance = comp, \hex0_hps|HEX~4\, hex0_hps|HEX~4, de10_vga_ball, 1
instance = comp, \hex0_hps|HEX~5\, hex0_hps|HEX~5, de10_vga_ball, 1
instance = comp, \hex0_hps|HEX~6\, hex0_hps|HEX~6, de10_vga_ball, 1
instance = comp, \hex1_hps|HEX~0\, hex1_hps|HEX~0, de10_vga_ball, 1
instance = comp, \hex1_hps|HEX~1\, hex1_hps|HEX~1, de10_vga_ball, 1
instance = comp, \hex1_hps|HEX~2\, hex1_hps|HEX~2, de10_vga_ball, 1
instance = comp, \hex1_hps|HEX~3\, hex1_hps|HEX~3, de10_vga_ball, 1
instance = comp, \hex1_hps|HEX~4\, hex1_hps|HEX~4, de10_vga_ball, 1
instance = comp, \hex1_hps|HEX~5\, hex1_hps|HEX~5, de10_vga_ball, 1
instance = comp, \hex1_hps|HEX~6\, hex1_hps|HEX~6, de10_vga_ball, 1
instance = comp, \hex2_hps|HEX~0\, hex2_hps|HEX~0, de10_vga_ball, 1
instance = comp, \hex2_hps|HEX~1\, hex2_hps|HEX~1, de10_vga_ball, 1
instance = comp, \hex2_hps|HEX~2\, hex2_hps|HEX~2, de10_vga_ball, 1
instance = comp, \hex2_hps|HEX~3\, hex2_hps|HEX~3, de10_vga_ball, 1
instance = comp, \hex2_hps|HEX~4\, hex2_hps|HEX~4, de10_vga_ball, 1
instance = comp, \hex2_hps|HEX~5\, hex2_hps|HEX~5, de10_vga_ball, 1
instance = comp, \hex2_hps|HEX~6\, hex2_hps|HEX~6, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan11~0\, u0|de10_vga_raster_sprites_0|LessThan11~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan11~1\, u0|de10_vga_raster_sprites_0|LessThan11~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add7~25\, u0|de10_vga_raster_sprites_0|Add7~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add7~21\, u0|de10_vga_raster_sprites_0|Add7~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan11~2\, u0|de10_vga_raster_sprites_0|LessThan11~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[5]\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[5], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add7~17\, u0|de10_vga_raster_sprites_0|Add7~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add7~13\, u0|de10_vga_raster_sprites_0|Add7~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan11~3\, u0|de10_vga_raster_sprites_0|LessThan11~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[7]\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[7], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add7~9\, u0|de10_vga_raster_sprites_0|Add7~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add7~5\, u0|de10_vga_raster_sprites_0|Add7~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy1_Y_Check~0\, u0|de10_vga_raster_sprites_0|Enemy1_Y_Check~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[3]\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[3], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan10~0\, u0|de10_vga_raster_sprites_0|LessThan10~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan10~1\, u0|de10_vga_raster_sprites_0|LessThan10~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan10~2\, u0|de10_vga_raster_sprites_0|LessThan10~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy1_Y_Check~1\, u0|de10_vga_raster_sprites_0|Enemy1_Y_Check~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[9]~DUPLICATE\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_y[9]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add7~1\, u0|de10_vga_raster_sprites_0|Add7~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy1_Y_Check~2\, u0|de10_vga_raster_sprites_0|Enemy1_Y_Check~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal30~1\, u0|de10_vga_raster_sprites_0|Equal30~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_1_area_y\, u0|de10_vga_raster_sprites_0|enemy_1_area_y, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[9]~DUPLICATE\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[9]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[7]~DUPLICATE\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[7]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[4]~DUPLICATE\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[4]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[2]\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[2], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add6~25\, u0|de10_vga_raster_sprites_0|Add6~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add6~21\, u0|de10_vga_raster_sprites_0|Add6~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add6~17\, u0|de10_vga_raster_sprites_0|Add6~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add6~13\, u0|de10_vga_raster_sprites_0|Add6~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add6~9\, u0|de10_vga_raster_sprites_0|Add6~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add6~5\, u0|de10_vga_raster_sprites_0|Add6~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add6~1\, u0|de10_vga_raster_sprites_0|Add6~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan9~0\, u0|de10_vga_raster_sprites_0|LessThan9~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan9~1\, u0|de10_vga_raster_sprites_0|LessThan9~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan9~2\, u0|de10_vga_raster_sprites_0|LessThan9~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan9~3\, u0|de10_vga_raster_sprites_0|LessThan9~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy1_X_Check~0\, u0|de10_vga_raster_sprites_0|Enemy1_X_Check~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan8~0\, u0|de10_vga_raster_sprites_0|LessThan8~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan8~1\, u0|de10_vga_raster_sprites_0|LessThan8~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan8~2\, u0|de10_vga_raster_sprites_0|LessThan8~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy1_X_Check~1\, u0|de10_vga_raster_sprites_0|Enemy1_X_Check~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy1_X_Check~2\, u0|de10_vga_raster_sprites_0|Enemy1_X_Check~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_1_area_x\, u0|de10_vga_raster_sprites_0|enemy_1_area_x, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan15~0\, u0|de10_vga_raster_sprites_0|LessThan15~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan15~1\, u0|de10_vga_raster_sprites_0|LessThan15~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add9~25\, u0|de10_vga_raster_sprites_0|Add9~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add9~21\, u0|de10_vga_raster_sprites_0|Add9~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan15~2\, u0|de10_vga_raster_sprites_0|LessThan15~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add9~17\, u0|de10_vga_raster_sprites_0|Add9~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add9~13\, u0|de10_vga_raster_sprites_0|Add9~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan15~3\, u0|de10_vga_raster_sprites_0|LessThan15~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add9~9\, u0|de10_vga_raster_sprites_0|Add9~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add9~5\, u0|de10_vga_raster_sprites_0|Add9~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy2_Y_Check~0\, u0|de10_vga_raster_sprites_0|Enemy2_Y_Check~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan14~0\, u0|de10_vga_raster_sprites_0|LessThan14~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan14~1\, u0|de10_vga_raster_sprites_0|LessThan14~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan14~2\, u0|de10_vga_raster_sprites_0|LessThan14~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy2_Y_Check~1\, u0|de10_vga_raster_sprites_0|Enemy2_Y_Check~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add9~1\, u0|de10_vga_raster_sprites_0|Add9~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy2_Y_Check~2\, u0|de10_vga_raster_sprites_0|Enemy2_Y_Check~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_2_area_y\, u0|de10_vga_raster_sprites_0|enemy_2_area_y, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add8~25\, u0|de10_vga_raster_sprites_0|Add8~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan13~0\, u0|de10_vga_raster_sprites_0|LessThan13~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan13~1\, u0|de10_vga_raster_sprites_0|LessThan13~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add8~21\, u0|de10_vga_raster_sprites_0|Add8~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan13~2\, u0|de10_vga_raster_sprites_0|LessThan13~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add8~17\, u0|de10_vga_raster_sprites_0|Add8~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add8~13\, u0|de10_vga_raster_sprites_0|Add8~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan13~3\, u0|de10_vga_raster_sprites_0|LessThan13~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add8~9\, u0|de10_vga_raster_sprites_0|Add8~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add8~5\, u0|de10_vga_raster_sprites_0|Add8~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy2_X_Check~0\, u0|de10_vga_raster_sprites_0|Enemy2_X_Check~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add8~1\, u0|de10_vga_raster_sprites_0|Add8~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan12~0\, u0|de10_vga_raster_sprites_0|LessThan12~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan12~1\, u0|de10_vga_raster_sprites_0|LessThan12~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan12~2\, u0|de10_vga_raster_sprites_0|LessThan12~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy2_X_Check~1\, u0|de10_vga_raster_sprites_0|Enemy2_X_Check~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy2_X_Check~2\, u0|de10_vga_raster_sprites_0|Enemy2_X_Check~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_2_area_x\, u0|de10_vga_raster_sprites_0|enemy_2_area_x, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_2_area~0\, u0|de10_vga_raster_sprites_0|enemy_2_area~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add11~25\, u0|de10_vga_raster_sprites_0|Add11~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add11~21\, u0|de10_vga_raster_sprites_0|Add11~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add11~17\, u0|de10_vga_raster_sprites_0|Add11~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add11~13\, u0|de10_vga_raster_sprites_0|Add11~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add11~9\, u0|de10_vga_raster_sprites_0|Add11~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add11~5\, u0|de10_vga_raster_sprites_0|Add11~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add11~1\, u0|de10_vga_raster_sprites_0|Add11~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[1]\, u0|de10_vga_raster_sprites_0|enemy_sprite_3_y[1], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan19~0\, u0|de10_vga_raster_sprites_0|LessThan19~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan19~1\, u0|de10_vga_raster_sprites_0|LessThan19~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan19~2\, u0|de10_vga_raster_sprites_0|LessThan19~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan19~3\, u0|de10_vga_raster_sprites_0|LessThan19~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy3_Y_Check~0\, u0|de10_vga_raster_sprites_0|Enemy3_Y_Check~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan18~0\, u0|de10_vga_raster_sprites_0|LessThan18~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan18~1\, u0|de10_vga_raster_sprites_0|LessThan18~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan18~2\, u0|de10_vga_raster_sprites_0|LessThan18~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy3_Y_Check~1\, u0|de10_vga_raster_sprites_0|Enemy3_Y_Check~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy3_Y_Check~2\, u0|de10_vga_raster_sprites_0|Enemy3_Y_Check~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_3_area_y\, u0|de10_vga_raster_sprites_0|enemy_3_area_y, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan17~0\, u0|de10_vga_raster_sprites_0|LessThan17~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan16~0\, u0|de10_vga_raster_sprites_0|LessThan16~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan16~1\, u0|de10_vga_raster_sprites_0|LessThan16~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan16~2\, u0|de10_vga_raster_sprites_0|LessThan16~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy3_X_Check~1\, u0|de10_vga_raster_sprites_0|Enemy3_X_Check~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add10~25\, u0|de10_vga_raster_sprites_0|Add10~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add10~21\, u0|de10_vga_raster_sprites_0|Add10~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add10~17\, u0|de10_vga_raster_sprites_0|Add10~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add10~13\, u0|de10_vga_raster_sprites_0|Add10~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add10~9\, u0|de10_vga_raster_sprites_0|Add10~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add10~5\, u0|de10_vga_raster_sprites_0|Add10~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add10~1\, u0|de10_vga_raster_sprites_0|Add10~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan17~1\, u0|de10_vga_raster_sprites_0|LessThan17~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan17~2\, u0|de10_vga_raster_sprites_0|LessThan17~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan17~3\, u0|de10_vga_raster_sprites_0|LessThan17~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy3_X_Check~0\, u0|de10_vga_raster_sprites_0|Enemy3_X_Check~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy3_X_Check~2\, u0|de10_vga_raster_sprites_0|Enemy3_X_Check~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_3_area_x\, u0|de10_vga_raster_sprites_0|enemy_3_area_x, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_3_area~0\, u0|de10_vga_raster_sprites_0|enemy_3_area~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add15~25\, u0|de10_vga_raster_sprites_0|Add15~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add15~21\, u0|de10_vga_raster_sprites_0|Add15~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan27~0\, u0|de10_vga_raster_sprites_0|LessThan27~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan27~1\, u0|de10_vga_raster_sprites_0|LessThan27~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan27~2\, u0|de10_vga_raster_sprites_0|LessThan27~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add15~17\, u0|de10_vga_raster_sprites_0|Add15~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add15~13\, u0|de10_vga_raster_sprites_0|Add15~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan27~3\, u0|de10_vga_raster_sprites_0|LessThan27~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[7]\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[7], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add15~9\, u0|de10_vga_raster_sprites_0|Add15~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[8]\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[8], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add15~5\, u0|de10_vga_raster_sprites_0|Add15~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy5_Y_Check~0\, u0|de10_vga_raster_sprites_0|Enemy5_Y_Check~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[9]\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_y[9], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan26~0\, u0|de10_vga_raster_sprites_0|LessThan26~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan26~1\, u0|de10_vga_raster_sprites_0|LessThan26~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan26~2\, u0|de10_vga_raster_sprites_0|LessThan26~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy5_Y_Check~1\, u0|de10_vga_raster_sprites_0|Enemy5_Y_Check~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add15~1\, u0|de10_vga_raster_sprites_0|Add15~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy5_Y_Check~2\, u0|de10_vga_raster_sprites_0|Enemy5_Y_Check~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_5_area_y\, u0|de10_vga_raster_sprites_0|enemy_5_area_y, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan25~0\, u0|de10_vga_raster_sprites_0|LessThan25~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan24~0\, u0|de10_vga_raster_sprites_0|LessThan24~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan24~1\, u0|de10_vga_raster_sprites_0|LessThan24~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan24~2\, u0|de10_vga_raster_sprites_0|LessThan24~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy5_X_Check~1\, u0|de10_vga_raster_sprites_0|Enemy5_X_Check~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add14~25\, u0|de10_vga_raster_sprites_0|Add14~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add14~21\, u0|de10_vga_raster_sprites_0|Add14~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add14~17\, u0|de10_vga_raster_sprites_0|Add14~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add14~13\, u0|de10_vga_raster_sprites_0|Add14~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add14~9\, u0|de10_vga_raster_sprites_0|Add14~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add14~5\, u0|de10_vga_raster_sprites_0|Add14~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add14~1\, u0|de10_vga_raster_sprites_0|Add14~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan25~1\, u0|de10_vga_raster_sprites_0|LessThan25~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan25~2\, u0|de10_vga_raster_sprites_0|LessThan25~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan25~3\, u0|de10_vga_raster_sprites_0|LessThan25~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy5_X_Check~0\, u0|de10_vga_raster_sprites_0|Enemy5_X_Check~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy5_X_Check~2\, u0|de10_vga_raster_sprites_0|Enemy5_X_Check~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_5_area_x\, u0|de10_vga_raster_sprites_0|enemy_5_area_x, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_5_area~0\, u0|de10_vga_raster_sprites_0|enemy_5_area~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add12~25\, u0|de10_vga_raster_sprites_0|Add12~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add12~21\, u0|de10_vga_raster_sprites_0|Add12~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add12~17\, u0|de10_vga_raster_sprites_0|Add12~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add12~13\, u0|de10_vga_raster_sprites_0|Add12~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add12~9\, u0|de10_vga_raster_sprites_0|Add12~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan21~0\, u0|de10_vga_raster_sprites_0|LessThan21~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan21~1\, u0|de10_vga_raster_sprites_0|LessThan21~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan21~2\, u0|de10_vga_raster_sprites_0|LessThan21~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan21~3\, u0|de10_vga_raster_sprites_0|LessThan21~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add12~5\, u0|de10_vga_raster_sprites_0|Add12~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy4_X_Check~0\, u0|de10_vga_raster_sprites_0|Enemy4_X_Check~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan20~0\, u0|de10_vga_raster_sprites_0|LessThan20~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan20~1\, u0|de10_vga_raster_sprites_0|LessThan20~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan20~2\, u0|de10_vga_raster_sprites_0|LessThan20~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy4_X_Check~1\, u0|de10_vga_raster_sprites_0|Enemy4_X_Check~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add12~1\, u0|de10_vga_raster_sprites_0|Add12~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy4_X_Check~2\, u0|de10_vga_raster_sprites_0|Enemy4_X_Check~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_4_area_x\, u0|de10_vga_raster_sprites_0|enemy_4_area_x, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[6]~DUPLICATE\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[6]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add13~25\, u0|de10_vga_raster_sprites_0|Add13~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add13~21\, u0|de10_vga_raster_sprites_0|Add13~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add13~17\, u0|de10_vga_raster_sprites_0|Add13~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add13~13\, u0|de10_vga_raster_sprites_0|Add13~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add13~9\, u0|de10_vga_raster_sprites_0|Add13~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add13~5\, u0|de10_vga_raster_sprites_0|Add13~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add13~1\, u0|de10_vga_raster_sprites_0|Add13~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[0]~DUPLICATE\, u0|de10_vga_raster_sprites_0|enemy_sprite_4_y[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan23~0\, u0|de10_vga_raster_sprites_0|LessThan23~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan23~1\, u0|de10_vga_raster_sprites_0|LessThan23~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan23~2\, u0|de10_vga_raster_sprites_0|LessThan23~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan23~3\, u0|de10_vga_raster_sprites_0|LessThan23~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy4_Y_Check~0\, u0|de10_vga_raster_sprites_0|Enemy4_Y_Check~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan22~0\, u0|de10_vga_raster_sprites_0|LessThan22~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan22~1\, u0|de10_vga_raster_sprites_0|LessThan22~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan22~2\, u0|de10_vga_raster_sprites_0|LessThan22~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy4_Y_Check~1\, u0|de10_vga_raster_sprites_0|Enemy4_Y_Check~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy4_Y_Check~2\, u0|de10_vga_raster_sprites_0|Enemy4_Y_Check~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_4_area_y\, u0|de10_vga_raster_sprites_0|enemy_4_area_y, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_4_area~0\, u0|de10_vga_raster_sprites_0|enemy_4_area~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_load~0\, u0|de10_vga_raster_sprites_0|player_load~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_load~1\, u0|de10_vga_raster_sprites_0|player_load~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add5~25\, u0|de10_vga_raster_sprites_0|Add5~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add5~21\, u0|de10_vga_raster_sprites_0|Add5~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add5~17\, u0|de10_vga_raster_sprites_0|Add5~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add5~13\, u0|de10_vga_raster_sprites_0|Add5~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add5~9\, u0|de10_vga_raster_sprites_0|Add5~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add5~5\, u0|de10_vga_raster_sprites_0|Add5~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add5~1\, u0|de10_vga_raster_sprites_0|Add5~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[3]\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_y[3], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan7~0\, u0|de10_vga_raster_sprites_0|LessThan7~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan6~0\, u0|de10_vga_raster_sprites_0|LessThan6~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan6~1\, u0|de10_vga_raster_sprites_0|LessThan6~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan6~2\, u0|de10_vga_raster_sprites_0|LessThan6~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy0_Y_Check~1\, u0|de10_vga_raster_sprites_0|Enemy0_Y_Check~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan7~1\, u0|de10_vga_raster_sprites_0|LessThan7~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan7~2\, u0|de10_vga_raster_sprites_0|LessThan7~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan7~3\, u0|de10_vga_raster_sprites_0|LessThan7~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy0_Y_Check~0\, u0|de10_vga_raster_sprites_0|Enemy0_Y_Check~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy0_Y_Check~2\, u0|de10_vga_raster_sprites_0|Enemy0_Y_Check~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_0_area_y\, u0|de10_vga_raster_sprites_0|enemy_0_area_y, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add3~25\, u0|de10_vga_raster_sprites_0|Add3~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add3~21\, u0|de10_vga_raster_sprites_0|Add3~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add3~17\, u0|de10_vga_raster_sprites_0|Add3~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add3~13\, u0|de10_vga_raster_sprites_0|Add3~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add3~9\, u0|de10_vga_raster_sprites_0|Add3~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add3~5\, u0|de10_vga_raster_sprites_0|Add3~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add3~1\, u0|de10_vga_raster_sprites_0|Add3~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan3~0\, u0|de10_vga_raster_sprites_0|LessThan3~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan2~0\, u0|de10_vga_raster_sprites_0|LessThan2~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan2~1\, u0|de10_vga_raster_sprites_0|LessThan2~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan2~2\, u0|de10_vga_raster_sprites_0|LessThan2~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Player_Y_Check~1\, u0|de10_vga_raster_sprites_0|Player_Y_Check~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan3~1\, u0|de10_vga_raster_sprites_0|LessThan3~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan3~2\, u0|de10_vga_raster_sprites_0|LessThan3~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan3~3\, u0|de10_vga_raster_sprites_0|LessThan3~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Player_Y_Check~0\, u0|de10_vga_raster_sprites_0|Player_Y_Check~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Player_Y_Check~2\, u0|de10_vga_raster_sprites_0|Player_Y_Check~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_area_y\, u0|de10_vga_raster_sprites_0|player_area_y, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_x[9]\, u0|de10_vga_raster_sprites_0|player_sprite_x[9], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_x[5]\, u0|de10_vga_raster_sprites_0|player_sprite_x[5], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_x[2]\, u0|de10_vga_raster_sprites_0|player_sprite_x[2], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add2~25\, u0|de10_vga_raster_sprites_0|Add2~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add2~21\, u0|de10_vga_raster_sprites_0|Add2~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add2~17\, u0|de10_vga_raster_sprites_0|Add2~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add2~13\, u0|de10_vga_raster_sprites_0|Add2~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add2~9\, u0|de10_vga_raster_sprites_0|Add2~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add2~5\, u0|de10_vga_raster_sprites_0|Add2~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add2~1\, u0|de10_vga_raster_sprites_0|Add2~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan1~0\, u0|de10_vga_raster_sprites_0|LessThan1~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan0~0\, u0|de10_vga_raster_sprites_0|LessThan0~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan0~1\, u0|de10_vga_raster_sprites_0|LessThan0~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan0~2\, u0|de10_vga_raster_sprites_0|LessThan0~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Player_X_Check~1\, u0|de10_vga_raster_sprites_0|Player_X_Check~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan1~1\, u0|de10_vga_raster_sprites_0|LessThan1~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan1~2\, u0|de10_vga_raster_sprites_0|LessThan1~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan1~3\, u0|de10_vga_raster_sprites_0|LessThan1~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Player_X_Check~0\, u0|de10_vga_raster_sprites_0|Player_X_Check~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Player_X_Check~2\, u0|de10_vga_raster_sprites_0|Player_X_Check~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_area_x\, u0|de10_vga_raster_sprites_0|player_area_x, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_area~0\, u0|de10_vga_raster_sprites_0|player_area~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan5~0\, u0|de10_vga_raster_sprites_0|LessThan5~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan4~0\, u0|de10_vga_raster_sprites_0|LessThan4~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan4~1\, u0|de10_vga_raster_sprites_0|LessThan4~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[6]~DUPLICATE\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[6]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan4~2\, u0|de10_vga_raster_sprites_0|LessThan4~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[9]~DUPLICATE\, u0|de10_vga_raster_sprites_0|enemy_sprite_0_x[9]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy0_X_Check~1\, u0|de10_vga_raster_sprites_0|Enemy0_X_Check~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add4~25\, u0|de10_vga_raster_sprites_0|Add4~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add4~21\, u0|de10_vga_raster_sprites_0|Add4~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add4~17\, u0|de10_vga_raster_sprites_0|Add4~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add4~13\, u0|de10_vga_raster_sprites_0|Add4~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add4~9\, u0|de10_vga_raster_sprites_0|Add4~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add4~5\, u0|de10_vga_raster_sprites_0|Add4~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add4~1\, u0|de10_vga_raster_sprites_0|Add4~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan5~1\, u0|de10_vga_raster_sprites_0|LessThan5~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan5~2\, u0|de10_vga_raster_sprites_0|LessThan5~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan5~3\, u0|de10_vga_raster_sprites_0|LessThan5~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy0_X_Check~0\, u0|de10_vga_raster_sprites_0|Enemy0_X_Check~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Enemy0_X_Check~2\, u0|de10_vga_raster_sprites_0|Enemy0_X_Check~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_0_area_x\, u0|de10_vga_raster_sprites_0|enemy_0_area_x, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_1_load~0\, u0|de10_vga_raster_sprites_0|enemy_1_load~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_1_load~1\, u0|de10_vga_raster_sprites_0|enemy_1_load~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_1_load\, u0|de10_vga_raster_sprites_0|enemy_1_load, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_2_load~0\, u0|de10_vga_raster_sprites_0|enemy_2_load~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_2_load~1\, u0|de10_vga_raster_sprites_0|enemy_2_load~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_2_load\, u0|de10_vga_raster_sprites_0|enemy_2_load, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add28~1\, u0|de10_vga_raster_sprites_0|Add28~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add28~5\, u0|de10_vga_raster_sprites_0|Add28~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add28~25\, u0|de10_vga_raster_sprites_0|Add28~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add28~17\, u0|de10_vga_raster_sprites_0|Add28~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add28~13\, u0|de10_vga_raster_sprites_0|Add28~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add30~17\, u0|de10_vga_raster_sprites_0|Add30~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add30~5\, u0|de10_vga_raster_sprites_0|Add30~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add30~13\, u0|de10_vga_raster_sprites_0|Add30~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[1]~DUPLICATE\, u0|de10_vga_raster_sprites_0|enemy_sprite_1_x[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add31~33\, u0|de10_vga_raster_sprites_0|Add31~33, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add31~21\, u0|de10_vga_raster_sprites_0|Add31~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add31~25\, u0|de10_vga_raster_sprites_0|Add31~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add31~29\, u0|de10_vga_raster_sprites_0|Add31~29, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add31~17\, u0|de10_vga_raster_sprites_0|Add31~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add31~5\, u0|de10_vga_raster_sprites_0|Add31~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add31~13\, u0|de10_vga_raster_sprites_0|Add31~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add28~21\, u0|de10_vga_raster_sprites_0|Add28~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add30~9\, u0|de10_vga_raster_sprites_0|Add30~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add31~9\, u0|de10_vga_raster_sprites_0|Add31~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|LessThan0~0\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|LessThan0~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add28~9\, u0|de10_vga_raster_sprites_0|Add28~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add30~1\, u0|de10_vga_raster_sprites_0|Add30~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add31~1\, u0|de10_vga_raster_sprites_0|Add31~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~6\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~6, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~5\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~4\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~4, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~12\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~12, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~7\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~7, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~16\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~16, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~14\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~14, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~13\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~15\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~15, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~8\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~8, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~17\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~0\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux0~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|data~0\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|data~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|data[24]\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|data[24], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add40~1\, u0|de10_vga_raster_sprites_0|Add40~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add40~5\, u0|de10_vga_raster_sprites_0|Add40~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add40~25\, u0|de10_vga_raster_sprites_0|Add40~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add40~17\, u0|de10_vga_raster_sprites_0|Add40~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add42~17\, u0|de10_vga_raster_sprites_0|Add42~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add42~5\, u0|de10_vga_raster_sprites_0|Add42~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add43~33\, u0|de10_vga_raster_sprites_0|Add43~33, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add43~21\, u0|de10_vga_raster_sprites_0|Add43~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add43~25\, u0|de10_vga_raster_sprites_0|Add43~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add43~29\, u0|de10_vga_raster_sprites_0|Add43~29, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add43~17\, u0|de10_vga_raster_sprites_0|Add43~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add43~5\, u0|de10_vga_raster_sprites_0|Add43~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add40~13\, u0|de10_vga_raster_sprites_0|Add40~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add42~13\, u0|de10_vga_raster_sprites_0|Add42~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add43~13\, u0|de10_vga_raster_sprites_0|Add43~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add40~21\, u0|de10_vga_raster_sprites_0|Add40~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add42~9\, u0|de10_vga_raster_sprites_0|Add42~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add43~9\, u0|de10_vga_raster_sprites_0|Add43~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|LessThan0~0\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|LessThan0~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add40~9\, u0|de10_vga_raster_sprites_0|Add40~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add42~1\, u0|de10_vga_raster_sprites_0|Add42~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add43~1\, u0|de10_vga_raster_sprites_0|Add43~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~6\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~6, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~5\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~4\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~4, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~12\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~12, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~16\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~16, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~14\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~14, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~13\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~15\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~15, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~8\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~8, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~7\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~7, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~17\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~0\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux0~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|data~0\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|data~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|data[24]\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|data[24], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add52~1\, u0|de10_vga_raster_sprites_0|Add52~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add52~5\, u0|de10_vga_raster_sprites_0|Add52~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add52~25\, u0|de10_vga_raster_sprites_0|Add52~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add52~17\, u0|de10_vga_raster_sprites_0|Add52~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add52~13\, u0|de10_vga_raster_sprites_0|Add52~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add52~21\, u0|de10_vga_raster_sprites_0|Add52~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add54~17\, u0|de10_vga_raster_sprites_0|Add54~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add54~5\, u0|de10_vga_raster_sprites_0|Add54~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add54~13\, u0|de10_vga_raster_sprites_0|Add54~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add54~9\, u0|de10_vga_raster_sprites_0|Add54~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[0]~DUPLICATE\, u0|de10_vga_raster_sprites_0|enemy_sprite_5_x[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add55~33\, u0|de10_vga_raster_sprites_0|Add55~33, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add55~21\, u0|de10_vga_raster_sprites_0|Add55~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add55~25\, u0|de10_vga_raster_sprites_0|Add55~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add55~29\, u0|de10_vga_raster_sprites_0|Add55~29, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add55~17\, u0|de10_vga_raster_sprites_0|Add55~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add55~5\, u0|de10_vga_raster_sprites_0|Add55~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add55~13\, u0|de10_vga_raster_sprites_0|Add55~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add55~9\, u0|de10_vga_raster_sprites_0|Add55~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add52~9\, u0|de10_vga_raster_sprites_0|Add52~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add54~1\, u0|de10_vga_raster_sprites_0|Add54~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add55~1\, u0|de10_vga_raster_sprites_0|Add55~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~7\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~7, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~5\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~4\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~4, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~12\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~12, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~6\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~6, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~13\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~16\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~16, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~14\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~14, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~15\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~15, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~8\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~8, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~17\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~0\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux0~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|LessThan0~0\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|LessThan0~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|data~0\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|data~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|data[24]\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|data[24], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add46~1\, u0|de10_vga_raster_sprites_0|Add46~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add46~5\, u0|de10_vga_raster_sprites_0|Add46~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add46~25\, u0|de10_vga_raster_sprites_0|Add46~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add46~17\, u0|de10_vga_raster_sprites_0|Add46~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add48~17\, u0|de10_vga_raster_sprites_0|Add48~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add48~5\, u0|de10_vga_raster_sprites_0|Add48~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add49~33\, u0|de10_vga_raster_sprites_0|Add49~33, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add49~21\, u0|de10_vga_raster_sprites_0|Add49~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add49~25\, u0|de10_vga_raster_sprites_0|Add49~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add49~29\, u0|de10_vga_raster_sprites_0|Add49~29, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add49~17\, u0|de10_vga_raster_sprites_0|Add49~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add49~5\, u0|de10_vga_raster_sprites_0|Add49~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add46~13\, u0|de10_vga_raster_sprites_0|Add46~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add46~21\, u0|de10_vga_raster_sprites_0|Add46~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add48~13\, u0|de10_vga_raster_sprites_0|Add48~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add48~9\, u0|de10_vga_raster_sprites_0|Add48~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add49~13\, u0|de10_vga_raster_sprites_0|Add49~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add49~9\, u0|de10_vga_raster_sprites_0|Add49~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|LessThan0~0\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|LessThan0~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add46~9\, u0|de10_vga_raster_sprites_0|Add46~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add48~1\, u0|de10_vga_raster_sprites_0|Add48~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add49~1\, u0|de10_vga_raster_sprites_0|Add49~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~13\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~16\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~16, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~14\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~14, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~15\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~15, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~8\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~8, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~6\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~6, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~4\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~4, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~5\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~12\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~12, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~7\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~7, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~17\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~0\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux0~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|data~0\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|data~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|data[24]\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|data[24], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_3_load~0\, u0|de10_vga_raster_sprites_0|enemy_3_load~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_3_load~1\, u0|de10_vga_raster_sprites_0|enemy_3_load~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_3_load\, u0|de10_vga_raster_sprites_0|enemy_3_load, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_4_load~0\, u0|de10_vga_raster_sprites_0|enemy_4_load~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_5_load~0\, u0|de10_vga_raster_sprites_0|enemy_5_load~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_5_load\, u0|de10_vga_raster_sprites_0|enemy_5_load, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_4_load~1\, u0|de10_vga_raster_sprites_0|enemy_4_load~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_4_load\, u0|de10_vga_raster_sprites_0|enemy_4_load, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~27\, u0|de10_vga_raster_sprites_0|VideoOut~27, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add34~1\, u0|de10_vga_raster_sprites_0|Add34~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add34~5\, u0|de10_vga_raster_sprites_0|Add34~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add34~25\, u0|de10_vga_raster_sprites_0|Add34~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add34~17\, u0|de10_vga_raster_sprites_0|Add34~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add34~13\, u0|de10_vga_raster_sprites_0|Add34~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add34~21\, u0|de10_vga_raster_sprites_0|Add34~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add36~17\, u0|de10_vga_raster_sprites_0|Add36~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add36~5\, u0|de10_vga_raster_sprites_0|Add36~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add36~13\, u0|de10_vga_raster_sprites_0|Add36~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add36~9\, u0|de10_vga_raster_sprites_0|Add36~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add37~33\, u0|de10_vga_raster_sprites_0|Add37~33, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add37~21\, u0|de10_vga_raster_sprites_0|Add37~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add37~25\, u0|de10_vga_raster_sprites_0|Add37~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add37~29\, u0|de10_vga_raster_sprites_0|Add37~29, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add37~17\, u0|de10_vga_raster_sprites_0|Add37~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add37~5\, u0|de10_vga_raster_sprites_0|Add37~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add37~13\, u0|de10_vga_raster_sprites_0|Add37~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add37~9\, u0|de10_vga_raster_sprites_0|Add37~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add34~9\, u0|de10_vga_raster_sprites_0|Add34~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add36~1\, u0|de10_vga_raster_sprites_0|Add36~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add37~1\, u0|de10_vga_raster_sprites_0|Add37~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~14\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~14, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~13\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~16\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~16, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~15\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~15, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~8\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~8, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~5\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~4\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~4, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~12\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~12, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~7\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~7, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~6\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~6, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~17\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~0\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux0~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|LessThan0~0\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|LessThan0~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|data~0\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|data~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|data[24]\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|data[24], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~28\, u0|de10_vga_raster_sprites_0|VideoOut~28, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_load~2\, u0|de10_vga_raster_sprites_0|player_load~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_load~3\, u0|de10_vga_raster_sprites_0|player_load~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_load\, u0|de10_vga_raster_sprites_0|player_load, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add22~1\, u0|de10_vga_raster_sprites_0|Add22~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add22~5\, u0|de10_vga_raster_sprites_0|Add22~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add22~25\, u0|de10_vga_raster_sprites_0|Add22~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add24~17\, u0|de10_vga_raster_sprites_0|Add24~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add25~33\, u0|de10_vga_raster_sprites_0|Add25~33, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add25~21\, u0|de10_vga_raster_sprites_0|Add25~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add25~25\, u0|de10_vga_raster_sprites_0|Add25~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add25~29\, u0|de10_vga_raster_sprites_0|Add25~29, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add25~17\, u0|de10_vga_raster_sprites_0|Add25~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add22~17\, u0|de10_vga_raster_sprites_0|Add22~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add22~13\, u0|de10_vga_raster_sprites_0|Add22~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add22~21\, u0|de10_vga_raster_sprites_0|Add22~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add24~5\, u0|de10_vga_raster_sprites_0|Add24~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add24~13\, u0|de10_vga_raster_sprites_0|Add24~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add24~9\, u0|de10_vga_raster_sprites_0|Add24~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add25~5\, u0|de10_vga_raster_sprites_0|Add25~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add25~13\, u0|de10_vga_raster_sprites_0|Add25~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add25~9\, u0|de10_vga_raster_sprites_0|Add25~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|LessThan0~0\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|LessThan0~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add22~9\, u0|de10_vga_raster_sprites_0|Add22~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add24~1\, u0|de10_vga_raster_sprites_0|Add24~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add25~1\, u0|de10_vga_raster_sprites_0|Add25~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~7\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~7, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~5\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~4\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~4, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~12\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~12, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~14\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~14, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~16\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~16, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~13\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~15\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~15, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~8\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~8, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~6\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~6, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~17\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~0\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux0~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|data~0\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|data~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|data[24]\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|data[24], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_0_load~0\, u0|de10_vga_raster_sprites_0|enemy_0_load~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy_0_load\, u0|de10_vga_raster_sprites_0|enemy_0_load, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux1~5\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux1~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux1~4\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux1~4, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|data~1\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|data~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux1~1\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux1~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux1~6\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux1~6, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux1~2\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux1~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux1~0\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux1~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux1~3\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|Mux1~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|data~2\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|data~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|data[0]\, u0|de10_vga_raster_sprites_0|enemy0_sprite_inst|data[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux1~6\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux1~6, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux1~1\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux1~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux1~2\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux1~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux1~0\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux1~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux1~3\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux1~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux1~5\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux1~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux1~4\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|Mux1~4, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|data~1\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|data~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|data[0]\, u0|de10_vga_raster_sprites_0|enemy5_sprite_inst|data[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux1~5\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux1~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux1~2\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux1~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux1~6\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux1~6, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux1~0\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux1~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux1~1\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux1~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux1~3\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux1~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux1~4\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|Mux1~4, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|data~1\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|data~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|data[0]\, u0|de10_vga_raster_sprites_0|enemy4_sprite_inst|data[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|spr_data~0\, u0|de10_vga_raster_sprites_0|spr_data~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux1~5\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux1~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux1~6\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux1~6, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux1~1\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux1~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux1~0\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux1~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux1~2\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux1~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux1~3\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux1~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux1~4\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|Mux1~4, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|data~1\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|data~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|data[0]\, u0|de10_vga_raster_sprites_0|enemy3_sprite_inst|data[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux1~2\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux1~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux1~1\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux1~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux1~0\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux1~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux1~6\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux1~6, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux1~3\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux1~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux1~5\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux1~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux1~4\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|Mux1~4, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|data~1\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|data~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|data[0]\, u0|de10_vga_raster_sprites_0|enemy2_sprite_inst|data[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|spr_data~1\, u0|de10_vga_raster_sprites_0|spr_data~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux1~5\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux1~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux1~4\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux1~4, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|data~1\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|data~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux1~6\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux1~6, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux1~0\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux1~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux1~2\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux1~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux1~1\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux1~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux1~3\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|Mux1~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|data~2\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|data~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|data[0]\, u0|de10_vga_raster_sprites_0|enemy1_sprite_inst|data[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|spr_data~2\, u0|de10_vga_raster_sprites_0|spr_data~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~3\, u0|de10_vga_raster_sprites_0|VGA_G~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|vga_vblank~0\, u0|de10_vga_raster_sprites_0|vga_vblank~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|vga_vblank~1\, u0|de10_vga_raster_sprites_0|vga_vblank~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|vga_vblank\, u0|de10_vga_raster_sprites_0|vga_vblank, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal33~0\, u0|de10_vga_raster_sprites_0|Equal33~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan75~4\, u0|de10_vga_raster_sprites_0|LessThan75~4, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|vga_hblank~0\, u0|de10_vga_raster_sprites_0|vga_hblank~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|vga_hblank~feeder\, u0|de10_vga_raster_sprites_0|vga_hblank~feeder, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|vga_hblank\, u0|de10_vga_raster_sprites_0|vga_hblank, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add16~1\, u0|de10_vga_raster_sprites_0|Add16~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add16~5\, u0|de10_vga_raster_sprites_0|Add16~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add16~25\, u0|de10_vga_raster_sprites_0|Add16~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add16~21\, u0|de10_vga_raster_sprites_0|Add16~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add16~13\, u0|de10_vga_raster_sprites_0|Add16~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add16~17\, u0|de10_vga_raster_sprites_0|Add16~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add16~9\, u0|de10_vga_raster_sprites_0|Add16~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add18~17\, u0|de10_vga_raster_sprites_0|Add18~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add18~13\, u0|de10_vga_raster_sprites_0|Add18~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add18~9\, u0|de10_vga_raster_sprites_0|Add18~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add18~5\, u0|de10_vga_raster_sprites_0|Add18~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add18~1\, u0|de10_vga_raster_sprites_0|Add18~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add19~21\, u0|de10_vga_raster_sprites_0|Add19~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add19~25\, u0|de10_vga_raster_sprites_0|Add19~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add19~29\, u0|de10_vga_raster_sprites_0|Add19~29, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add19~33\, u0|de10_vga_raster_sprites_0|Add19~33, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add19~17\, u0|de10_vga_raster_sprites_0|Add19~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add19~13\, u0|de10_vga_raster_sprites_0|Add19~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add19~9\, u0|de10_vga_raster_sprites_0|Add19~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add19~5\, u0|de10_vga_raster_sprites_0|Add19~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Add19~1\, u0|de10_vga_raster_sprites_0|Add19~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|LessThan0~0\, u0|de10_vga_raster_sprites_0|player_sprite_inst|LessThan0~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~5\, u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~8\, u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~8, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~4\, u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~4, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~20\, u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~20, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~6\, u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~6, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~10\, u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~10, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~17\, u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~7\, u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~7, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~18\, u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~18, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~19\, u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~19, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~12\, u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~12, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~16\, u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~16, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~9\, u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~21\, u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~11\, u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~11, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~0\, u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux0~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|data~0\, u0|de10_vga_raster_sprites_0|player_sprite_inst|data~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|data[24]\, u0|de10_vga_raster_sprites_0|player_sprite_inst|data[24], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~57\, u0|de10_vga_raster_sprites_0|VGA_G~57, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan43~0\, u0|de10_vga_raster_sprites_0|LessThan43~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan43~1\, u0|de10_vga_raster_sprites_0|LessThan43~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan43~3\, u0|de10_vga_raster_sprites_0|LessThan43~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan41~1\, u0|de10_vga_raster_sprites_0|LessThan41~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan41~0\, u0|de10_vga_raster_sprites_0|LessThan41~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan71~0\, u0|de10_vga_raster_sprites_0|LessThan71~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~18\, u0|de10_vga_raster_sprites_0|VideoOut~18, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|mapE[0]~2\, u0|de10_vga_raster_sprites_0|mapE[0]~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|mapE[0]~3\, u0|de10_vga_raster_sprites_0|mapE[0]~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|mapE[0]\, u0|de10_vga_raster_sprites_0|mapE[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|mapE[1]\, u0|de10_vga_raster_sprites_0|mapE[1], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~33\, u0|de10_vga_raster_sprites_0|VGA_B[7]~33, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~4\, u0|de10_vga_raster_sprites_0|VideoOut~4, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan50~0\, u0|de10_vga_raster_sprites_0|LessThan50~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan48~0\, u0|de10_vga_raster_sprites_0|LessThan48~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~12\, u0|de10_vga_raster_sprites_0|VideoOut~12, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~34\, u0|de10_vga_raster_sprites_0|VGA_B[7]~34, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~2\, u0|de10_vga_raster_sprites_0|VGA_B[7]~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~9\, u0|de10_vga_raster_sprites_0|VGA_B[7]~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan66~0\, u0|de10_vga_raster_sprites_0|LessThan66~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~8\, u0|de10_vga_raster_sprites_0|VideoOut~8, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan69~0\, u0|de10_vga_raster_sprites_0|LessThan69~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~15\, u0|de10_vga_raster_sprites_0|VideoOut~15, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan75~0\, u0|de10_vga_raster_sprites_0|LessThan75~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~16\, u0|de10_vga_raster_sprites_0|VideoOut~16, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan65~0\, u0|de10_vga_raster_sprites_0|LessThan65~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~17\, u0|de10_vga_raster_sprites_0|VideoOut~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~35\, u0|de10_vga_raster_sprites_0|VGA_B[7]~35, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~158\, u0|de10_vga_raster_sprites_0|VGA_B[7]~158, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~30\, u0|de10_vga_raster_sprites_0|VGA_B[7]~30, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan36~0\, u0|de10_vga_raster_sprites_0|LessThan36~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~0\, u0|de10_vga_raster_sprites_0|VGA_G~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan63~0\, u0|de10_vga_raster_sprites_0|LessThan63~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan63~1\, u0|de10_vga_raster_sprites_0|LessThan63~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~19\, u0|de10_vga_raster_sprites_0|VideoOut~19, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~37\, u0|de10_vga_raster_sprites_0|VGA_B[7]~37, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan58~0\, u0|de10_vga_raster_sprites_0|LessThan58~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~20\, u0|de10_vga_raster_sprites_0|VideoOut~20, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~41\, u0|de10_vga_raster_sprites_0|VGA_B[7]~41, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan65~1\, u0|de10_vga_raster_sprites_0|LessThan65~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan75~2\, u0|de10_vga_raster_sprites_0|LessThan75~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan69~1\, u0|de10_vga_raster_sprites_0|LessThan69~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~40\, u0|de10_vga_raster_sprites_0|VGA_B[7]~40, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~36\, u0|de10_vga_raster_sprites_0|VGA_B[7]~36, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan38~0\, u0|de10_vga_raster_sprites_0|LessThan38~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~38\, u0|de10_vga_raster_sprites_0|VGA_B[7]~38, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~39\, u0|de10_vga_raster_sprites_0|VGA_B[7]~39, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~42\, u0|de10_vga_raster_sprites_0|VGA_B[7]~42, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~43\, u0|de10_vga_raster_sprites_0|VGA_B[7]~43, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~27\, u0|de10_vga_raster_sprites_0|VGA_B[7]~27, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan30~0\, u0|de10_vga_raster_sprites_0|LessThan30~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~28\, u0|de10_vga_raster_sprites_0|VGA_B[7]~28, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~62\, u0|de10_vga_raster_sprites_0|VGA_B[7]~62, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~63\, u0|de10_vga_raster_sprites_0|VGA_B[7]~63, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~64\, u0|de10_vga_raster_sprites_0|VGA_B[7]~64, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~65\, u0|de10_vga_raster_sprites_0|VGA_B[7]~65, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~45\, u0|de10_vga_raster_sprites_0|VGA_B[7]~45, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan44~0\, u0|de10_vga_raster_sprites_0|LessThan44~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan46~0\, u0|de10_vga_raster_sprites_0|LessThan46~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~6\, u0|de10_vga_raster_sprites_0|VideoOut~6, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~7\, u0|de10_vga_raster_sprites_0|VideoOut~7, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan56~0\, u0|de10_vga_raster_sprites_0|LessThan56~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~14\, u0|de10_vga_raster_sprites_0|VideoOut~14, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan38~1\, u0|de10_vga_raster_sprites_0|LessThan38~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~26\, u0|de10_vga_raster_sprites_0|VGA_B[7]~26, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~24\, u0|de10_vga_raster_sprites_0|VGA_B[7]~24, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~25\, u0|de10_vga_raster_sprites_0|VGA_B[7]~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan75~1\, u0|de10_vga_raster_sprites_0|LessThan75~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~162\, u0|de10_vga_raster_sprites_0|VGA_B[7]~162, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~66\, u0|de10_vga_raster_sprites_0|VGA_B[7]~66, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~102\, u0|de10_vga_raster_sprites_0|VGA_B[7]~102, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|Equal39~0\, u0|de10_vga_raster_sprites_0|Equal39~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan44~1\, u0|de10_vga_raster_sprites_0|LessThan44~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan44~2\, u0|de10_vga_raster_sprites_0|LessThan44~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~44\, u0|de10_vga_raster_sprites_0|VGA_B[7]~44, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~23\, u0|de10_vga_raster_sprites_0|VGA_B[7]~23, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~61\, u0|de10_vga_raster_sprites_0|VGA_B[7]~61, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~49\, u0|de10_vga_raster_sprites_0|VGA_B[7]~49, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~57\, u0|de10_vga_raster_sprites_0|VGA_B[7]~57, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~103\, u0|de10_vga_raster_sprites_0|VGA_B[7]~103, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan72~0\, u0|de10_vga_raster_sprites_0|LessThan72~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan66~1\, u0|de10_vga_raster_sprites_0|LessThan66~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~9\, u0|de10_vga_raster_sprites_0|VideoOut~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~2\, u0|de10_vga_raster_sprites_0|VideoOut~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~3\, u0|de10_vga_raster_sprites_0|VideoOut~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~56\, u0|de10_vga_raster_sprites_0|VGA_B[7]~56, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan33~0\, u0|de10_vga_raster_sprites_0|LessThan33~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~5\, u0|de10_vga_raster_sprites_0|VideoOut~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~75\, u0|de10_vga_raster_sprites_0|VGA_B[7]~75, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan30~1\, u0|de10_vga_raster_sprites_0|LessThan30~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan30~2\, u0|de10_vga_raster_sprites_0|LessThan30~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~29\, u0|de10_vga_raster_sprites_0|VGA_B[7]~29, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~104\, u0|de10_vga_raster_sprites_0|VGA_B[7]~104, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan31~0\, u0|de10_vga_raster_sprites_0|LessThan31~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan31~1\, u0|de10_vga_raster_sprites_0|LessThan31~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~31\, u0|de10_vga_raster_sprites_0|VGA_B[7]~31, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~105\, u0|de10_vga_raster_sprites_0|VGA_B[7]~105, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan50~2\, u0|de10_vga_raster_sprites_0|LessThan50~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan48~2\, u0|de10_vga_raster_sprites_0|LessThan48~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~106\, u0|de10_vga_raster_sprites_0|VGA_B[7]~106, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan50~1\, u0|de10_vga_raster_sprites_0|LessThan50~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~54\, u0|de10_vga_raster_sprites_0|VGA_B[7]~54, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B~108\, u0|de10_vga_raster_sprites_0|VGA_B~108, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~22\, u0|de10_vga_raster_sprites_0|VideoOut~22, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan56~1\, u0|de10_vga_raster_sprites_0|LessThan56~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~23\, u0|de10_vga_raster_sprites_0|VideoOut~23, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~24\, u0|de10_vga_raster_sprites_0|VideoOut~24, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~47\, u0|de10_vga_raster_sprites_0|VGA_B[7]~47, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~21\, u0|de10_vga_raster_sprites_0|VideoOut~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan69~2\, u0|de10_vga_raster_sprites_0|LessThan69~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~46\, u0|de10_vga_raster_sprites_0|VGA_B[7]~46, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~48\, u0|de10_vga_raster_sprites_0|VGA_B[7]~48, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~107\, u0|de10_vga_raster_sprites_0|VGA_B[7]~107, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B~109\, u0|de10_vga_raster_sprites_0|VGA_B~109, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~12\, u0|de10_vga_raster_sprites_0|VGA_B[7]~12, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~10\, u0|de10_vga_raster_sprites_0|VGA_B[7]~10, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan77~2\, u0|de10_vga_raster_sprites_0|LessThan77~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~11\, u0|de10_vga_raster_sprites_0|VGA_B[7]~11, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan77~1\, u0|de10_vga_raster_sprites_0|LessThan77~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~13\, u0|de10_vga_raster_sprites_0|VGA_B[7]~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~10\, u0|de10_vga_raster_sprites_0|VideoOut~10, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan77~0\, u0|de10_vga_raster_sprites_0|LessThan77~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan43~2\, u0|de10_vga_raster_sprites_0|LessThan43~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~5\, u0|de10_vga_raster_sprites_0|VGA_B[7]~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~3\, u0|de10_vga_raster_sprites_0|VGA_B[7]~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~6\, u0|de10_vga_raster_sprites_0|VGA_B[7]~6, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~7\, u0|de10_vga_raster_sprites_0|VGA_B[7]~7, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~19\, u0|de10_vga_raster_sprites_0|VGA_B[7]~19, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~18\, u0|de10_vga_raster_sprites_0|VGA_B[7]~18, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~13\, u0|de10_vga_raster_sprites_0|VideoOut~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~15\, u0|de10_vga_raster_sprites_0|VGA_B[7]~15, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~16\, u0|de10_vga_raster_sprites_0|VGA_B[7]~16, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~17\, u0|de10_vga_raster_sprites_0|VGA_B[7]~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~14\, u0|de10_vga_raster_sprites_0|VGA_B[7]~14, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~20\, u0|de10_vga_raster_sprites_0|VGA_B[7]~20, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~21\, u0|de10_vga_raster_sprites_0|VGA_B[7]~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~11\, u0|de10_vga_raster_sprites_0|VideoOut~11, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan48~1\, u0|de10_vga_raster_sprites_0|LessThan48~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~8\, u0|de10_vga_raster_sprites_0|VGA_B[7]~8, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan72~1\, u0|de10_vga_raster_sprites_0|LessThan72~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~1\, u0|de10_vga_raster_sprites_0|VideoOut~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~0\, u0|de10_vga_raster_sprites_0|VGA_B[7]~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~1\, u0|de10_vga_raster_sprites_0|VGA_B[7]~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~0\, u0|de10_vga_raster_sprites_0|VideoOut~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~4\, u0|de10_vga_raster_sprites_0|VGA_B[7]~4, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~22\, u0|de10_vga_raster_sprites_0|VGA_B[7]~22, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~26\, u0|de10_vga_raster_sprites_0|VideoOut~26, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~67\, u0|de10_vga_raster_sprites_0|VGA_B[7]~67, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~68\, u0|de10_vga_raster_sprites_0|VGA_B[7]~68, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~32\, u0|de10_vga_raster_sprites_0|VGA_B[7]~32, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~1\, u0|de10_vga_raster_sprites_0|VGA_G~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~50\, u0|de10_vga_raster_sprites_0|VGA_B[7]~50, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~2\, u0|de10_vga_raster_sprites_0|VGA_G~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~51\, u0|de10_vga_raster_sprites_0|VGA_B[7]~51, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~52\, u0|de10_vga_raster_sprites_0|VGA_B[7]~52, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~53\, u0|de10_vga_raster_sprites_0|VGA_B[7]~53, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~55\, u0|de10_vga_raster_sprites_0|VGA_B[7]~55, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan78~0\, u0|de10_vga_raster_sprites_0|LessThan78~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~58\, u0|de10_vga_raster_sprites_0|VGA_B[7]~58, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~25\, u0|de10_vga_raster_sprites_0|VideoOut~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~59\, u0|de10_vga_raster_sprites_0|VGA_B[7]~59, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~60\, u0|de10_vga_raster_sprites_0|VGA_B[7]~60, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~69\, u0|de10_vga_raster_sprites_0|VGA_B[7]~69, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~70\, u0|de10_vga_raster_sprites_0|VGA_B[7]~70, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~71\, u0|de10_vga_raster_sprites_0|VGA_B[7]~71, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~73\, u0|de10_vga_raster_sprites_0|VGA_B[7]~73, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~30\, u0|de10_vga_raster_sprites_0|VideoOut~30, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~31\, u0|de10_vga_raster_sprites_0|VideoOut~31, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~29\, u0|de10_vga_raster_sprites_0|VideoOut~29, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~72\, u0|de10_vga_raster_sprites_0|VGA_B[7]~72, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~76\, u0|de10_vga_raster_sprites_0|VGA_B[7]~76, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~74\, u0|de10_vga_raster_sprites_0|VGA_B[7]~74, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~77\, u0|de10_vga_raster_sprites_0|VGA_B[7]~77, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~78\, u0|de10_vga_raster_sprites_0|VGA_B[7]~78, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~79\, u0|de10_vga_raster_sprites_0|VGA_B[7]~79, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~80\, u0|de10_vga_raster_sprites_0|VGA_B[7]~80, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~81\, u0|de10_vga_raster_sprites_0|VGA_B[7]~81, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan66~2\, u0|de10_vga_raster_sprites_0|LessThan66~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~90\, u0|de10_vga_raster_sprites_0|VGA_B[7]~90, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~93\, u0|de10_vga_raster_sprites_0|VGA_B[7]~93, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~94\, u0|de10_vga_raster_sprites_0|VGA_B[7]~94, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~95\, u0|de10_vga_raster_sprites_0|VGA_B[7]~95, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~91\, u0|de10_vga_raster_sprites_0|VGA_B[7]~91, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~96\, u0|de10_vga_raster_sprites_0|VGA_B[7]~96, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~97\, u0|de10_vga_raster_sprites_0|VGA_B[7]~97, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B~98\, u0|de10_vga_raster_sprites_0|VGA_B~98, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B~99\, u0|de10_vga_raster_sprites_0|VGA_B~99, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~92\, u0|de10_vga_raster_sprites_0|VGA_B[7]~92, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B~100\, u0|de10_vga_raster_sprites_0|VGA_B~100, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan75~3\, u0|de10_vga_raster_sprites_0|LessThan75~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B~88\, u0|de10_vga_raster_sprites_0|VGA_B~88, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~150\, u0|de10_vga_raster_sprites_0|VGA_B[7]~150, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B~84\, u0|de10_vga_raster_sprites_0|VGA_B~84, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B~85\, u0|de10_vga_raster_sprites_0|VGA_B~85, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B~82\, u0|de10_vga_raster_sprites_0|VGA_B~82, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B~83\, u0|de10_vga_raster_sprites_0|VGA_B~83, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B~86\, u0|de10_vga_raster_sprites_0|VGA_B~86, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B~87\, u0|de10_vga_raster_sprites_0|VGA_B~87, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~154\, u0|de10_vga_raster_sprites_0|VGA_B[7]~154, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B~89\, u0|de10_vga_raster_sprites_0|VGA_B~89, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B~101\, u0|de10_vga_raster_sprites_0|VGA_B~101, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B~110\, u0|de10_vga_raster_sprites_0|VGA_B~110, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~117\, u0|de10_vga_raster_sprites_0|VGA_B[7]~117, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VideoOut~32\, u0|de10_vga_raster_sprites_0|VideoOut~32, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~116\, u0|de10_vga_raster_sprites_0|VGA_B[7]~116, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~118\, u0|de10_vga_raster_sprites_0|VGA_B[7]~118, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_R~0\, u0|de10_vga_raster_sprites_0|VGA_R~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~111\, u0|de10_vga_raster_sprites_0|VGA_B[7]~111, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~114\, u0|de10_vga_raster_sprites_0|VGA_B[7]~114, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|LessThan78~1\, u0|de10_vga_raster_sprites_0|LessThan78~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~113\, u0|de10_vga_raster_sprites_0|VGA_B[7]~113, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~112\, u0|de10_vga_raster_sprites_0|VGA_B[7]~112, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~115\, u0|de10_vga_raster_sprites_0|VGA_B[7]~115, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~119\, u0|de10_vga_raster_sprites_0|VGA_B[7]~119, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~122\, u0|de10_vga_raster_sprites_0|VGA_B[7]~122, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~125\, u0|de10_vga_raster_sprites_0|VGA_B[7]~125, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~121\, u0|de10_vga_raster_sprites_0|VGA_B[7]~121, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~126\, u0|de10_vga_raster_sprites_0|VGA_B[7]~126, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~127\, u0|de10_vga_raster_sprites_0|VGA_B[7]~127, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~128\, u0|de10_vga_raster_sprites_0|VGA_B[7]~128, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~129\, u0|de10_vga_raster_sprites_0|VGA_B[7]~129, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~130\, u0|de10_vga_raster_sprites_0|VGA_B[7]~130, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~124\, u0|de10_vga_raster_sprites_0|VGA_B[7]~124, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~131\, u0|de10_vga_raster_sprites_0|VGA_B[7]~131, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~139\, u0|de10_vga_raster_sprites_0|VGA_B[7]~139, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~140\, u0|de10_vga_raster_sprites_0|VGA_B[7]~140, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~120\, u0|de10_vga_raster_sprites_0|VGA_B[7]~120, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~138\, u0|de10_vga_raster_sprites_0|VGA_B[7]~138, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~141\, u0|de10_vga_raster_sprites_0|VGA_B[7]~141, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~123\, u0|de10_vga_raster_sprites_0|VGA_B[7]~123, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~132\, u0|de10_vga_raster_sprites_0|VGA_B[7]~132, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~133\, u0|de10_vga_raster_sprites_0|VGA_B[7]~133, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~136\, u0|de10_vga_raster_sprites_0|VGA_B[7]~136, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~134\, u0|de10_vga_raster_sprites_0|VGA_B[7]~134, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~135\, u0|de10_vga_raster_sprites_0|VGA_B[7]~135, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~137\, u0|de10_vga_raster_sprites_0|VGA_B[7]~137, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]~142\, u0|de10_vga_raster_sprites_0|VGA_B[7]~142, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[0]\, u0|de10_vga_raster_sprites_0|VGA_B[0], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B~144\, u0|de10_vga_raster_sprites_0|VGA_B~144, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B~145\, u0|de10_vga_raster_sprites_0|VGA_B~145, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~4\, u0|de10_vga_raster_sprites_0|VGA_G~4, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B~143\, u0|de10_vga_raster_sprites_0|VGA_B~143, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B~146\, u0|de10_vga_raster_sprites_0|VGA_B~146, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~5\, u0|de10_vga_raster_sprites_0|VGA_G~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B~147\, u0|de10_vga_raster_sprites_0|VGA_B~147, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B~148\, u0|de10_vga_raster_sprites_0|VGA_B~148, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B~149\, u0|de10_vga_raster_sprites_0|VGA_B~149, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_B[7]\, u0|de10_vga_raster_sprites_0|VGA_B[7], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~20\, u0|de10_vga_raster_sprites_0|VGA_G~20, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~21\, u0|de10_vga_raster_sprites_0|VGA_G~21, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~22\, u0|de10_vga_raster_sprites_0|VGA_G~22, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~18\, u0|de10_vga_raster_sprites_0|VGA_G~18, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~8\, u0|de10_vga_raster_sprites_0|VGA_G~8, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~9\, u0|de10_vga_raster_sprites_0|VGA_G~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~10\, u0|de10_vga_raster_sprites_0|VGA_G~10, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~19\, u0|de10_vga_raster_sprites_0|VGA_G~19, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~25\, u0|de10_vga_raster_sprites_0|VGA_G~25, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~26\, u0|de10_vga_raster_sprites_0|VGA_G~26, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~27\, u0|de10_vga_raster_sprites_0|VGA_G~27, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~23\, u0|de10_vga_raster_sprites_0|VGA_G~23, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~24\, u0|de10_vga_raster_sprites_0|VGA_G~24, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~28\, u0|de10_vga_raster_sprites_0|VGA_G~28, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~29\, u0|de10_vga_raster_sprites_0|VGA_G~29, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~15\, u0|de10_vga_raster_sprites_0|VGA_G~15, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~14\, u0|de10_vga_raster_sprites_0|VGA_G~14, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~16\, u0|de10_vga_raster_sprites_0|VGA_G~16, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~6\, u0|de10_vga_raster_sprites_0|VGA_G~6, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~7\, u0|de10_vga_raster_sprites_0|VGA_G~7, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~12\, u0|de10_vga_raster_sprites_0|VGA_G~12, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~11\, u0|de10_vga_raster_sprites_0|VGA_G~11, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~13\, u0|de10_vga_raster_sprites_0|VGA_G~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~17\, u0|de10_vga_raster_sprites_0|VGA_G~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~35\, u0|de10_vga_raster_sprites_0|VGA_G~35, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~30\, u0|de10_vga_raster_sprites_0|VGA_G~30, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~31\, u0|de10_vga_raster_sprites_0|VGA_G~31, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~32\, u0|de10_vga_raster_sprites_0|VGA_G~32, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~33\, u0|de10_vga_raster_sprites_0|VGA_G~33, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~34\, u0|de10_vga_raster_sprites_0|VGA_G~34, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~37\, u0|de10_vga_raster_sprites_0|VGA_G~37, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_R~1\, u0|de10_vga_raster_sprites_0|VGA_R~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~36\, u0|de10_vga_raster_sprites_0|VGA_G~36, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~38\, u0|de10_vga_raster_sprites_0|VGA_G~38, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~39\, u0|de10_vga_raster_sprites_0|VGA_G~39, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~40\, u0|de10_vga_raster_sprites_0|VGA_G~40, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_R~2\, u0|de10_vga_raster_sprites_0|VGA_R~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G[7]\, u0|de10_vga_raster_sprites_0|VGA_G[7], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~41\, u0|de10_vga_raster_sprites_0|VGA_G~41, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~50\, u0|de10_vga_raster_sprites_0|VGA_G~50, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~47\, u0|de10_vga_raster_sprites_0|VGA_G~47, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~48\, u0|de10_vga_raster_sprites_0|VGA_G~48, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~49\, u0|de10_vga_raster_sprites_0|VGA_G~49, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~46\, u0|de10_vga_raster_sprites_0|VGA_G~46, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~51\, u0|de10_vga_raster_sprites_0|VGA_G~51, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~52\, u0|de10_vga_raster_sprites_0|VGA_G~52, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~53\, u0|de10_vga_raster_sprites_0|VGA_G~53, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~42\, u0|de10_vga_raster_sprites_0|VGA_G~42, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~54\, u0|de10_vga_raster_sprites_0|VGA_G~54, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~55\, u0|de10_vga_raster_sprites_0|VGA_G~55, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~43\, u0|de10_vga_raster_sprites_0|VGA_G~43, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~44\, u0|de10_vga_raster_sprites_0|VGA_G~44, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~45\, u0|de10_vga_raster_sprites_0|VGA_G~45, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G~56\, u0|de10_vga_raster_sprites_0|VGA_G~56, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_G[5]\, u0|de10_vga_raster_sprites_0|VGA_G[5], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_R~9\, u0|de10_vga_raster_sprites_0|VGA_R~9, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_R~10\, u0|de10_vga_raster_sprites_0|VGA_R~10, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_R~11\, u0|de10_vga_raster_sprites_0|VGA_R~11, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_R~3\, u0|de10_vga_raster_sprites_0|VGA_R~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_R~12\, u0|de10_vga_raster_sprites_0|VGA_R~12, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_R~8\, u0|de10_vga_raster_sprites_0|VGA_R~8, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_R~20\, u0|de10_vga_raster_sprites_0|VGA_R~20, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_R~14\, u0|de10_vga_raster_sprites_0|VGA_R~14, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_R~15\, u0|de10_vga_raster_sprites_0|VGA_R~15, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_R~13\, u0|de10_vga_raster_sprites_0|VGA_R~13, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_R~5\, u0|de10_vga_raster_sprites_0|VGA_R~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_R~16\, u0|de10_vga_raster_sprites_0|VGA_R~16, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_R~17\, u0|de10_vga_raster_sprites_0|VGA_R~17, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_R~6\, u0|de10_vga_raster_sprites_0|VGA_R~6, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_R~4\, u0|de10_vga_raster_sprites_0|VGA_R~4, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_R~7\, u0|de10_vga_raster_sprites_0|VGA_R~7, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_R~18\, u0|de10_vga_raster_sprites_0|VGA_R~18, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux1~4\, u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux1~4, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux1~6\, u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux1~6, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux1~1\, u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux1~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux1~5\, u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux1~5, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux1~0\, u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux1~0, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux1~2\, u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux1~2, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux1~3\, u0|de10_vga_raster_sprites_0|player_sprite_inst|Mux1~3, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|data~1\, u0|de10_vga_raster_sprites_0|player_sprite_inst|data~1, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|player_sprite_inst|data[16]\, u0|de10_vga_raster_sprites_0|player_sprite_inst|data[16], de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_R~19\, u0|de10_vga_raster_sprites_0|VGA_R~19, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|VGA_R[7]\, u0|de10_vga_raster_sprites_0|VGA_R[7], de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out, de10_vga_ball, 1
instance = comp, \HPS_UART_RX~input\, HPS_UART_RX~input, de10_vga_ball, 1
instance = comp, \u0|hps_0|hps_io|border|uart0_inst\, u0|hps_0|hps_io|border|uart0_inst, de10_vga_ball, 1
instance = comp, \altera_reserved_tms~input\, altera_reserved_tms~input, de10_vga_ball, 1
instance = comp, \altera_reserved_tck~input\, altera_reserved_tck~input, de10_vga_ball, 1
instance = comp, \altera_reserved_tdi~input\, altera_reserved_tdi~input, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|~GND\, auto_signaltap_0|~GND, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal3~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|~VCC\, auto_signaltap_0|~VCC, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0], de10_vga_ball, 1
instance = comp, \CLOCK2_50~input\, CLOCK2_50~input, de10_vga_ball, 1
instance = comp, \CLOCK2_50~inputCLKENA0\, CLOCK2_50~inputCLKENA0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[278]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[278], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[277]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[277], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[276]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[276], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[275]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[275], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[274]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[274], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[273]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[273], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[272]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[272], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[271]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[271]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[271]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[271], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[270]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[270], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[269]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[269]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[269]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[269], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[268]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[268]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[268]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[268], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[267]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[267]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[267]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[267], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[266]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[266], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[265]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[265], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[264]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[264], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[263]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[263]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[263]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[263], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[262]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[262], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[261]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[261]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[261]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[261], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[260]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[260]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[260]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[260], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[259]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[259]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[259]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[259], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[258]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[258]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[258]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[258], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[257]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[257]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[257]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[257], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[256]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[256]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[256]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[256], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[255]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[255]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[255]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[255]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[254]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[254]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[254]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[254], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[253]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[253]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[253]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[253], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[252]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[252]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[252]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[252], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[251]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[251], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[250]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[250], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[249]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[249], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[248]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[248]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[248]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[248], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[247]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[247], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[246]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[246]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[246]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[246]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[245]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[245]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[245]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[245], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[244]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[244]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[244]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[244], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[243]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[243]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[243]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[243], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[242]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[242], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[241]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[241]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[241]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[241], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[240]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[240], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[239]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[239], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[238]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[238], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[237]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[237]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[237]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[237], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[236]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[236]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[236]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[236], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[235]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[235], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[234]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[234], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[233]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[233]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[233]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[233], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[232]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[232]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[232]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[232], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[231]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[231]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[231]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[231], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[230]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[230], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[229]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[229]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[229]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[229], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[228]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[228]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[228]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[228], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[227]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[227]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[227]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[227], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[226]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[226], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[225]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[225]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[225]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[225], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[224]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[224]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[224]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[224], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[223]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[223]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[223]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[223], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[222]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[222], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[221]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[221]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[221]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[221], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[220]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[220]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[220]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[220], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[219]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[219], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[218]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[218]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[218]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[218], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[217]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[217], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[216]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[216], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[215]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[215]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[215]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[215], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[214]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[214], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[213]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[213]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[213]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[213]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[212]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[212], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[211]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[211]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[211]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[211], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[210]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[210], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[209]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[209]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[209]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[209], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[208]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[208]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[208]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[208], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[207]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[207]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[207]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[207]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[206]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[206], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[205]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[205]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[205]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[205], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[204]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[204]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[204]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[204], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[203]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[203], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[202]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[202], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[201]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[201], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[200]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[200]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[200]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[200], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[199]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[199], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[198]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[198]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[198]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[198], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[197]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[197]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[197]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[197], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[196]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[196]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[196]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[196], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[195]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[195], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[194]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[194], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[193]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[193]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[193]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[193], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[192]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[192], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[191]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[191], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[190]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[190]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[190]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[190], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[189]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[189]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[189]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[189], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[188]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[188], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[187]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[187]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[187]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[187], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[186]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[186]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[186]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[186], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[185]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[185]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[185]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[185], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[184]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[184], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[183]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[183]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[183]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[183], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[182]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[182], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[181]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[181], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[180]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[180]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[180]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[180], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[179]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[179]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[179]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[179], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[178]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[178]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[178]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[178], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[177]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[177]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[177]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[177]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[176]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[176]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[176]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[176], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[175]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[175], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[174]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[174]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[174]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[174], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[172]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[172], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[170]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[170]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[170]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[170], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[169]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[169]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[169]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[169], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[166]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[166]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[166]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[166], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[164]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[164]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[164]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[164], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[163]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[163], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[162]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[162], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[158]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[158]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[158]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[158], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[155]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[155], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[152]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[152], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[147]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[147]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[147]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[147], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[145]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[145], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[142]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[142], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[140]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[140]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[140]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[140], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[137]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[137], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[136]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[136], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[135]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[135]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[135]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[135], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[131]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[131]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[131]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[131], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[127]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[127]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[127]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[127], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[125]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[125], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[123]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[123], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[120]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[120], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[114]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[114], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[110]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[110]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[110]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[110], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[103]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[103], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[53]~feeder\, auto_signaltap_0|acq_trigger_in_reg[53]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[53]\, auto_signaltap_0|acq_trigger_in_reg[53], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[56]\, auto_signaltap_0|acq_trigger_in_reg[56], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[57]~feeder\, auto_signaltap_0|acq_trigger_in_reg[57]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[57]\, auto_signaltap_0|acq_trigger_in_reg[57], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[52]~feeder\, auto_signaltap_0|acq_trigger_in_reg[52]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[52]\, auto_signaltap_0|acq_trigger_in_reg[52], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[54]\, auto_signaltap_0|acq_trigger_in_reg[54], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[55]~feeder\, auto_signaltap_0|acq_trigger_in_reg[55]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[55]\, auto_signaltap_0|acq_trigger_in_reg[55], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~16\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~16, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[46]\, auto_signaltap_0|acq_trigger_in_reg[46], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[29]~feeder\, auto_signaltap_0|acq_trigger_in_reg[29]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[29]\, auto_signaltap_0|acq_trigger_in_reg[29], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[31]\, auto_signaltap_0|acq_trigger_in_reg[31], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[32]\, auto_signaltap_0|acq_trigger_in_reg[32], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[33]\, auto_signaltap_0|acq_trigger_in_reg[33], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[30]\, auto_signaltap_0|acq_trigger_in_reg[30], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[28]~feeder\, auto_signaltap_0|acq_trigger_in_reg[28]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[28]\, auto_signaltap_0|acq_trigger_in_reg[28], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~13, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[51]\, auto_signaltap_0|acq_trigger_in_reg[51], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[49]\, auto_signaltap_0|acq_trigger_in_reg[49], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[47]\, auto_signaltap_0|acq_trigger_in_reg[47], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[48]\, auto_signaltap_0|acq_trigger_in_reg[48], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[50]~feeder\, auto_signaltap_0|acq_trigger_in_reg[50]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[50]\, auto_signaltap_0|acq_trigger_in_reg[50], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~17\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~17, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[36]\, auto_signaltap_0|acq_trigger_in_reg[36], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[38]~feeder\, auto_signaltap_0|acq_trigger_in_reg[38]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[38]\, auto_signaltap_0|acq_trigger_in_reg[38], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[35]\, auto_signaltap_0|acq_trigger_in_reg[35], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[34]~feeder\, auto_signaltap_0|acq_trigger_in_reg[34]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[34]\, auto_signaltap_0|acq_trigger_in_reg[34], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[37]\, auto_signaltap_0|acq_trigger_in_reg[37], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[39]\, auto_signaltap_0|acq_trigger_in_reg[39], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~14\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~14, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[43]\, auto_signaltap_0|acq_trigger_in_reg[43], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[45]~feeder\, auto_signaltap_0|acq_trigger_in_reg[45]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[45]\, auto_signaltap_0|acq_trigger_in_reg[45], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[44]\, auto_signaltap_0|acq_trigger_in_reg[44], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[42]\, auto_signaltap_0|acq_trigger_in_reg[42], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[41]\, auto_signaltap_0|acq_trigger_in_reg[41], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[40]\, auto_signaltap_0|acq_trigger_in_reg[40], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~15\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~15, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~18\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~18, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[87]\, auto_signaltap_0|acq_trigger_in_reg[87], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|holdff~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[255]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[255], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[85]\, auto_signaltap_0|acq_trigger_in_reg[85], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[246]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[246], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[82]\, auto_signaltap_0|acq_trigger_in_reg[82], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[84]\, auto_signaltap_0|acq_trigger_in_reg[84], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[86]\, auto_signaltap_0|acq_trigger_in_reg[86], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[83]\, auto_signaltap_0|acq_trigger_in_reg[83], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|holdff~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[73]\, auto_signaltap_0|acq_trigger_in_reg[73], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[74]\, auto_signaltap_0|acq_trigger_in_reg[74], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[75]\, auto_signaltap_0|acq_trigger_in_reg[75], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[213]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[213], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[71]~feeder\, auto_signaltap_0|acq_trigger_in_reg[71]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[71]\, auto_signaltap_0|acq_trigger_in_reg[71], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[72]\, auto_signaltap_0|acq_trigger_in_reg[72], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[70]~feeder\, auto_signaltap_0|acq_trigger_in_reg[70]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[70]\, auto_signaltap_0|acq_trigger_in_reg[70], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[66]\, auto_signaltap_0|acq_trigger_in_reg[66], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[68]\, auto_signaltap_0|acq_trigger_in_reg[68], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[64]\, auto_signaltap_0|acq_trigger_in_reg[64], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[65]\, auto_signaltap_0|acq_trigger_in_reg[65], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[67]\, auto_signaltap_0|acq_trigger_in_reg[67], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[207]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[207], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[69]\, auto_signaltap_0|acq_trigger_in_reg[69], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[77]~feeder\, auto_signaltap_0|acq_trigger_in_reg[77]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[77]\, auto_signaltap_0|acq_trigger_in_reg[77], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[79]\, auto_signaltap_0|acq_trigger_in_reg[79], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[81]~feeder\, auto_signaltap_0|acq_trigger_in_reg[81]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[81]\, auto_signaltap_0|acq_trigger_in_reg[81], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|holdff~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[80]\, auto_signaltap_0|acq_trigger_in_reg[80], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[76]\, auto_signaltap_0|acq_trigger_in_reg[76], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[78]\, auto_signaltap_0|acq_trigger_in_reg[78], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[90]\, auto_signaltap_0|acq_trigger_in_reg[90], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[88]\, auto_signaltap_0|acq_trigger_in_reg[88], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[91]\, auto_signaltap_0|acq_trigger_in_reg[91], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[92]\, auto_signaltap_0|acq_trigger_in_reg[92], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[89]\, auto_signaltap_0|acq_trigger_in_reg[89], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[59]~feeder\, auto_signaltap_0|acq_trigger_in_reg[59]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[59]\, auto_signaltap_0|acq_trigger_in_reg[59], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[177]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[177], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[62]\, auto_signaltap_0|acq_trigger_in_reg[62], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[63]\, auto_signaltap_0|acq_trigger_in_reg[63], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[61]~feeder\, auto_signaltap_0|acq_trigger_in_reg[61]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[61]\, auto_signaltap_0|acq_trigger_in_reg[61], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[60]\, auto_signaltap_0|acq_trigger_in_reg[60], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[58]~feeder\, auto_signaltap_0|acq_trigger_in_reg[58]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[58]\, auto_signaltap_0|acq_trigger_in_reg[58], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[26]\, auto_signaltap_0|acq_trigger_in_reg[26], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[22]\, auto_signaltap_0|acq_trigger_in_reg[22], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[24]\, auto_signaltap_0|acq_trigger_in_reg[24], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[27]\, auto_signaltap_0|acq_trigger_in_reg[27], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[23]\, auto_signaltap_0|acq_trigger_in_reg[23], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[25]\, auto_signaltap_0|acq_trigger_in_reg[25], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|vga_hsync~_wirecell\, u0|de10_vga_raster_sprites_0|vga_hsync~_wirecell, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[2]\, auto_signaltap_0|acq_trigger_in_reg[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|readdata~0_wirecell\, u0|de10_vga_raster_sprites_0|readdata~0_wirecell, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[0]\, auto_signaltap_0|acq_trigger_in_reg[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[3]~feeder\, auto_signaltap_0|acq_trigger_in_reg[3]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[3]\, auto_signaltap_0|acq_trigger_in_reg[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[1]\, auto_signaltap_0|acq_trigger_in_reg[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[10]\, auto_signaltap_0|acq_trigger_in_reg[10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[16]\, auto_signaltap_0|acq_trigger_in_reg[16], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[20]~feeder\, auto_signaltap_0|acq_trigger_in_reg[20]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[20]\, auto_signaltap_0|acq_trigger_in_reg[20], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[21]\, auto_signaltap_0|acq_trigger_in_reg[21], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[17]~feeder\, auto_signaltap_0|acq_trigger_in_reg[17]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[17]\, auto_signaltap_0|acq_trigger_in_reg[17], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[19]\, auto_signaltap_0|acq_trigger_in_reg[19], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[18]~feeder\, auto_signaltap_0|acq_trigger_in_reg[18]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[18]\, auto_signaltap_0|acq_trigger_in_reg[18], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[6]~feeder\, auto_signaltap_0|acq_trigger_in_reg[6]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[6]\, auto_signaltap_0|acq_trigger_in_reg[6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[7]\, auto_signaltap_0|acq_trigger_in_reg[7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[9]\, auto_signaltap_0|acq_trigger_in_reg[9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[5]\, auto_signaltap_0|acq_trigger_in_reg[5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff, de10_vga_ball, 1
instance = comp, \u0|de10_vga_raster_sprites_0|vga_vsync~_wirecell\, u0|de10_vga_raster_sprites_0|vga_vsync~_wirecell, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[4]\, auto_signaltap_0|acq_trigger_in_reg[4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[8]~feeder\, auto_signaltap_0|acq_trigger_in_reg[8]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[8]\, auto_signaltap_0|acq_trigger_in_reg[8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[14]~feeder\, auto_signaltap_0|acq_trigger_in_reg[14]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[14]\, auto_signaltap_0|acq_trigger_in_reg[14], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[11]~feeder\, auto_signaltap_0|acq_trigger_in_reg[11]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[11]\, auto_signaltap_0|acq_trigger_in_reg[11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[13]~feeder\, auto_signaltap_0|acq_trigger_in_reg[13]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[13]\, auto_signaltap_0|acq_trigger_in_reg[13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[12]\, auto_signaltap_0|acq_trigger_in_reg[12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[15]~feeder\, auto_signaltap_0|acq_trigger_in_reg[15]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[15]\, auto_signaltap_0|acq_trigger_in_reg[15], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~19\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~19, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~13, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~53\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~53, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~14\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~14, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~45\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~45, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~49\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~49, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~8\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~8, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~7\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~7, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~6, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal4~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal4~2, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~13, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~12\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~12, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal4~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal4~4, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~9, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal4~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal4~3, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~2, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal4~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal4~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~5, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~3, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~4, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal4~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal4~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal4~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal4~5, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[14], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[14], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:done, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode3106w[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode3106w[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[0]~feeder\, auto_signaltap_0|acq_data_in_reg[0]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[0]\, auto_signaltap_0|acq_data_in_reg[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~49\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~49, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita6, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[6]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita6~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita6~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode3093w[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode3093w[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode3122w[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode3122w[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a279\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a279, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[14], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode3114w[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode3114w[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a186\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a186, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[1]~feeder\, auto_signaltap_0|acq_data_in_reg[1]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[1]\, auto_signaltap_0|acq_data_in_reg[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a280\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a280, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a187\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a187, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[2]\, auto_signaltap_0|acq_data_in_reg[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a281\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a281, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a188\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a188, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[3]~feeder\, auto_signaltap_0|acq_data_in_reg[3]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[3]\, auto_signaltap_0|acq_data_in_reg[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a282\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a282, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a189\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a189, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[4]~feeder\, auto_signaltap_0|acq_data_in_reg[4]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[4]\, auto_signaltap_0|acq_data_in_reg[4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a190\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a190, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a283\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a283, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[5]\, auto_signaltap_0|acq_data_in_reg[5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a191\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a191, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a284\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a284, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[6]\, auto_signaltap_0|acq_data_in_reg[6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a285\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a285, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a192\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a192, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[7]~feeder\, auto_signaltap_0|acq_data_in_reg[7]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[7]\, auto_signaltap_0|acq_data_in_reg[7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a193\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a193, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a286\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a286, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[8]~feeder\, auto_signaltap_0|acq_data_in_reg[8]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[8]\, auto_signaltap_0|acq_data_in_reg[8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a194\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a194, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a287\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a287, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[9]~feeder\, auto_signaltap_0|acq_data_in_reg[9]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[9]\, auto_signaltap_0|acq_data_in_reg[9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a288\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a288, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a195\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a195, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[10]\, auto_signaltap_0|acq_data_in_reg[10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a196\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a196, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a289\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a289, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[11]\, auto_signaltap_0|acq_data_in_reg[11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a197\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a197, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a290\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a290, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[12]~feeder\, auto_signaltap_0|acq_data_in_reg[12]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[12]\, auto_signaltap_0|acq_data_in_reg[12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a291\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a291, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a198\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a198, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[13]~feeder\, auto_signaltap_0|acq_data_in_reg[13]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[13]\, auto_signaltap_0|acq_data_in_reg[13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a199\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a199, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a292\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a292, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[14]\, auto_signaltap_0|acq_data_in_reg[14], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a293\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a293, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a200\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a200, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[15]~feeder\, auto_signaltap_0|acq_data_in_reg[15]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[15]\, auto_signaltap_0|acq_data_in_reg[15], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a294\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a294, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a201\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a201, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[16]~feeder\, auto_signaltap_0|acq_data_in_reg[16]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[16]\, auto_signaltap_0|acq_data_in_reg[16], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a295\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a295, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a202\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a202, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[17]\, auto_signaltap_0|acq_data_in_reg[17], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a203\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a203, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a296\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a296, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[18]~feeder\, auto_signaltap_0|acq_data_in_reg[18]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[18]\, auto_signaltap_0|acq_data_in_reg[18], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a297\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a297, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a204\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a204, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[19]\, auto_signaltap_0|acq_data_in_reg[19], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a298\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a298, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a205\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a205, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[20]~feeder\, auto_signaltap_0|acq_data_in_reg[20]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[20]\, auto_signaltap_0|acq_data_in_reg[20], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a299\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a299, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a206\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a206, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[21]\, auto_signaltap_0|acq_data_in_reg[21], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a300\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a300, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a207\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a207, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[22]\, auto_signaltap_0|acq_data_in_reg[22], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a301\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a301, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a208\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a208, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[23]~feeder\, auto_signaltap_0|acq_data_in_reg[23]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[23]\, auto_signaltap_0|acq_data_in_reg[23], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a209\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a209, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a302\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a302, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[24]~feeder\, auto_signaltap_0|acq_data_in_reg[24]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[24]\, auto_signaltap_0|acq_data_in_reg[24], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a210\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a210, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a303\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a303, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[25]\, auto_signaltap_0|acq_data_in_reg[25], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a304\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a304, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a211\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a211, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[26]\, auto_signaltap_0|acq_data_in_reg[26], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a305\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a305, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a212\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a212, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[27]~feeder\, auto_signaltap_0|acq_data_in_reg[27]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[27]\, auto_signaltap_0|acq_data_in_reg[27], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a213\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a213, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a306\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a306, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[28]\, auto_signaltap_0|acq_data_in_reg[28], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a307\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a307, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a214\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a214, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[29]~feeder\, auto_signaltap_0|acq_data_in_reg[29]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[29]\, auto_signaltap_0|acq_data_in_reg[29], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a215\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a215, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a308\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a308, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[30]~feeder\, auto_signaltap_0|acq_data_in_reg[30]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[30]\, auto_signaltap_0|acq_data_in_reg[30], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a216\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a216, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a309\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a309, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[31]\, auto_signaltap_0|acq_data_in_reg[31], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a310\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a310, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a217\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a217, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[32]~feeder\, auto_signaltap_0|acq_data_in_reg[32]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[32]\, auto_signaltap_0|acq_data_in_reg[32], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a311\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a311, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a218\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a218, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[33]~feeder\, auto_signaltap_0|acq_data_in_reg[33]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[33]\, auto_signaltap_0|acq_data_in_reg[33], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a312\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a312, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a219\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a219, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[34]~feeder\, auto_signaltap_0|acq_data_in_reg[34]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[34]\, auto_signaltap_0|acq_data_in_reg[34], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a313\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a313, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a220\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a220, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[35]\, auto_signaltap_0|acq_data_in_reg[35], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a314\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a314, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a221\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a221, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[36]\, auto_signaltap_0|acq_data_in_reg[36], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a315\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a315, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a222\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a222, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[37]\, auto_signaltap_0|acq_data_in_reg[37], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a316\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a316, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a223\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a223, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[38]\, auto_signaltap_0|acq_data_in_reg[38], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a317\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a317, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a224\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a224, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[39]\, auto_signaltap_0|acq_data_in_reg[39], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a318\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a318, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a225\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a225, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[40]\, auto_signaltap_0|acq_data_in_reg[40], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a319\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a319, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a226\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a226, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[41]\, auto_signaltap_0|acq_data_in_reg[41], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a320\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a320, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a227\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a227, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[42]\, auto_signaltap_0|acq_data_in_reg[42], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a321\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a321, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a228\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a228, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[43]~feeder\, auto_signaltap_0|acq_data_in_reg[43]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[43]\, auto_signaltap_0|acq_data_in_reg[43], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a322\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a322, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a229\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a229, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[44]\, auto_signaltap_0|acq_data_in_reg[44], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a230\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a230, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a323\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a323, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[45]~feeder\, auto_signaltap_0|acq_data_in_reg[45]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[45]\, auto_signaltap_0|acq_data_in_reg[45], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a324\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a324, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a231\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a231, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[46]\, auto_signaltap_0|acq_data_in_reg[46], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a232\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a232, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a325\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a325, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[47]~feeder\, auto_signaltap_0|acq_data_in_reg[47]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[47]\, auto_signaltap_0|acq_data_in_reg[47], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a326\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a326, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a233\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a233, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[48]~feeder\, auto_signaltap_0|acq_data_in_reg[48]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[48]\, auto_signaltap_0|acq_data_in_reg[48], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a234\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a234, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a327\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a327, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[49]\, auto_signaltap_0|acq_data_in_reg[49], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a328\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a328, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a235\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a235, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[50]~feeder\, auto_signaltap_0|acq_data_in_reg[50]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[50]\, auto_signaltap_0|acq_data_in_reg[50], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a236\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a236, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a329\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a329, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[51]~feeder\, auto_signaltap_0|acq_data_in_reg[51]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[51]\, auto_signaltap_0|acq_data_in_reg[51], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a237\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a237, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a330\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a330, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[52]~feeder\, auto_signaltap_0|acq_data_in_reg[52]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[52]\, auto_signaltap_0|acq_data_in_reg[52], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a238\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a238, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a331\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a331, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~52\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~52, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[53]~feeder\, auto_signaltap_0|acq_data_in_reg[53]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[53]\, auto_signaltap_0|acq_data_in_reg[53], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a332\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a332, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a239\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a239, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~53\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~53, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[54]\, auto_signaltap_0|acq_data_in_reg[54], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a240\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a240, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a333\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a333, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~54\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~54, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[55]\, auto_signaltap_0|acq_data_in_reg[55], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a241\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a241, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a334\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a334, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~55\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~55, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[56]~feeder\, auto_signaltap_0|acq_data_in_reg[56]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[56]\, auto_signaltap_0|acq_data_in_reg[56], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a335\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a335, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a242\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a242, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~56\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~56, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[57]~feeder\, auto_signaltap_0|acq_data_in_reg[57]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[57]\, auto_signaltap_0|acq_data_in_reg[57], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a336\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a336, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a243\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a243, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~57\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~57, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[58]~feeder\, auto_signaltap_0|acq_data_in_reg[58]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[58]\, auto_signaltap_0|acq_data_in_reg[58], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a244\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a244, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a337\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a337, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~58\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~58, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[59]~feeder\, auto_signaltap_0|acq_data_in_reg[59]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[59]\, auto_signaltap_0|acq_data_in_reg[59], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][59]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][59], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][59]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][59], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][59]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][59], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a338\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a338, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a245\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a245, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~59\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~59, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[59]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[59]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[60]~feeder\, auto_signaltap_0|acq_data_in_reg[60]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[60]\, auto_signaltap_0|acq_data_in_reg[60], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][60]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][60], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][60]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][60], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][60]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][60]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][60]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][60], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][60]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][60]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][60]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][60], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a246\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a246, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a339\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a339, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~60\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~60, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[61]~feeder\, auto_signaltap_0|acq_data_in_reg[61]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[61]\, auto_signaltap_0|acq_data_in_reg[61], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][61]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][61]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][61]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][61], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][61]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][61]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][61]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][61], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][61]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][61]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][61]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][61], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][61]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][61]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][61]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][61], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a247\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a247, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a340\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a340, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~61\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~61, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[62]\, auto_signaltap_0|acq_data_in_reg[62], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][62]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][62]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][62]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][62], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][62]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][62]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][62]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][62], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][62]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][62]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][62]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][62], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][62]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][62]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][62]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][62], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a341\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a341, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a248\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a248, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~62\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~62, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[63]~feeder\, auto_signaltap_0|acq_data_in_reg[63]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[63]\, auto_signaltap_0|acq_data_in_reg[63], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][63]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][63]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][63]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][63], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][63]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][63]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][63]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][63], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][63]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][63]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][63]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][63], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][63]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][63], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a342\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a342, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a249\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a249, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~63\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~63, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[64]~feeder\, auto_signaltap_0|acq_data_in_reg[64]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[64]\, auto_signaltap_0|acq_data_in_reg[64], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][64]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][64]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][64]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][64], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][64]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][64]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][64]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][64], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][64]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][64], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][64]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][64]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][64]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][64], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a250\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a250, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a343\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a343, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~64\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~64, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[65]~feeder\, auto_signaltap_0|acq_data_in_reg[65]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[65]\, auto_signaltap_0|acq_data_in_reg[65], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][65]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][65]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][65]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][65], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][65]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][65], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][65]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][65], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][65]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][65], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a251\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a251, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a344\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a344, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~65\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~65, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[66]\, auto_signaltap_0|acq_data_in_reg[66], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][66]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][66]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][66]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][66], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][66]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][66], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][66]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][66]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][66]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][66], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][66]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][66], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a345\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a345, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a252\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a252, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~66\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~66, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[67]~feeder\, auto_signaltap_0|acq_data_in_reg[67]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[67]\, auto_signaltap_0|acq_data_in_reg[67], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][67]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][67]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][67]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][67], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][67]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][67]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][67]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][67], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][67]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][67]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][67]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][67], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][67]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][67]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][67]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][67], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a160\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a160, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a346\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a346, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a253\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a253, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~67\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~67, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[68]~feeder\, auto_signaltap_0|acq_data_in_reg[68]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[68]\, auto_signaltap_0|acq_data_in_reg[68], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][68]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][68], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][68]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][68]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][68]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][68], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][68]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][68], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][68]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][68]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][68]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][68], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a347\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a347, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a254\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a254, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a161\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a161, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~68\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~68, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[69]\, auto_signaltap_0|acq_data_in_reg[69], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][69]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][69]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][69]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][69], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][69]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][69], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][69]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][69], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][69]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][69]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][69]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][69], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a255\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a255, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a162\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a162, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a348\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a348, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~69\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~69, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[70]~feeder\, auto_signaltap_0|acq_data_in_reg[70]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[70]\, auto_signaltap_0|acq_data_in_reg[70], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][70]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][70]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][70]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][70], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][70]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][70], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][70]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][70]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][70]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][70], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][70]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][70]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][70]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][70], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a256\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a256, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a349\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a349, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a163\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a163, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~70\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~70, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[71]\, auto_signaltap_0|acq_data_in_reg[71], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][71]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][71]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][71]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][71], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][71]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][71]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][71]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][71], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][71]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][71], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][71]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][71], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a164\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a164, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a350\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a350, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a257\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a257, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~71\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~71, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[72]\, auto_signaltap_0|acq_data_in_reg[72], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][72]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][72]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][72]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][72], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][72]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][72]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][72]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][72], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][72]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][72]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][72]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][72], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][72]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][72], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a351\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a351, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a165\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a165, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a258\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a258, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~72\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~72, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[73]~feeder\, auto_signaltap_0|acq_data_in_reg[73]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[73]\, auto_signaltap_0|acq_data_in_reg[73], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][73]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][73], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][73]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][73]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][73]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][73], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][73]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][73]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][73]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][73], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][73]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][73], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a352\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a352, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a259\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a259, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a166\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a166, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~73\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~73, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[74]~feeder\, auto_signaltap_0|acq_data_in_reg[74]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[74]\, auto_signaltap_0|acq_data_in_reg[74], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][74]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][74], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][74]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][74]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][74]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][74], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][74]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][74]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][74]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][74], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][74]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][74]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][74]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][74], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a167\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a167, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a260\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a260, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a353\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a353, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~74\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~74, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[75]~feeder\, auto_signaltap_0|acq_data_in_reg[75]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[75]\, auto_signaltap_0|acq_data_in_reg[75], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][75]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][75], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][75]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][75], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][75]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][75]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][75]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][75], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][75]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][75], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a168\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a168, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a354\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a354, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a261\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a261, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~75\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~75, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[76]\, auto_signaltap_0|acq_data_in_reg[76], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][76]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][76], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][76]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][76], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][76]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][76], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][76]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][76]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][76]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][76], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a262\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a262, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a355\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a355, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a169\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a169, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~76\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~76, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[77]~feeder\, auto_signaltap_0|acq_data_in_reg[77]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[77]\, auto_signaltap_0|acq_data_in_reg[77], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][77]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][77]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][77]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][77], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][77]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][77]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][77]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][77], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][77]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][77], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][77]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][77], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a263\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a263, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a356\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a356, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a170\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a170, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~77\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~77, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[78]\, auto_signaltap_0|acq_data_in_reg[78], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][78]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][78], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][78]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][78], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][78]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][78]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][78]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][78], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][78]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][78]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][78]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][78], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a357\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a357, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a264\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a264, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a171\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a171, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~78\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~78, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[79]\, auto_signaltap_0|acq_data_in_reg[79], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][79]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][79]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][79]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][79], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][79]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][79], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][79]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][79]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][79]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][79], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][79]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][79]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][79]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][79], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a172\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a172, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a265\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a265, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a358\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a358, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~79\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~79, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[80]\, auto_signaltap_0|acq_data_in_reg[80], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][80]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][80]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][80]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][80], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][80]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][80], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][80]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][80]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][80]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][80], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][80]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][80], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a173\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a173, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a359\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a359, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a266\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a266, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~80\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~80, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[81]~feeder\, auto_signaltap_0|acq_data_in_reg[81]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[81]\, auto_signaltap_0|acq_data_in_reg[81], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][81]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][81]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][81]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][81], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][81]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][81], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][81]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][81]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][81]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][81], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][81]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][81]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][81]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][81], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a174\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a174, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a267\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a267, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a360\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a360, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~81\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~81, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[82]~feeder\, auto_signaltap_0|acq_data_in_reg[82]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[82]\, auto_signaltap_0|acq_data_in_reg[82], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][82]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][82]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][82]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][82], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][82]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][82], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][82]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][82]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][82]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][82], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][82]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][82], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a268\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a268, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a361\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a361, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a175\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a175, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~82\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~82, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[83]~feeder\, auto_signaltap_0|acq_data_in_reg[83]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[83]\, auto_signaltap_0|acq_data_in_reg[83], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][83]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][83]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][83]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][83], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][83]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][83]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][83]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][83], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][83]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][83]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][83]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][83], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][83]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][83]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][83]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][83], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a362\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a362, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a269\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a269, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a176\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a176, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~83\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~83, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[84]~feeder\, auto_signaltap_0|acq_data_in_reg[84]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[84]\, auto_signaltap_0|acq_data_in_reg[84], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][84]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][84]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][84]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][84], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][84]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][84], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][84]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][84]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][84]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][84], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][84]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][84]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][84]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][84], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a363\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a363, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a177\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a177, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a270\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a270, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~84\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~84, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[85]~feeder\, auto_signaltap_0|acq_data_in_reg[85]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[85]\, auto_signaltap_0|acq_data_in_reg[85], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][85]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][85]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][85]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][85], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][85]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][85]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][85]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][85], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][85]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][85]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][85]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][85], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][85]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][85]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][85]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][85], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a364\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a364, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a271\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a271, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a178\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a178, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~85\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~85, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[86]\, auto_signaltap_0|acq_data_in_reg[86], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][86]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][86]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][86]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][86], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][86]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][86], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][86]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][86]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][86]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][86], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][86]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][86]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][86]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][86], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a179\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a179, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a272\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a272, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a365\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a365, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~86\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~86, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[87]~feeder\, auto_signaltap_0|acq_data_in_reg[87]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[87]\, auto_signaltap_0|acq_data_in_reg[87], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][87]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][87]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][87]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][87], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][87]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][87]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][87]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][87], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][87]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][87]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][87]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][87], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][87]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][87]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][87]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][87], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a366\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a366, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a180\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a180, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a273\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a273, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~87\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~87, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[88]\, auto_signaltap_0|acq_data_in_reg[88], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][88]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][88]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][88]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][88], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][88]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][88]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][88]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][88], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][88]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][88]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][88]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][88], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][88]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][88], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a274\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a274, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a367\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a367, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a181\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a181, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~88\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~88, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[89]\, auto_signaltap_0|acq_data_in_reg[89], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][89]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][89]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][89]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][89], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][89]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][89]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][89]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][89], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][89]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][89]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][89]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][89], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][89]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][89]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][89]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][89], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a182\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a182, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a368\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a368, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a275\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a275, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~89\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~89, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[90]~feeder\, auto_signaltap_0|acq_data_in_reg[90]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[90]\, auto_signaltap_0|acq_data_in_reg[90], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][90]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][90], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][90]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][90], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][90]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][90], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][90]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][90]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][90]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][90], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a369\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a369, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a276\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a276, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a183\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a183, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~90\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~90, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[91]\, auto_signaltap_0|acq_data_in_reg[91], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][91]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][91]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][91]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][91], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][91]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][91]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][91]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][91], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][91]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][91]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][91]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][91], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][91]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][91]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][91]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][91], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a277\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a277, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a370\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a370, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a184\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a184, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~91\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~91, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[92]\, auto_signaltap_0|acq_data_in_reg[92], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][92]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][92]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][92]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][92], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][92]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][92], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][92]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][92]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][92]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][92], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][92]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][92]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][92]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][92], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a371\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a371, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a185\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a185, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a278\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a278, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l2_w92_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l2_w92_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~92\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~92, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[92]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[92], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[91]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[91], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[90]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[90], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[89]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[89], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[88]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[88], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[87]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[87], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[86]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[86], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[85]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[85], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[84]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[84], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[83]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[83], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[82]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[82], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[81]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[81], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[80]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[80], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[79]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[79], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[78]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[78], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[77]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[77], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[76]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[76], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[75]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[75], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[74]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[74], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[73]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[73], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[72]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[72], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[71]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[71], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[70]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[70], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[69]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[69], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[68]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[68], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[67]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[67], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[66]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[66], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[65]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[65], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[64]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[64], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[63]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[63], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[62]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[62], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[60]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[60], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[59]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[59], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[58]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[58], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[57]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[57], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[56]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[56], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[55]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[55], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[53]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[53], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[52]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[52], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[51]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[51], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[49]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[49], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[48]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[48], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[46]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[46], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_segment_var[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_segment_var[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_segment_var[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_segment_var[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~17\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~17, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[17], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:segment_shift_var, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|w_anode1w[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|w_anode1w[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][0]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|w_anode30w[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|w_anode30w[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|w_anode14w[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|w_anode14w[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][0]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|w_anode22w[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|w_anode22w[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w0_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w0_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][1]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w1_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w1_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][2]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][2]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w2_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w2_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][3]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w3_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w3_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][4]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w4_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w4_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][5]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w5_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w5_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w6_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w6_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][7]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w7_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w7_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][8]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w8_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w8_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][9]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w9_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w9_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][10]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][10]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w10_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w10_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][11]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w11_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w11_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][12]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w12_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w12_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][13]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][13]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w13_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w13_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][14]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][14]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][14], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][14]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][14]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][14], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w14_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w14_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][15]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][15]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][15], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][15]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][15]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][15], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w15_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w15_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][16]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][16]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][16], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][16]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][16]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][16], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w16_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w16_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][17]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][17]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][17], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][17], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w17_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w17_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][18], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][18], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w18_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w18_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][19], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][19]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][19]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][19], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w19_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w19_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][20]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][20]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][20], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][20], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w20_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w20_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][21]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][21]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][21], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][21]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][21]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][21], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w21_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w21_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][22]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][22]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][22], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][22], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w22_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w22_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][23], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][23]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][23]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][23], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w23_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w23_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][24]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][24]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][24], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][24], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w24_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w24_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][25]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][25]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][25], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][25]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][25]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][25], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w25_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w25_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][26]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][26]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[2][26], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][26]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][26]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[3][26], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w26_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|l2_w26_n0_mux_dataout~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~3, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[8]~1, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[7]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~2, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[7]~DUPLICATE, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0, de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0], de10_vga_ball, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, de10_vga_ball, 1
instance = comp, \u0|hps_0|fpga_interfaces|debug_apb\, u0|hps_0|fpga_interfaces|debug_apb, de10_vga_ball, 1
instance = comp, \u0|hps_0|fpga_interfaces|tpiu\, u0|hps_0|fpga_interfaces|tpiu, de10_vga_ball, 1
instance = comp, \u0|hps_0|fpga_interfaces|boot_from_fpga\, u0|hps_0|fpga_interfaces|boot_from_fpga, de10_vga_ball, 1
instance = comp, \u0|hps_0|fpga_interfaces|fpga2hps\, u0|hps_0|fpga_interfaces|fpga2hps, de10_vga_ball, 1
instance = comp, \u0|hps_0|fpga_interfaces|hps2fpga\, u0|hps_0|fpga_interfaces|hps2fpga, de10_vga_ball, 1
instance = comp, \u0|hps_0|fpga_interfaces|f2sdram\, u0|hps_0|fpga_interfaces|f2sdram, de10_vga_ball, 1
instance = comp, \auto_hub|~GND\, auto_hub|~GND, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, de10_vga_ball, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, de10_vga_ball, 1
instance = comp, \CLOCK3_50~input\, CLOCK3_50~input, de10_vga_ball, 1
instance = comp, \CLOCK4_50~input\, CLOCK4_50~input, de10_vga_ball, 1
instance = comp, \SW[1]~input\, SW[1]~input, de10_vga_ball, 1
instance = comp, \HPS_LCM_SPIM_MISO~input\, HPS_LCM_SPIM_MISO~input, de10_vga_ball, 1
instance = comp, \HPS_SPIM_MISO~input\, HPS_SPIM_MISO~input, de10_vga_ball, 1
instance = comp, \DRAM_DQ[0]~input\, DRAM_DQ[0]~input, de10_vga_ball, 1
instance = comp, \DRAM_DQ[1]~input\, DRAM_DQ[1]~input, de10_vga_ball, 1
instance = comp, \DRAM_DQ[2]~input\, DRAM_DQ[2]~input, de10_vga_ball, 1
instance = comp, \DRAM_DQ[3]~input\, DRAM_DQ[3]~input, de10_vga_ball, 1
instance = comp, \DRAM_DQ[4]~input\, DRAM_DQ[4]~input, de10_vga_ball, 1
instance = comp, \DRAM_DQ[5]~input\, DRAM_DQ[5]~input, de10_vga_ball, 1
instance = comp, \DRAM_DQ[6]~input\, DRAM_DQ[6]~input, de10_vga_ball, 1
instance = comp, \DRAM_DQ[7]~input\, DRAM_DQ[7]~input, de10_vga_ball, 1
instance = comp, \DRAM_DQ[8]~input\, DRAM_DQ[8]~input, de10_vga_ball, 1
instance = comp, \DRAM_DQ[9]~input\, DRAM_DQ[9]~input, de10_vga_ball, 1
instance = comp, \DRAM_DQ[10]~input\, DRAM_DQ[10]~input, de10_vga_ball, 1
instance = comp, \DRAM_DQ[11]~input\, DRAM_DQ[11]~input, de10_vga_ball, 1
instance = comp, \DRAM_DQ[12]~input\, DRAM_DQ[12]~input, de10_vga_ball, 1
instance = comp, \DRAM_DQ[13]~input\, DRAM_DQ[13]~input, de10_vga_ball, 1
instance = comp, \DRAM_DQ[14]~input\, DRAM_DQ[14]~input, de10_vga_ball, 1
instance = comp, \DRAM_DQ[15]~input\, DRAM_DQ[15]~input, de10_vga_ball, 1
instance = comp, \HPS_CONV_USB_N~input\, HPS_CONV_USB_N~input, de10_vga_ball, 1
instance = comp, \HPS_FLASH_DATA[0]~input\, HPS_FLASH_DATA[0]~input, de10_vga_ball, 1
instance = comp, \HPS_FLASH_DATA[1]~input\, HPS_FLASH_DATA[1]~input, de10_vga_ball, 1
instance = comp, \HPS_FLASH_DATA[2]~input\, HPS_FLASH_DATA[2]~input, de10_vga_ball, 1
instance = comp, \HPS_FLASH_DATA[3]~input\, HPS_FLASH_DATA[3]~input, de10_vga_ball, 1
instance = comp, \HPS_GSENSOR_INT~input\, HPS_GSENSOR_INT~input, de10_vga_ball, 1
instance = comp, \HPS_I2C1_SCLK~input\, HPS_I2C1_SCLK~input, de10_vga_ball, 1
instance = comp, \HPS_I2C1_SDAT~input\, HPS_I2C1_SDAT~input, de10_vga_ball, 1
instance = comp, \HPS_I2C2_SCLK~input\, HPS_I2C2_SCLK~input, de10_vga_ball, 1
instance = comp, \HPS_I2C2_SDAT~input\, HPS_I2C2_SDAT~input, de10_vga_ball, 1
instance = comp, \HPS_I2C_CONTROL~input\, HPS_I2C_CONTROL~input, de10_vga_ball, 1
instance = comp, \HPS_KEY~input\, HPS_KEY~input, de10_vga_ball, 1
instance = comp, \HPS_LCM_BK~input\, HPS_LCM_BK~input, de10_vga_ball, 1
instance = comp, \HPS_LCM_D_C~input\, HPS_LCM_D_C~input, de10_vga_ball, 1
instance = comp, \HPS_LCM_RST_N~input\, HPS_LCM_RST_N~input, de10_vga_ball, 1
instance = comp, \HPS_LED~input\, HPS_LED~input, de10_vga_ball, 1
instance = comp, \HPS_LTC_GPIO~input\, HPS_LTC_GPIO~input, de10_vga_ball, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, de10_vga_ball, 1
