// Seed: 3084767953
module module_0;
  wire id_1;
  assign id_2 = 1;
  assign id_1 = !-1'b0;
  module_2 modCall_1 ();
  assign id_1 = (id_1);
endmodule
module module_1 (
    output tri id_0,
    input  wor id_1
);
  wire id_3;
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2;
  assign module_0.id_2 = 0;
endmodule
module module_3;
  wand #(id_1, 1'b0 - 1'b0) id_2 = id_1;
  logic [7:0] id_3, id_4, id_5;
  module_2 modCall_1 ();
  wire id_6;
  wire id_7;
  wire id_8;
  assign id_5[1 : 1] = 1;
  assign id_5 = id_4;
endmodule
