#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed May 14 16:55:11 2025
# Process ID         : 34628
# Current directory  : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/synthesis_tests
# Command line       : vivado.exe -mode batch -source run_synthesis.tcl -tclargs
# Log file           : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/synthesis_tests/vivado.log
# Journal file       : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/synthesis_tests\vivado.jou
# Running On         : wenruoxu
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 9 7950X 16-Core Processor            
# CPU Frequency      : 4491 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 50621 MB
# Swap memory        : 3221 MB
# Total Virtual      : 53842 MB
# Available Virtual  : 22260 MB
#-----------------------------------------------------------
source run_synthesis.tcl
# set module_list {}
# set module_file ""
# set part_name "xc7z020clg484-1"
# set rtl_dir "../rtl"
# set nthreads 32
# set report_dir "./reports"
# set fast_mode 1  
# for {set i 0} {$i < $argc} {incr i} {
#     set arg [lindex $argv $i]
#     switch -exact -- $arg {
#         "-modules" {
#             incr i
#             set module_list [lindex $argv $i]
#         }
#         "-module_file" {
#             incr i
#             set module_file [lindex $argv $i]
#         }
#         "-part" {
#             incr i
#             set part_name [lindex $argv $i]
#         }
#         "-rtl_dir" {
#             incr i
#             set rtl_dir [lindex $argv $i]
#         }
#         "-nthreads" {
#             incr i
#             set nthreads [lindex $argv $i]
#         }
#     }
# }
# file mkdir $report_dir
# set summary_file [open "$report_dir/synthesis_summary.csv" "w"]
# puts $summary_file "Module,LUTs,Registers,DSPs,BRAMs"
# close $summary_file
# if {$module_file != ""} {
#     if {[file exists $module_file]} {
#         set fp [open $module_file r]
#         set module_list {}
#         while {[gets $fp line] >= 0} {
#             set line [string trim $line]
#             if {$line != "" && [string index $line 0] != "#"} {
#                 lappend module_list $line
#             }
#         }
#         close $fp
#         puts "Loaded modules from file: $module_file"
#     } else {
#         puts "Error: Module file not found: $module_file"
#     }
# }
# if {[llength $module_list] == 0} {
#     puts "No module list specified, searching for all top modules in rtl directory..."
#     set verilog_files [glob -nocomplain "$rtl_dir/*.v" "$rtl_dir/*.sv"]
#     
#     foreach file $verilog_files {
#         set filename [file tail $file]
#         set module_name [file rootname $filename]
#         lappend module_list $module_name
#     }
# }
No module list specified, searching for all top modules in rtl directory...
# puts "Synthesizing the following modules: $module_list"
Synthesizing the following modules: converter int_mul_fra rgb2ycbcr_container
# puts "Using FPGA part: $part_name"
Using FPGA part: xc7z020clg484-1
# puts "RTL files directory: $rtl_dir"
RTL files directory: ../rtl
# puts "Using thread count: $nthreads"
Using thread count: 32
# foreach module $module_list {
#     puts "\n========================================="
#     puts "Starting synthesis for module: $module"
#     puts "=========================================\n"
#     
#     # Create module project directory
#     set proj_dir "./${module}_proj"
#     file mkdir $proj_dir
#     
#     # Create project
#     create_project ${module}_proj $proj_dir -part $part_name -force
#     set_property target_language Verilog [current_project]
#     
#     # Add all rtl files
#     add_files -norecurse [glob -nocomplain "$rtl_dir/*.v" "$rtl_dir/*.sv"]
#     update_compile_order -fileset sources_1
#     
#     # Set top module
#     set_property top $module [current_fileset]
#     
#     # Set synthesis options
#     set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#     
#     # Run synthesis
#     puts "Synthesizing module $module..."
#     reset_run synth_1
#     launch_runs synth_1 -jobs $nthreads
#     wait_on_run synth_1
#     
#     # Check if synthesis was successful
#     if {[get_property PROGRESS [get_runs synth_1]] != "100%"} {
#         puts "Error: Module $module synthesis failed!"
#         close_project
#         continue
#     }
#     
#     # Create module report directory
#     set module_report_dir "$report_dir/$module"
#     file mkdir $module_report_dir
#     
#     # Generate utilization report directly from the synthesis run
#     set utilization_rpt "$module_report_dir/utilization_synth.rpt"
#     open_run synth_1
#     report_utilization -file $utilization_rpt
#     
#     # Extract resource usage from the utilization report
#     set lut_count 0
#     set reg_count 0
#     set dsp_count 0
#     set bram_count 0
#     
#     # Parse the utilization report file to extract resource counts
#     if {[file exists $utilization_rpt]} {
#         set fp [open $utilization_rpt r]
#         set report_content [read $fp]
#         close $fp
#         
#         # Extract LUT usage
#         if {[regexp {CLB LUTs\*\s+\|\s+(\d+)} $report_content match lut_count]} {
#             puts "LUTs: $lut_count"
#         }
#         
#         # Extract register usage
#         if {[regexp {CLB Registers\s+\|\s+(\d+)} $report_content match reg_count]} {
#             puts "Registers: $reg_count"
#         }
#         
#         # Extract DSP usage
#         if {[regexp {DSPs\s+\|\s+(\d+)} $report_content match dsp_count]} {
#             puts "DSPs: $dsp_count"
#         }
#         
#         # Extract BRAM usage
#         if {[regexp {Block RAM Tile\s+\|\s+(\d+\.?\d*)} $report_content match bram_count]} {
#             puts "BRAMs: $bram_count"
#         }
#     }
#     
#     # Add to summary CSV
#     set summary_file [open "$report_dir/synthesis_summary.csv" "a"]
#     puts $summary_file "$module,$lut_count,$reg_count,$dsp_count,$bram_count"
#     close $summary_file
#     
#     # Save checkpoint
#     write_checkpoint -force "$module_report_dir/post_synth.dcp"
#     
#     # Close project
#     close_project
#     
#     puts "\nModule $module synthesis and resource report completed"
# }

=========================================
Starting synthesis for module: converter
=========================================

INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/synthesis_tests/converter_proj'
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 657.297 ; gain = 227.430
Synthesizing module converter...
CRITICAL WARNING: [filemgmt 20-742] The top module "converter" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed May 14 16:55:23 2025] Launched synth_1...
Run output will be captured here: C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/synthesis_tests/converter_proj/converter_proj.runs/synth_1/runme.log
[Wed May 14 16:55:23 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log rgb2ycbcr_container.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rgb2ycbcr_container.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed May 14 16:55:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source rgb2ycbcr_container.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 657.039 ; gain = 228.258
Command: synth_design -top rgb2ycbcr_container -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18144
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1127.566 ; gain = 467.523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr_container' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/rgb2ycbcr_container.v:1]
INFO: [Synth 8-6157] synthesizing module 'int_mul_fra_ycbcr' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/converter.v:15]
INFO: [Synth 8-6157] synthesizing module 'shift_add_multiplier_8x16_frac' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/int_mul_fra.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_add_multiplier_8x16_frac' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/int_mul_fra.v:1]
INFO: [Synth 8-6155] done synthesizing module 'int_mul_fra_ycbcr' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/converter.v:15]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr_container' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/rgb2ycbcr_container.v:1]
WARNING: [Synth 8-7129] Port clk in module rgb2ycbcr_container is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1235.863 ; gain = 575.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1235.863 ; gain = 575.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1235.863 ; gain = 575.820
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1235.863 ; gain = 575.820
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   32 Bit       Adders := 192   
	   8 Input   24 Bit       Adders := 576   
+---Muxes : 
	   2 Input   23 Bit        Muxes := 576   
	   2 Input   22 Bit        Muxes := 576   
	   2 Input   21 Bit        Muxes := 576   
	   2 Input   20 Bit        Muxes := 576   
	   2 Input   19 Bit        Muxes := 576   
	   2 Input   18 Bit        Muxes := 576   
	   2 Input   17 Bit        Muxes := 576   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port clk in module rgb2ycbcr_container is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1464.879 ; gain = 804.836
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1464.879 ; gain = 804.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1491.996 ; gain = 831.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1688.938 ; gain = 1028.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1688.938 ; gain = 1028.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1692.215 ; gain = 1032.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1692.215 ; gain = 1032.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1692.215 ; gain = 1032.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1692.215 ; gain = 1032.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |  7296|
|2     |LUT1   |   576|
|3     |LUT2   |  8320|
|4     |LUT3   |  9216|
|5     |LUT4   |  6464|
|6     |LUT5   |  5440|
|7     |LUT6   |  5888|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 43200|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1692.215 ; gain = 1032.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1692.215 ; gain = 1032.172
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1692.215 ; gain = 1032.172
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.373 . Memory (MB): peak = 1794.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'rgb2ycbcr_container' is not ideal for floorplanning, since the cellview 'rgb2ycbcr_container' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1936.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: db72c001
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1936.121 ; gain = 1279.082
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 2242.324 ; gain = 6.758
INFO: [Common 17-1381] The checkpoint 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/synthesis_tests/converter_proj/converter_proj.runs/synth_1/rgb2ycbcr_container.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2251.449 ; gain = 315.328
INFO: [Vivado 12-24828] Executing command : report_utilization -file rgb2ycbcr_container_utilization_synth.rpt -pb rgb2ycbcr_container_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 14 16:56:16 2025...
[Wed May 14 16:56:18 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:55 . Memory (MB): peak = 674.754 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.238 . Memory (MB): peak = 952.988 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'rgb2ycbcr_container' is not ideal for floorplanning, since the cellview 'rgb2ycbcr_container' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1124.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1124.410 ; gain = 449.656
DSPs: 0
BRAMs: 0
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1720.957 ; gain = 6.883
INFO: [Common 17-1381] The checkpoint 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/synthesis_tests/reports/converter/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1729.309 ; gain = 604.898

Module converter synthesis and resource report completed

=========================================
Starting synthesis for module: int_mul_fra
=========================================

INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/synthesis_tests/int_mul_fra_proj'
Synthesizing module int_mul_fra...
CRITICAL WARNING: [filemgmt 20-742] The top module "int_mul_fra" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed May 14 16:56:36 2025] Launched synth_1...
Run output will be captured here: C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/synthesis_tests/int_mul_fra_proj/int_mul_fra_proj.runs/synth_1/runme.log
[Wed May 14 16:56:36 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log rgb2ycbcr_container.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rgb2ycbcr_container.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed May 14 16:56:39 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source rgb2ycbcr_container.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 654.797 ; gain = 225.664
Command: synth_design -top rgb2ycbcr_container -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30044
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1127.305 ; gain = 468.574
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr_container' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/rgb2ycbcr_container.v:1]
INFO: [Synth 8-6157] synthesizing module 'int_mul_fra_ycbcr' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/converter.v:15]
INFO: [Synth 8-6157] synthesizing module 'shift_add_multiplier_8x16_frac' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/int_mul_fra.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_add_multiplier_8x16_frac' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/int_mul_fra.v:1]
INFO: [Synth 8-6155] done synthesizing module 'int_mul_fra_ycbcr' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/converter.v:15]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr_container' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/rgb2ycbcr_container.v:1]
WARNING: [Synth 8-7129] Port clk in module rgb2ycbcr_container is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.629 ; gain = 575.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.629 ; gain = 575.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.629 ; gain = 575.898
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.629 ; gain = 575.898
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   32 Bit       Adders := 192   
	   8 Input   24 Bit       Adders := 576   
+---Muxes : 
	   2 Input   23 Bit        Muxes := 576   
	   2 Input   22 Bit        Muxes := 576   
	   2 Input   21 Bit        Muxes := 576   
	   2 Input   20 Bit        Muxes := 576   
	   2 Input   19 Bit        Muxes := 576   
	   2 Input   18 Bit        Muxes := 576   
	   2 Input   17 Bit        Muxes := 576   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port clk in module rgb2ycbcr_container is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1459.457 ; gain = 800.727
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1459.457 ; gain = 800.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1487.523 ; gain = 828.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1685.809 ; gain = 1027.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1685.809 ; gain = 1027.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1689.867 ; gain = 1031.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1689.867 ; gain = 1031.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1689.867 ; gain = 1031.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1689.867 ; gain = 1031.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |  7296|
|2     |LUT1   |   576|
|3     |LUT2   |  8320|
|4     |LUT3   |  9216|
|5     |LUT4   |  6464|
|6     |LUT5   |  5440|
|7     |LUT6   |  5888|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 43200|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1689.867 ; gain = 1031.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1689.867 ; gain = 1031.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1689.867 ; gain = 1031.137
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.353 . Memory (MB): peak = 1790.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'rgb2ycbcr_container' is not ideal for floorplanning, since the cellview 'rgb2ycbcr_container' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1932.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: db72c001
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1932.770 ; gain = 1277.973
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.109 . Memory (MB): peak = 2245.262 ; gain = 7.012
INFO: [Common 17-1381] The checkpoint 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/synthesis_tests/int_mul_fra_proj/int_mul_fra_proj.runs/synth_1/rgb2ycbcr_container.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2255.477 ; gain = 322.707
INFO: [Vivado 12-24828] Executing command : report_utilization -file rgb2ycbcr_container_utilization_synth.rpt -pb rgb2ycbcr_container_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 14 16:57:25 2025...
[Wed May 14 16:57:26 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1729.309 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.241 . Memory (MB): peak = 1729.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'rgb2ycbcr_container' is not ideal for floorplanning, since the cellview 'rgb2ycbcr_container' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1729.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

DSPs: 0
BRAMs: 0
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1742.957 ; gain = 8.477
INFO: [Common 17-1381] The checkpoint 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/synthesis_tests/reports/int_mul_fra/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1753.723 ; gain = 24.414

Module int_mul_fra synthesis and resource report completed

=========================================
Starting synthesis for module: rgb2ycbcr_container
=========================================

INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/synthesis_tests/rgb2ycbcr_container_proj'
Synthesizing module rgb2ycbcr_container...
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed May 14 16:57:38 2025] Launched synth_1...
Run output will be captured here: C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/synthesis_tests/rgb2ycbcr_container_proj/rgb2ycbcr_container_proj.runs/synth_1/runme.log
[Wed May 14 16:57:38 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log rgb2ycbcr_container.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rgb2ycbcr_container.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed May 14 16:57:42 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source rgb2ycbcr_container.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 654.789 ; gain = 225.781
Command: synth_design -top rgb2ycbcr_container -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 40784
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1128.047 ; gain = 470.316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr_container' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/rgb2ycbcr_container.v:1]
INFO: [Synth 8-6157] synthesizing module 'int_mul_fra_ycbcr' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/converter.v:15]
INFO: [Synth 8-6157] synthesizing module 'shift_add_multiplier_8x16_frac' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/int_mul_fra.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_add_multiplier_8x16_frac' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/int_mul_fra.v:1]
INFO: [Synth 8-6155] done synthesizing module 'int_mul_fra_ycbcr' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/converter.v:15]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr_container' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/rgb2ycbcr_container.v:1]
WARNING: [Synth 8-7129] Port clk in module rgb2ycbcr_container is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1235.562 ; gain = 577.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1235.562 ; gain = 577.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1235.562 ; gain = 577.832
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1235.562 ; gain = 577.832
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   32 Bit       Adders := 192   
	   8 Input   24 Bit       Adders := 576   
+---Muxes : 
	   2 Input   23 Bit        Muxes := 576   
	   2 Input   22 Bit        Muxes := 576   
	   2 Input   21 Bit        Muxes := 576   
	   2 Input   20 Bit        Muxes := 576   
	   2 Input   19 Bit        Muxes := 576   
	   2 Input   18 Bit        Muxes := 576   
	   2 Input   17 Bit        Muxes := 576   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port clk in module rgb2ycbcr_container is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1465.277 ; gain = 807.547
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1465.277 ; gain = 807.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1491.797 ; gain = 834.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1688.383 ; gain = 1030.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1688.383 ; gain = 1030.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1692.133 ; gain = 1034.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1692.133 ; gain = 1034.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1692.133 ; gain = 1034.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1692.133 ; gain = 1034.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |  7296|
|2     |LUT1   |   576|
|3     |LUT2   |  8320|
|4     |LUT3   |  9216|
|5     |LUT4   |  6464|
|6     |LUT5   |  5440|
|7     |LUT6   |  5888|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 43200|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1692.133 ; gain = 1034.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1692.133 ; gain = 1034.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1692.133 ; gain = 1034.402
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.335 . Memory (MB): peak = 1793.234 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'rgb2ycbcr_container' is not ideal for floorplanning, since the cellview 'rgb2ycbcr_container' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1934.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: db72c001
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1934.840 ; gain = 1280.051
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 2244.008 ; gain = 7.102
INFO: [Common 17-1381] The checkpoint 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/synthesis_tests/rgb2ycbcr_container_proj/rgb2ycbcr_container_proj.runs/synth_1/rgb2ycbcr_container.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2253.258 ; gain = 318.418
INFO: [Vivado 12-24828] Executing command : report_utilization -file rgb2ycbcr_container_utilization_synth.rpt -pb rgb2ycbcr_container_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 14 16:58:28 2025...
[Wed May 14 16:58:29 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1753.723 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 1753.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'rgb2ycbcr_container' is not ideal for floorplanning, since the cellview 'rgb2ycbcr_container' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1753.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

DSPs: 0
BRAMs: 0
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1758.031 ; gain = 4.309
INFO: [Common 17-1381] The checkpoint 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/synthesis_tests/reports/rgb2ycbcr_container/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1767.438 ; gain = 13.715

Module rgb2ycbcr_container synthesis and resource report completed
# if {!$fast_mode} {
#     # Create comparison report
#     puts "\nGenerating HTML synthesis comparison report..."
#     
#     # Create HTML report
#     set html_report [open "$report_dir/synthesis_comparison.html" "w"]
#     
#     puts $html_report "<!DOCTYPE html>
#     <html>
#     <head>
#         <title>Vivado Synthesis Comparison Report</title>
#         <style>
#             body { font-family: Arial, sans-serif; margin: 20px; }
#             h1 { color: #333366; }
#             table { border-collapse: collapse; width: 100%; margin-top: 20px; }
#             th, td { border: 1px solid #ddd; padding: 8px; text-align: right; }
#             th { background-color: #f2f2f2; text-align: center; }
#             tr:nth-child(even) { background-color: #f9f9f9; }
#             tr:hover { background-color: #f1f1f1; }
#             th:first-child, td:first-child { text-align: left; }
#             .best { background-color: #d4edda; }
#         </style>
#     </head>
#     <body>
#         <h1>Vivado Synthesis Comparison Report</h1>
#         <p>FPGA Part: $part_name</p>
#         <p>Generated: [clock format [clock seconds] -format {%Y-%m-%d %H:%M:%S}]</p>
#         <table>
#             <tr>
#                 <th>Module</th>
#                 <th>LUTs</th>
#                 <th>Registers</th>
#                 <th>DSP</th>
#                 <th>BRAM</th>
#             </tr>"
#     
#     # Read CSV file and add to HTML table
#     set csv_file [open "$report_dir/synthesis_summary.csv" "r"]
#     gets $csv_file header
#     set rows {}
#     
#     # Read all lines into memory
#     while {[gets $csv_file line] >= 0} {
#         lappend rows [split $line ","]
#     }
#     close $csv_file
#     
#     # Find best values for each column
#     set best_lut [lindex [lsort -real -index 1 $rows] 0 0]
#     set best_reg [lindex [lsort -real -index 2 $rows] 0 0]
#     set best_dsp [lindex [lsort -real -index 3 $rows] 0 0]
#     set best_bram [lindex [lsort -real -index 4 $rows] 0 0]
#     
#     # Write rows to HTML
#     foreach row $rows {
#         set module [lindex $row 0]
#         set luts [lindex $row 1]
#         set regs [lindex $row 2]
#         set dsps [lindex $row 3]
#         set brams [lindex $row 4]
#         
#         puts $html_report "        <tr>"
#         puts $html_report "            <td>$module</td>"
#         puts $html_report "            <td[expr {$module == $best_lut ? " class=\"best\"" : ""}]>$luts</td>"
#         puts $html_report "            <td[expr {$module == $best_reg ? " class=\"best\"" : ""}]>$regs</td>"
#         puts $html_report "            <td[expr {$module == $best_dsp ? " class=\"best\"" : ""}]>$dsps</td>"
#         puts $html_report "            <td[expr {$module == $best_bram ? " class=\"best\"" : ""}]>$brams</td>"
#         puts $html_report "        </tr>"
#     }
#     
#     puts $html_report "    </table>
#     </body>
#     </html>"
#     
#     close $html_report
# }
# puts "\nSynthesis test completed!"

Synthesis test completed!
# puts "Summary report located at: $report_dir/synthesis_summary.csv"
Summary report located at: ./reports/synthesis_summary.csv
# if {!$fast_mode} {
#     puts "Comparison report located at: $report_dir/synthesis_comparison.html"
# }
# puts "Detailed reports in each module's report directory"
Detailed reports in each module's report directory
INFO: [Common 17-206] Exiting Vivado at Wed May 14 16:58:40 2025...
