{"Edge": true, "LAMP": true, "SpecPriv": true, "Experiment": {"total_coverage": 99.8, "loops": {"main :: while.cond.i": {"total_lcDeps": 112, "lcDeps_coverage": 87.5, "exec_coverage": 99.6, "covered_lcDeps": 98, "debug_info": "filename:md5.c, line:200, col:5", "exec_time": 3325, "total_time": 3337, "dependence_info": {"num_war_lcdep": 0, "avail_count": {"ctrl": {"ctrl-spec-remedy": 94, "replicable-stage-remedy": 94}, "war": {}, "raw": {}, "reg": {"replicable-stage-remedy": 6}, "waw": {"mem-ver-remedy": 4}}, "chosen_count": {"ctrl": {"replicable-stage-remedy": 94}, "war": {}, "raw": {}, "reg": {"replicable-stage-remedy": 6}, "waw": {}}, "num_control_lcdep": 94, "num_waw_lcdep": 4, "num_raw_lcdep": 8, "num_reg_lcdep": 6, "num_queries": 23104}}, "main :: for.cond7": {"total_lcDeps": 4311, "lcDeps_coverage": 99.98, "exec_coverage": 99.8, "covered_lcDeps": 4310, "loop_speedup": 9.94, "debug_info": "filename:md5.c, line:277, col:5", "exec_time": 3330, "selected": true, "total_time": 3337, "dependence_info": {"num_war_lcdep": 2596, "avail_count": {"ctrl": {"ctrl-spec-remedy": 478, "replicable-stage-remedy": 478}, "war": {"locality-private-remedy": 1184, "txio-remedy": 4, "locality-separated-remedy": 1408, "invariant-value-pred-remedy": 1552, "smtx-lamp-remedy": 15, "ctrl-spec-remedy": 2056, "ptr-residue-remedy": 1152, "mem-ver-remedy": 2596, "mem-spec-aa-remedy": 2592}, "raw": {"locality-private-remedy": 1167, "txio-remedy": 4, "invariant-value-pred-remedy": 1167, "ctrl-spec-remedy": 648, "smtx-lamp-remedy": 1167, "mem-spec-aa-remedy": 1167}, "reg": {"replicable-stage-remedy": 1}, "waw": {"locality-private-remedy": 61, "txio-remedy": 4, "priv-full-overlap-remedy": 25, "mem-spec-aa-remedy": 61, "smtx-lamp-remedy": 36, "ctrl-spec-remedy": 27, "mem-ver-remedy": 65, "invariant-value-pred-remedy": 45}}, "chosen_count": {"ctrl": {"replicable-stage-remedy": 478}, "war": {"txio-remedy": 4, "mem-ver-remedy": 2592}, "raw": {"ctrl-spec-remedy": 648, "txio-remedy": 4, "invariant-value-pred-remedy": 519}, "reg": {"replicable-stage-remedy": 1}, "waw": {"ctrl-spec-remedy": 27, "txio-remedy": 4, "priv-full-overlap-remedy": 16, "invariant-value-pred-remedy": 18}}, "num_control_lcdep": 478, "num_waw_lcdep": 65, "num_raw_lcdep": 1171, "num_reg_lcdep": 1, "num_queries": 931225}, "loop_stage": "DSWP[P22']"}, "main :: for.cond9": {"total_lcDeps": 451, "lcDeps_coverage": 98.89, "exec_coverage": 99.8, "covered_lcDeps": 446, "debug_info": "filename:md5.c, line:279, col:9", "exec_time": 3330, "total_time": 3337, "dependence_info": {"num_war_lcdep": 132, "avail_count": {"ctrl": {"ctrl-spec-remedy": 150, "replicable-stage-remedy": 150}, "war": {"mem-spec-aa-remedy": 2, "invariant-value-pred-remedy": 132, "mem-ver-remedy": 132, "smtx-lamp-remedy": 4}, "raw": {"redux-remedy": 1, "ctrl-spec-remedy": 1, "invariant-value-pred-remedy": 150, "smtx-lamp-remedy": 70, "mem-spec-aa-remedy": 70}, "reg": {"replicable-stage-remedy": 5}, "waw": {"ctrl-spec-remedy": 1, "priv-full-overlap-remedy": 4, "mem-spec-aa-remedy": 3, "smtx-lamp-remedy": 4, "redux-remedy": 1, "mem-ver-remedy": 14, "invariant-value-pred-remedy": 14}}, "chosen_count": {"ctrl": {"replicable-stage-remedy": 150}, "war": {}, "raw": {}, "reg": {"replicable-stage-remedy": 5}, "waw": {}}, "num_control_lcdep": 150, "num_waw_lcdep": 14, "num_raw_lcdep": 150, "num_reg_lcdep": 5, "num_queries": 96100}}}, "speedup": 9.76, "worker_cnt": 22}, "Loop": true}