;redcode
;assert 1
	SPL 0, <-75
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	ADD @24, 30
	MOV 621, 550
	SLT 0, @0
	SUB @121, 104
	SUB 810, 1
	SUB @121, 106
	ADD 810, 1
	SUB @121, 106
	JMZ -891, @-20
	SUB 810, 1
	SUB @121, 106
	SUB #12, @29
	JMP 810, 1
	SUB @121, 106
	SUB 12, @10
	MOV -1, <-20
	MOV 621, 550
	MOV 621, 550
	JMP @130, 9
	MOV -1, <-20
	SUB @121, 106
	SLT 621, 290
	SUB 101, <-1
	SUB #-601, <6
	SUB #12, @29
	SLT 0, @2
	SUB @121, 106
	SUB @121, 106
	MOV -1, <-20
	JMP @130, 9
	MOV -1, <-20
	MOV -1, <-20
	JMP @130, 9
	SUB 101, <-1
	MOV -1, <-20
	ADD 300, 90
	SPL 0, <-75
	SLT 621, 290
	SLT 621, 290
	SLT 621, 290
	CMP -207, <-120
	ADD #270, <1
	CMP -207, <-120
	ADD #270, <1
	SPL <12, #10
