<stg><name>mm1_stage_0.1_Pipeline_VITIS_LOOP_40_2</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %iv0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="iv0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v611, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i7 0, i7 %iv0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:0 %iv0_2 = load i7 %iv0

]]></Node>
<StgValue><ssdm name="iv0_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:2 %icmp_ln40 = icmp_eq  i7 %iv0_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:4 %add_ln40 = add i7 %iv0_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln40 = br i1 %icmp_ln40, void %.split6, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="7">
<![CDATA[
.split6:0 %iv0_cast = zext i7 %iv0_2

]]></Node>
<StgValue><ssdm name="iv0_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:2 %c_col_addr = getelementptr i32 %c_col, i64 0, i64 %iv0_cast

]]></Node>
<StgValue><ssdm name="c_col_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="6">
<![CDATA[
.split6:3 %c_col_load = load i6 %c_col_addr

]]></Node>
<StgValue><ssdm name="c_col_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split6:6 %store_ln40 = store i7 %add_ln40, i7 %iv0

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:1 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="6">
<![CDATA[
.split6:3 %c_col_load = load i6 %c_col_addr

]]></Node>
<StgValue><ssdm name="c_col_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
.split6:4 %bitcast_ln174 = bitcast i32 %c_col_load

]]></Node>
<StgValue><ssdm name="bitcast_ln174"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6:5 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %v611, i32 %bitcast_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
.split6:7 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="34" name="c_col" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="c_col"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="35" name="v611" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="v611"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="37" from="StgValue_36" to="iv0" fromId="36" toId="5">
</dataflow>
<dataflow id="39" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="40" from="v611" to="specinterface_ln0" fromId="35" toId="6">
</dataflow>
<dataflow id="42" from="empty_6" to="specinterface_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="44" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="45" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="47" from="empty_12" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="48" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="49" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="50" from="empty_12" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="51" from="empty_12" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="52" from="empty_12" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="57" from="empty_12" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="58" from="empty_12" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_59" to="store_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="61" from="iv0" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="62" from="iv0" to="iv0_2" fromId="5" toId="9">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specpipeline_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="67" from="StgValue_43" to="specpipeline_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_36" to="specpipeline_ln0" fromId="36" toId="10">
</dataflow>
<dataflow id="69" from="StgValue_43" to="specpipeline_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="71" from="p_str" to="specpipeline_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="72" from="iv0_2" to="icmp_ln40" fromId="9" toId="11">
</dataflow>
<dataflow id="74" from="StgValue_73" to="icmp_ln40" fromId="73" toId="11">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="75" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_77" to="empty" fromId="77" toId="12">
</dataflow>
<dataflow id="79" from="StgValue_77" to="empty" fromId="77" toId="12">
</dataflow>
<dataflow id="80" from="StgValue_77" to="empty" fromId="77" toId="12">
</dataflow>
<dataflow id="81" from="iv0_2" to="add_ln40" fromId="9" toId="13">
</dataflow>
<dataflow id="83" from="StgValue_82" to="add_ln40" fromId="82" toId="13">
</dataflow>
<dataflow id="84" from="icmp_ln40" to="br_ln40" fromId="11" toId="14">
</dataflow>
<dataflow id="85" from="iv0_2" to="iv0_cast" fromId="9" toId="15">
</dataflow>
<dataflow id="86" from="c_col" to="c_col_addr" fromId="34" toId="16">
</dataflow>
<dataflow id="88" from="StgValue_87" to="c_col_addr" fromId="87" toId="16">
</dataflow>
<dataflow id="89" from="iv0_cast" to="c_col_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="90" from="c_col_addr" to="c_col_load" fromId="16" toId="17">
</dataflow>
<dataflow id="91" from="add_ln40" to="store_ln40" fromId="13" toId="18">
</dataflow>
<dataflow id="92" from="iv0" to="store_ln40" fromId="5" toId="18">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecLoopName" to="specloopname_ln40" fromId="93" toId="19">
</dataflow>
<dataflow id="96" from="empty_16" to="specloopname_ln40" fromId="95" toId="19">
</dataflow>
<dataflow id="97" from="c_col_addr" to="c_col_load" fromId="16" toId="20">
</dataflow>
<dataflow id="98" from="c_col_load" to="bitcast_ln174" fromId="20" toId="21">
</dataflow>
<dataflow id="100" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln174" fromId="99" toId="22">
</dataflow>
<dataflow id="101" from="v611" to="write_ln174" fromId="35" toId="22">
</dataflow>
<dataflow id="102" from="bitcast_ln174" to="write_ln174" fromId="21" toId="22">
</dataflow>
<dataflow id="103" from="icmp_ln40" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
