<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>nn_inference</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>nn_inference</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>7.096</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>23674</Best-caseLatency>
<Average-caseLatency>23674</Average-caseLatency>
<Worst-caseLatency>23674</Worst-caseLatency>
<Best-caseRealTimeLatency>0.237 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.237 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.237 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>23675</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<col>
<Name>col</Name>
<TripCount>80</TripCount>
<Latency>23360</Latency>
<AbsoluteTimeLatency>0.234 ms</AbsoluteTimeLatency>
<IterationLatency>292</IterationLatency>
<PipelineDepth>292</PipelineDepth>
<prod>
<Name>prod</Name>
<TripCount>288</TripCount>
<Latency>289</Latency>
<AbsoluteTimeLatency>2.890 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</prod>
</col>
<loop1>
<Name>loop1</Name>
<TripCount>80</TripCount>
<Latency>82</Latency>
<AbsoluteTimeLatency>0.820 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</loop1>
<col>
<Name>col</Name>
<TripCount>5</TripCount>
<Latency>220</Latency>
<AbsoluteTimeLatency>2.200 us</AbsoluteTimeLatency>
<IterationLatency>44</IterationLatency>
<PipelineDepth>44</PipelineDepth>
<prod>
<Name>prod</Name>
<TripCount>40</TripCount>
<Latency>41</Latency>
<AbsoluteTimeLatency>0.410 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</prod>
</col>
<loop1>
<Name>loop1</Name>
<TripCount>5</TripCount>
<Latency>6</Latency>
<AbsoluteTimeLatency>60.000 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>53</BRAM_18K>
<AVAIL_BRAM>432</AVAIL_BRAM>
<UTIL_BRAM>12</UTIL_BRAM>
<DSP>8</DSP>
<AVAIL_DSP>360</AVAIL_DSP>
<UTIL_DSP>2</UTIL_DSP>
<FF>554</FF>
<AVAIL_FF>141120</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2217</LUT>
<AVAIL_LUT>70560</AVAIL_LUT>
<UTIL_LUT>3</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>nn_inference</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>nn_inference</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>nn_inference</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>nn_inference</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>nn_inference</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>nn_inference</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>nn_inference</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_img_address0</name>
<Object>input_img</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_img_ce0</name>
<Object>input_img</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_img_q0</name>
<Object>input_img</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_img_address1</name>
<Object>input_img</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_img_ce1</name>
<Object>input_img</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_img_q1</name>
<Object>input_img</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
