INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sinow/Documents/VLSI/DC_Removal/DC_Removal.srcs/sources_1/new/DCR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_A
INFO: [VRFC 10-311] analyzing module sum_B
INFO: [VRFC 10-311] analyzing module prod
INFO: [VRFC 10-311] analyzing module unit_delay
INFO: [VRFC 10-311] analyzing module saturate
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-311] analyzing module DCR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sinow/Documents/VLSI/DC_Removal/DC_Removal.srcs/sim_1/new/DCR_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCR_tb
