{"vcs1":{"timestamp_begin":1680796497.482189515, "rt":0.77, "ut":0.21, "st":0.14}}
{"vcselab":{"timestamp_begin":1680796498.282684799, "rt":1.25, "ut":0.20, "st":0.07}}
{"link":{"timestamp_begin":1680796499.552319317, "rt":0.48, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680796497.206574543}
{"VCS_COMP_START_TIME": 1680796497.206574543}
{"VCS_COMP_END_TIME": 1680796500.564498419}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338520}}
{"stitch_vcselab": {"peak_mem": 222680}}
