Reading OpenROAD database at '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-31-15/23-openroad-globalplacementskipio/top.odb'…
Reading library file at '/home/felix/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/h0ldzjka94yryiq8yxbxmwargpnmwhx6-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 10
[INFO] Setting input delay to: 10
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] place_pins args: -min_distance 3
Found 0 macro blocks.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           88
[INFO PPL-0002] Number of I/O             13
[INFO PPL-0003] Number of I/O w/sink      13
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 429.70 um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                40     150.14
  Tap cell                                 44      55.05
  Inverter                                 39     146.39
  Sequential cell                          31     814.53
  Multi-Input combinational cell           71     648.12
  Total                                   225    1814.24
Writing OpenROAD database to '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-31-15/24-openroad-ioplacement/top.odb'…
Writing netlist to '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-31-15/24-openroad-ioplacement/top.nl.v'…
Writing powered netlist to '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-31-15/24-openroad-ioplacement/top.pnl.v'…
Writing layout to '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-31-15/24-openroad-ioplacement/top.def'…
Writing timing constraints to '/home/felix/hdl-repo/UART_Chip_SV/runs/RUN_2026-02-05_20-31-15/24-openroad-ioplacement/top.sdc'…
