WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 4902177 heartbeat IPC: 2.04 cumulative IPC: 2.04 (Simulation time: 00 hr 00 min 54 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 4902178 cumulative IPC: 2.04 (Simulation time: 00 hr 00 min 54 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 4902178 cumulative IPC: 2.04 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 11069801 heartbeat IPC: 1.621 cumulative IPC: 1.621 (Simulation time: 00 hr 01 min 58 sec)
Simulation finished CPU 0 instructions: 10000002 cycles: 6167626 cumulative IPC: 1.621 (Simulation time: 00 hr 01 min 58 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 6167626 cumulative IPC: 1.621 (Simulation time: 00 hr 01 min 58 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/gcc_56B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.621 instructions: 10000002 cycles: 6167626
CPU 0 Branch Prediction Accuracy: 97.64% MPKI: 4.051 Average ROB Occupancy at Mispredict: 36.61
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.036
BRANCH_INDIRECT: 0.0707
BRANCH_CONDITIONAL: 3.94
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:    2099082 HIT:    2093302 MISS:       5780
LLC LOAD         ACCESS:      19568 HIT:      14958 MISS:       4610
LLC RFO          ACCESS:    1036616 HIT:    1035512 MISS:       1104
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    1042668 HIT:    1042668 MISS:          0
LLC TRANSLATION  ACCESS:        230 HIT:        164 MISS:         66
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 172.7 cycles
cpu0_DTLB TOTAL        ACCESS:    2459045 HIT:    2357559 MISS:     101486
cpu0_DTLB LOAD         ACCESS:    2459045 HIT:    2357559 MISS:     101486
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 1.727 cycles
cpu0_ITLB TOTAL        ACCESS:      70573 HIT:      70573 MISS:          0
cpu0_ITLB LOAD         ACCESS:      70573 HIT:      70573 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    4601806 HIT:     426642 MISS:    4175164
cpu0_L1D LOAD         ACCESS:     261024 HIT:     228253 MISS:      32771
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    4340550 HIT:     198387 MISS:    4142163
cpu0_L1D TRANSLATION  ACCESS:        232 HIT:          2 MISS:        230
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.72 cycles
cpu0_L1I TOTAL        ACCESS:      78011 HIT:      78011 MISS:          0
cpu0_L1I LOAD         ACCESS:      78011 HIT:      78011 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:    2099962 HIT:    1043543 MISS:    1056419
cpu0_L2C LOAD         ACCESS:      19611 HIT:         43 MISS:      19568
cpu0_L2C RFO          ACCESS:    1036961 HIT:        340 MISS:    1036621
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    1043160 HIT:    1043160 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        230 HIT:          0 MISS:        230
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 21.15 cycles
cpu0_STLB TOTAL        ACCESS:      31493 HIT:      31263 MISS:        230
cpu0_STLB LOAD         ACCESS:      31493 HIT:      31263 MISS:        230
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 304.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2554
  ROW_BUFFER_MISS:       3226
 AVG DBUS CONGESTED CYCLE: 3.588
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
