// Seed: 2062746910
module module_0 (
    id_1
);
  inout wire id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  wor   id_1,
    input  uwire id_2,
    output wand  id_3,
    output logic id_4
);
  assign id_0 = -1'b0;
  logic [-1 'b0 : -1] id_6;
  wire id_7;
  ;
  initial id_4 = 1;
  module_0 modCall_1 (id_7);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  parameter id_7 = 1 == -1;
  module_0 modCall_1 (id_7);
  assign id_5[-1] = id_7;
  assign id_1[1]  = id_1;
endmodule
