## ğŸŒŸ RISC-V SoC Tapeout â€“ Week 1: Day 3 (Combinational and Sequential Optimizations)

Welcome to **Day 3** of the RISC-V SoC Tapeout journey!

> **Focus:** Practical techniques to improve combinational logic area/timing and sequential (register) optimization for robust, high-performance RTL â†’ netlist results.

---

## ğŸ¯ Objectives

âœ… Understand common combinational optimizations (Constant Propogation, Boolean Logic Optimization, etc).

âœ… Learn sequential optimizations: Constant Propogation, State Optimization, Sequential Logic Cloning, Retiming, etc.

âœ… Adopt Verilog coding patterns that are synthesisâ€‘friendly and produce clean netlists.

âœ… Run Yosys flows to compare unoptimized vs optimized results and interpret `stat`/`show` outputs.

---

## ğŸ§  Combinational Optimizations

### 1ï¸âƒ£ Constant Propagation
- Replace constant-driven logic with fixed values.
- Example:
```verilog
assign y = a & 1'b0; // becomes y = 1'b0
assign z = b | 1'b1; // becomes z = 1'b1
```
- âœ… Simplifies netlist and reduces area.

### 2ï¸âƒ£ Boolean Logic Optimization
- Apply Boolean algebra identities.
- Example:
```verilog
assign y = a ? ( b ? c : ( c ? a : 0 ) ) : !c ) -> y = a âŠ• c
```
---

## ğŸ” Sequential Optimizations

### 1ï¸âƒ£ Constant Propagation in Sequential Logic
- Remove registers driven by constants.
- Example: a flop that always loads `1â€™b0` can be pruned.

### 2ï¸âƒ£ State Optimization
- Reduce FSM state encoding.
- Merge equivalent/unused states to minimize flip-flops.

### 3ï¸âƒ£ Sequential Logic Cloning
- Duplicate registers feeding multiple far-apart loads.
- âœ… Reduces routing delay at cost of area.

### 4ï¸âƒ£ Retiming
- Move registers across combinational paths.
- âœ… Balances path delays, improves Fmax.

---
