#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Jun  8 17:30:57 2018
# Process ID: 3959
# Current directory: /home/juju/mem_io_unit_testing
# Command line: vivado
# Log file: /home/juju/mem_io_unit_testing/vivado.log
# Journal file: /home/juju/mem_io_unit_testing/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/juju/mem_io_unit_testing/mem_io_unit_testing.xpr
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
open_bd_design {/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_mem_hw_0_0 design_1_mem_hw_0_1 design_1_mem_hw_1_0 design_1_mem_hw_2_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_mem_hw_0_0 design_1_mem_hw_0_1 design_1_mem_hw_1_0 design_1_mem_hw_2_0}] -no_script -sync -force -quiet
startgroup
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
report_ip_status -name ip_status 
file copy -force /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/impl_1/design_1_wrapper.sysdef /home/juju/mem_io_unit_testing/hw_files/design_1_wrapper.hdf

launch_sdk -workspace /home/juju/mem_io_unit_testing/sw/sdk -hwspec /home/juju/mem_io_unit_testing/mem_io_unit_testing.sdk/design_1_wrapper.hdf
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
report_ip_status -name ip_status 
report_ip_status -name ip_status 
update_ip_catalog -rebuild
upgrade_ip [get_ips  {design_1_mem_hw_0_0 design_1_mem_hw_0_1 design_1_mem_hw_1_0 design_1_mem_hw_2_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_mem_hw_0_0 design_1_mem_hw_0_1 design_1_mem_hw_1_0 design_1_mem_hw_2_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/impl_1/design_1_wrapper.sysdef /home/juju/mem_io_unit_testing/hw_files/design_1_wrapper.hdf

launch_sdk -workspace /home/juju/mem_io_unit_testing/sw/sdk -hwspec /home/juju/mem_io_unit_testing/mem_io_unit_testing.sdk/design_1_wrapper.hdf
launch_sdk -workspace /home/juju/mem_io_unit_testing/sw/sdk -hwspec /home/juju/mem_io_unit_testing/mem_io_unit_testing.sdk/design_1_wrapper.hdf
launch_sdk -workspace /home/juju/mem_io_unit_testing/sw/sdk -hwspec /home/juju/mem_io_unit_testing/mem_io_unit_testing.sdk/design_1_wrapper.hdf
launch_sdk -workspace /home/juju/mem_io_unit_testing/sw/sdk -hwspec /home/juju/mem_io_unit_testing/mem_io_unit_testing.sdk/design_1_wrapper.hdf
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {/home/juju/mem_io_unit_testing/mem_io_unit_testing.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_mem_hw_0_0 design_1_mem_hw_0_1 design_1_mem_hw_1_0 design_1_mem_hw_2_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_mem_hw_0_0 design_1_mem_hw_0_1 design_1_mem_hw_1_0 design_1_mem_hw_2_0}] -no_script -sync -force -quiet
validate_bd_design
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_hw
file copy -force /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/impl_1/design_1_wrapper.sysdef /home/juju/mem_io_unit_testing/hw_files/design_1_wrapper.hdf

file copy -force /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/impl_1/design_1_wrapper.sysdef /home/juju/mem_io_unit_testing/hw_files/design_1_wrapper.hdf

startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/impl_1/design_1_wrapper.sysdef /home/juju/mem_io_unit_testing/hw_files/design_1_wrapper.hdf

startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/impl_1/design_1_wrapper.sysdef /home/juju/mem_io_unit_testing/hw_files/design_1_wrapper.hdf

startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {150}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/impl_1/design_1_wrapper.sysdef /home/juju/mem_io_unit_testing/hw_files/design_1_wrapper.hdf

startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {200}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1 -prev_step 
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/impl_1/design_1_wrapper.sysdef /home/juju/mem_io_unit_testing/hw_files/design_1_wrapper.hdf

startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {250}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force /home/juju/mem_io_unit_testing/mem_io_unit_testing.runs/impl_1/design_1_wrapper.sysdef /home/juju/mem_io_unit_testing/hw_files/design_1_wrapper.hdf

