// Seed: 3111036268
module module_0 (
    output wire id_0,
    output wand id_1,
    output tri0 id_2,
    input wor void id_3,
    input tri0 id_4,
    input supply1 id_5
);
  assign id_1 = 1;
  tri1 id_7 = id_5;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input wire id_2,
    input wire id_3,
    input tri0 id_4,
    output wor id_5,
    input tri0 id_6 id_15,
    output tri0 id_7,
    input supply0 id_8,
    output tri1 id_9,
    output wand id_10,
    input uwire id_11,
    input tri0 id_12,
    input wor id_13
);
  assign id_15 = 1;
  module_0(
      id_5, id_15, id_15, id_4, id_4, id_4
  );
  assign id_5 = 1 == 1;
endmodule
