

================================================================
== Vitis HLS Report for 'Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6'
================================================================
* Date:           Tue Jul  2 15:30:36 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj_lenet5
* Solution:       zed (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1340|     1340|  13.400 us|  13.400 us|  1340|  1340|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6  |     1338|     1338|       141|          2|          1|   600|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 141


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 141
* Pipeline : 1
  Pipeline-0 : II = 2, D = 141, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.17>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 144 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 145 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 146 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%ch = alloca i32 1"   --->   Operation 147 'alloca' 'ch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%indvar_flatten146 = alloca i32 1"   --->   Operation 148 'alloca' 'indvar_flatten146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%mul_ln96_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %mul_ln96"   --->   Operation 149 'read' 'mul_ln96_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%phi_mul_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %phi_mul"   --->   Operation 150 'read' 'phi_mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten146"   --->   Operation 151 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 152 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %ch"   --->   Operation 152 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 153 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten7"   --->   Operation 153 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 154 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %r"   --->   Operation 154 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 155 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %c"   --->   Operation 155 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 156 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%g = load i4 %r"   --->   Operation 157 'load' 'g' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%indvar_flatten146_load = load i10 %indvar_flatten146" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 158 'load' 'indvar_flatten146_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %g, i3 0"   --->   Operation 159 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %g, i1 0"   --->   Operation 160 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i5 %p_shl6"   --->   Operation 161 'zext' 'p_shl6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (1.87ns)   --->   "%add_ln114_2 = add i7 %p_shl, i7 %p_shl6_cast" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114]   --->   Operation 162 'add' 'add_ln114_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (1.77ns)   --->   "%icmp_ln110 = icmp_eq  i10 %indvar_flatten146_load, i10 600" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 163 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (1.73ns)   --->   "%add_ln110_25 = add i10 %indvar_flatten146_load, i10 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 164 'add' 'add_ln110_25' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %._crit_edge27, void %._crit_edge32.exitStub" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 165 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%c_load = load i4 %c" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 166 'load' 'c_load' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i8 %indvar_flatten7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 167 'load' 'indvar_flatten7_load' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%ch_load = load i3 %ch" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 168 'load' 'ch_load' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (1.65ns)   --->   "%add_ln110 = add i3 %ch_load, i3 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 169 'add' 'add_ln110' <Predicate = (!icmp_ln110)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (1.55ns)   --->   "%icmp_ln111 = icmp_eq  i8 %indvar_flatten7_load, i8 100" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 170 'icmp' 'icmp_ln111' <Predicate = (!icmp_ln110)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (1.02ns)   --->   "%select_ln110 = select i1 %icmp_ln111, i4 0, i4 %g" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 171 'select' 'select_ln110' <Predicate = (!icmp_ln110)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.98ns)   --->   "%select_ln110_1 = select i1 %icmp_ln111, i3 %add_ln110, i3 %ch_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 172 'select' 'select_ln110_1' <Predicate = (!icmp_ln110)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i3 %select_ln110_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 173 'zext' 'zext_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 174 [3/3] (1.05ns) (grouped into DSP with root node add_ln114)   --->   "%mul_ln110 = mul i10 %zext_ln110, i10 196" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 174 'mul' 'mul_ln110' <Predicate = (!icmp_ln110)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln111_6)   --->   "%select_ln110_7 = select i1 %icmp_ln111, i7 0, i7 %add_ln114_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 175 'select' 'select_ln110_7' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node and_ln110)   --->   "%xor_ln110 = xor i1 %icmp_ln111, i1 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 176 'xor' 'xor_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (1.30ns)   --->   "%icmp_ln112 = icmp_eq  i4 %c_load, i4 10" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 177 'icmp' 'icmp_ln112' <Predicate = (!icmp_ln110)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln110 = and i1 %icmp_ln112, i1 %xor_ln110" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 178 'and' 'and_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (1.73ns)   --->   "%tmp_1_dup = add i4 %select_ln110, i4 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 179 'add' 'tmp_1_dup' <Predicate = (!icmp_ln110)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln111)   --->   "%or_ln111 = or i1 %and_ln110, i1 %icmp_ln111" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 180 'or' 'or_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln111 = select i1 %or_ln111, i4 0, i4 %c_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 181 'select' 'select_ln111' <Predicate = (!icmp_ln110)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %tmp_1_dup, i3 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 182 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%p_shl6_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_1_dup, i1 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 183 'bitconcatenate' 'p_shl6_mid1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%p_shl6_cast_mid1 = zext i5 %p_shl6_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 184 'zext' 'p_shl6_cast_mid1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (1.87ns)   --->   "%add_ln114_4 = add i7 %p_shl_mid1, i7 %p_shl6_cast_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114]   --->   Operation 185 'add' 'add_ln114_4' <Predicate = (!icmp_ln110)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln111_6 = select i1 %and_ln110, i7 %add_ln114_4, i7 %select_ln110_7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 186 'select' 'select_ln111_6' <Predicate = (!icmp_ln110)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (1.02ns)   --->   "%select_ln111_7 = select i1 %and_ln110, i4 %tmp_1_dup, i4 %select_ln110" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 187 'select' 'select_ln111_7' <Predicate = (!icmp_ln110)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (1.73ns)   --->   "%add_ln112 = add i4 %select_ln111, i4 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 188 'add' 'add_ln112' <Predicate = (!icmp_ln110)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (1.91ns)   --->   "%add_ln111 = add i8 %indvar_flatten7_load, i8 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 189 'add' 'add_ln111' <Predicate = (!icmp_ln110)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (1.24ns)   --->   "%select_ln111_8 = select i1 %icmp_ln111, i8 1, i8 %add_ln111" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 190 'select' 'select_ln111_8' <Predicate = (!icmp_ln110)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (1.58ns)   --->   "%store_ln110 = store i10 %add_ln110_25, i10 %indvar_flatten146" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 191 'store' 'store_ln110' <Predicate = (!icmp_ln110)> <Delay = 1.58>
ST_1 : Operation 192 [1/1] (1.58ns)   --->   "%store_ln110 = store i3 %select_ln110_1, i3 %ch" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 192 'store' 'store_ln110' <Predicate = (!icmp_ln110)> <Delay = 1.58>
ST_1 : Operation 193 [1/1] (1.58ns)   --->   "%store_ln111 = store i8 %select_ln111_8, i8 %indvar_flatten7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 193 'store' 'store_ln111' <Predicate = (!icmp_ln110)> <Delay = 1.58>
ST_1 : Operation 194 [1/1] (1.58ns)   --->   "%store_ln111 = store i4 %select_ln111_7, i4 %r" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 194 'store' 'store_ln111' <Predicate = (!icmp_ln110)> <Delay = 1.58>
ST_1 : Operation 195 [1/1] (1.58ns)   --->   "%store_ln112 = store i4 %add_ln112, i4 %c" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112]   --->   Operation 195 'store' 'store_ln112' <Predicate = (!icmp_ln110)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 196 [2/3] (1.05ns) (grouped into DSP with root node add_ln114)   --->   "%mul_ln110 = mul i10 %zext_ln110, i10 196" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 196 'mul' 'mul_ln110' <Predicate = (!icmp_ln110)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i3 %select_ln110_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 197 'zext' 'zext_ln110_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 198 [3/3] (1.05ns) (grouped into DSP with root node add_ln110_26)   --->   "%mul_ln110_1 = mul i8 %zext_ln110_1, i8 25" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 198 'mul' 'mul_ln110_1' <Predicate = (!icmp_ln110)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%select_ln111_6_cast = zext i7 %select_ln111_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 199 'zext' 'select_ln111_6_cast' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i4 %select_ln111" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114]   --->   Operation 200 'zext' 'zext_ln114' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_3 = add i11 %mul_ln96_read, i11 %zext_ln114" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114]   --->   Operation 201 'add' 'add_ln114_3' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 202 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln114_1 = add i11 %add_ln114_3, i11 %select_ln111_6_cast" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114]   --->   Operation 202 'add' 'add_ln114_1' <Predicate = (!icmp_ln110)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i11 %add_ln114_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114]   --->   Operation 203 'zext' 'zext_ln114_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%pZ = getelementptr i32 %out_data, i32 0, i32 %zext_ln114_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114]   --->   Operation 204 'getelementptr' 'pZ' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 205 [2/2] (3.25ns)   --->   "%out_data_load = load i11 %pZ" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131]   --->   Operation 205 'load' 'out_data_load' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 206 [1/3] (0.00ns) (grouped into DSP with root node add_ln114)   --->   "%mul_ln110 = mul i10 %zext_ln110, i10 196" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 206 'mul' 'mul_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 207 [2/3] (1.05ns) (grouped into DSP with root node add_ln110_26)   --->   "%mul_ln110_1 = mul i8 %zext_ln110_1, i8 25" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 207 'mul' 'mul_ln110_1' <Predicate = (!icmp_ln110)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%k_cast = zext i4 %select_ln111" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 208 'zext' 'k_cast' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 209 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln114 = add i10 %k_cast, i10 %mul_ln110" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114]   --->   Operation 209 'add' 'add_ln114' <Predicate = (!icmp_ln110)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 210 [1/2] (3.25ns)   --->   "%out_data_load = load i11 %pZ" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131]   --->   Operation 210 'load' 'out_data_load' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>

State 4 <SV = 3> <Delay = 5.38>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %g, i4 0"   --->   Operation 211 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%p_shl8_0_cast = zext i8 %p_shl8"   --->   Operation 212 'zext' 'p_shl8_0_cast' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%p_shl9_0_cast = zext i5 %p_shl6"   --->   Operation 213 'zext' 'p_shl9_0_cast' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (1.91ns)   --->   "%tmp1_0 = sub i9 %p_shl8_0_cast, i9 %p_shl9_0_cast"   --->   Operation 214 'sub' 'tmp1_0' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (1.73ns)   --->   "%tmp_1 = add i4 %g, i4 1"   --->   Operation 215 'add' 'tmp_1' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%p_shl8_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_1, i4 0"   --->   Operation 216 'bitconcatenate' 'p_shl8_1' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%p_shl8_1_cast = zext i8 %p_shl8_1"   --->   Operation 217 'zext' 'p_shl8_1_cast' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%p_shl9_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_1, i1 0"   --->   Operation 218 'bitconcatenate' 'p_shl9_1' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%p_shl9_1_cast = zext i5 %p_shl9_1"   --->   Operation 219 'zext' 'p_shl9_1_cast' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (1.91ns)   --->   "%tmp1_1 = sub i9 %p_shl8_1_cast, i9 %p_shl9_1_cast"   --->   Operation 220 'sub' 'tmp1_1' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (1.73ns)   --->   "%tmp_2 = add i4 %g, i4 2"   --->   Operation 221 'add' 'tmp_2' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%p_shl8_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_2, i4 0"   --->   Operation 222 'bitconcatenate' 'p_shl8_2' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%p_shl9_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_2, i1 0"   --->   Operation 223 'bitconcatenate' 'p_shl9_2' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%p_shl9_2_cast = zext i5 %p_shl9_2"   --->   Operation 224 'zext' 'p_shl9_2_cast' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (1.91ns)   --->   "%tmp1_2 = sub i8 %p_shl8_2, i8 %p_shl9_2_cast"   --->   Operation 225 'sub' 'tmp1_2' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/3] (0.00ns) (grouped into DSP with root node add_ln110_26)   --->   "%mul_ln110_1 = mul i8 %zext_ln110_1, i8 25" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 226 'mul' 'mul_ln110_1' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 227 [1/1] (0.00ns) (grouped into DSP with root node add_ln110_26)   --->   "%zext_ln110_2 = zext i8 %mul_ln110_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 227 'zext' 'zext_ln110_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_4 : Operation 228 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_26 = add i12 %zext_ln110_2, i12 %phi_mul_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 228 'add' 'add_ln110_26' <Predicate = (!icmp_ln110)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln127)   --->   "%select_ln110_2 = select i1 %icmp_ln111, i9 0, i9 %tmp1_0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 229 'select' 'select_ln110_2' <Predicate = (!icmp_ln110 & !and_ln110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node add_ln127_5)   --->   "%select_ln110_3 = select i1 %icmp_ln111, i9 14, i9 %tmp1_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 230 'select' 'select_ln110_3' <Predicate = (!icmp_ln110 & !and_ln110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node add_ln127_10)   --->   "%select_ln110_4 = select i1 %icmp_ln111, i8 28, i8 %tmp1_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 231 'select' 'select_ln110_4' <Predicate = (!icmp_ln110 & !and_ln110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%p_shl8_0_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_1_dup, i4 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 232 'bitconcatenate' 'p_shl8_0_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%p_shl8_0_cast_mid1 = zext i8 %p_shl8_0_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 233 'zext' 'p_shl8_0_cast_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%p_shl9_0_cast_mid1 = zext i5 %p_shl6_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 234 'zext' 'p_shl9_0_cast_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (1.91ns)   --->   "%tmp1_0_mid1 = sub i9 %p_shl8_0_cast_mid1, i9 %p_shl9_0_cast_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 235 'sub' 'tmp1_0_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln127)   --->   "%select_ln111_1 = select i1 %and_ln110, i9 %tmp1_0_mid1, i9 %select_ln110_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 236 'select' 'select_ln111_1' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln127)   --->   "%select_ln111_1_cast = sext i9 %select_ln111_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 237 'sext' 'select_ln111_1_cast' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (1.73ns)   --->   "%tmp_1_mid1 = add i4 %select_ln110, i4 2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 238 'add' 'tmp_1_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%p_shl8_1_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_1_mid1, i4 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 239 'bitconcatenate' 'p_shl8_1_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%p_shl8_1_cast_mid1 = zext i8 %p_shl8_1_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 240 'zext' 'p_shl8_1_cast_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%p_shl9_1_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_1_mid1, i1 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 241 'bitconcatenate' 'p_shl9_1_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%p_shl9_1_cast_mid1 = zext i5 %p_shl9_1_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 242 'zext' 'p_shl9_1_cast_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (1.91ns)   --->   "%tmp1_1_mid1 = sub i9 %p_shl8_1_cast_mid1, i9 %p_shl9_1_cast_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 243 'sub' 'tmp1_1_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln127_5)   --->   "%select_ln111_2 = select i1 %and_ln110, i9 %tmp1_1_mid1, i9 %select_ln110_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 244 'select' 'select_ln111_2' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln127_5)   --->   "%select_ln111_2_cast = sext i9 %select_ln111_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 245 'sext' 'select_ln111_2_cast' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (1.73ns)   --->   "%tmp_2_mid1 = add i4 %select_ln110, i4 3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 246 'add' 'tmp_2_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%p_shl8_2_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_2_mid1, i4 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 247 'bitconcatenate' 'p_shl8_2_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%p_shl9_2_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_2_mid1, i1 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 248 'bitconcatenate' 'p_shl9_2_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%p_shl9_2_cast_mid1 = zext i5 %p_shl9_2_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 249 'zext' 'p_shl9_2_cast_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (1.91ns)   --->   "%tmp1_2_mid1 = sub i8 %p_shl8_2_mid1, i8 %p_shl9_2_cast_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 250 'sub' 'tmp1_2_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node add_ln127_10)   --->   "%select_ln111_3 = select i1 %and_ln110, i8 %tmp1_2_mid1, i8 %select_ln110_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 251 'select' 'select_ln111_3' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node add_ln127_10)   --->   "%select_ln111_3_cast = zext i8 %select_ln111_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 252 'zext' 'select_ln111_3_cast' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_4 : Operation 253 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln114 = add i10 %k_cast, i10 %mul_ln110" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114]   --->   Operation 253 'add' 'add_ln114' <Predicate = (!icmp_ln110)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i10 %add_ln114" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 254 'zext' 'zext_ln127' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln127 = add i11 %zext_ln127, i11 %select_ln111_1_cast" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 255 'add' 'add_ln127' <Predicate = (!icmp_ln110)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 256 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln127_5 = add i11 %zext_ln127, i11 %select_ln111_2_cast" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 256 'add' 'add_ln127_5' <Predicate = (!icmp_ln110)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 257 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln127_10 = add i11 %zext_ln127, i11 %select_ln111_3_cast" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 257 'add' 'add_ln127_10' <Predicate = (!icmp_ln110)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.38>
ST_5 : Operation 258 [1/1] (1.73ns)   --->   "%tmp_3 = add i4 %g, i4 3"   --->   Operation 258 'add' 'tmp_3' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%p_shl8_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_3, i4 0"   --->   Operation 259 'bitconcatenate' 'p_shl8_3' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 0.00>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%p_shl9_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_3, i1 0"   --->   Operation 260 'bitconcatenate' 'p_shl9_3' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%p_shl9_3_cast = zext i5 %p_shl9_3"   --->   Operation 261 'zext' 'p_shl9_3_cast' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (1.91ns)   --->   "%tmp1_3 = sub i8 %p_shl8_3, i8 %p_shl9_3_cast"   --->   Operation 262 'sub' 'tmp1_3' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 263 [1/1] (1.73ns)   --->   "%tmp_4 = add i4 %g, i4 4"   --->   Operation 263 'add' 'tmp_4' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%p_shl8_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_4, i4 0"   --->   Operation 264 'bitconcatenate' 'p_shl8_4' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 0.00>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%p_shl9_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_4, i1 0"   --->   Operation 265 'bitconcatenate' 'p_shl9_4' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 0.00>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%p_shl9_4_cast = zext i5 %p_shl9_4"   --->   Operation 266 'zext' 'p_shl9_4_cast' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (1.91ns)   --->   "%tmp1_4 = sub i8 %p_shl8_4, i8 %p_shl9_4_cast"   --->   Operation 267 'sub' 'tmp1_4' <Predicate = (!icmp_ln111 & !and_ln110)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 268 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 269 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln110_26 = add i12 %zext_ln110_2, i12 %phi_mul_read" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 269 'add' 'add_ln110_26' <Predicate = (!icmp_ln110)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln110_3 = zext i12 %add_ln110_26" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 270 'zext' 'zext_ln110_3' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%conv2_weight_addr = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 271 'getelementptr' 'conv2_weight_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 272 [2/2] (3.25ns)   --->   "%conv2_weight_load = load i12 %conv2_weight_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 272 'load' 'conv2_weight_load' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_5 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln127_15)   --->   "%select_ln110_5 = select i1 %icmp_ln111, i8 42, i8 %tmp1_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 273 'select' 'select_ln110_5' <Predicate = (!icmp_ln110 & !and_ln110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln127_20)   --->   "%select_ln110_6 = select i1 %icmp_ln111, i8 56, i8 %tmp1_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 274 'select' 'select_ln110_6' <Predicate = (!icmp_ln110 & !and_ln110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 275 [1/1] (1.73ns)   --->   "%tmp_3_mid1 = add i4 %select_ln110, i4 4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 275 'add' 'tmp_3_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%p_shl8_3_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_3_mid1, i4 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 276 'bitconcatenate' 'p_shl8_3_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%p_shl9_3_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_3_mid1, i1 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 277 'bitconcatenate' 'p_shl9_3_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%p_shl9_3_cast_mid1 = zext i5 %p_shl9_3_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 278 'zext' 'p_shl9_3_cast_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (1.91ns)   --->   "%tmp1_3_mid1 = sub i8 %p_shl8_3_mid1, i8 %p_shl9_3_cast_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 279 'sub' 'tmp1_3_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node add_ln127_15)   --->   "%select_ln111_4 = select i1 %and_ln110, i8 %tmp1_3_mid1, i8 %select_ln110_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 280 'select' 'select_ln111_4' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node add_ln127_15)   --->   "%select_ln111_4_cast = zext i8 %select_ln111_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 281 'zext' 'select_ln111_4_cast' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (1.73ns)   --->   "%tmp_4_mid1 = add i4 %select_ln110, i4 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 282 'add' 'tmp_4_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%p_shl8_4_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_4_mid1, i4 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 283 'bitconcatenate' 'p_shl8_4_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%p_shl9_4_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_4_mid1, i1 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 284 'bitconcatenate' 'p_shl9_4_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%p_shl9_4_cast_mid1 = zext i5 %p_shl9_4_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 285 'zext' 'p_shl9_4_cast_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (1.91ns)   --->   "%tmp1_4_mid1 = sub i8 %p_shl8_4_mid1, i8 %p_shl9_4_cast_mid1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 286 'sub' 'tmp1_4_mid1' <Predicate = (!icmp_ln110 & and_ln110)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln127_20)   --->   "%select_ln111_5 = select i1 %and_ln110, i8 %tmp1_4_mid1, i8 %select_ln110_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111]   --->   Operation 287 'select' 'select_ln111_5' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node add_ln127_20)   --->   "%zext_ln114_3 = zext i8 %select_ln111_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114]   --->   Operation 288 'zext' 'zext_ln114_3' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i11 %add_ln127" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 289 'zext' 'zext_ln127_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%p1_out_data_addr = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 290 'getelementptr' 'p1_out_data_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 291 [2/2] (3.25ns)   --->   "%p1_out_data_load = load i11 %p1_out_data_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 291 'load' 'p1_out_data_load' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_5 : Operation 292 [1/1] (1.63ns)   --->   "%add_ln127_1 = add i11 %add_ln127, i11 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 292 'add' 'add_ln127_1' <Predicate = (!icmp_ln110)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln127_2 = zext i11 %add_ln127_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 293 'zext' 'zext_ln127_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%p1_out_data_addr_1 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 294 'getelementptr' 'p1_out_data_addr_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 295 [2/2] (3.25ns)   --->   "%p1_out_data_load_1 = load i11 %p1_out_data_addr_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 295 'load' 'p1_out_data_load_1' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_5 : Operation 296 [1/1] (1.63ns)   --->   "%add_ln127_2 = add i11 %add_ln127, i11 2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 296 'add' 'add_ln127_2' <Predicate = (!icmp_ln110)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln127_3 = zext i11 %add_ln127_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 297 'zext' 'zext_ln127_3' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%p1_out_data_addr_2 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 298 'getelementptr' 'p1_out_data_addr_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 299 [2/2] (3.25ns)   --->   "%p1_out_data_load_2 = load i11 %p1_out_data_addr_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 299 'load' 'p1_out_data_load_2' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_5 : Operation 300 [1/1] (1.63ns)   --->   "%add_ln127_3 = add i11 %add_ln127, i11 3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 300 'add' 'add_ln127_3' <Predicate = (!icmp_ln110)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln127_4 = zext i11 %add_ln127_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 301 'zext' 'zext_ln127_4' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%p1_out_data_addr_3 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 302 'getelementptr' 'p1_out_data_addr_3' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 303 [2/2] (3.25ns)   --->   "%p1_out_data_load_3 = load i11 %p1_out_data_addr_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 303 'load' 'p1_out_data_load_3' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_5 : Operation 304 [1/1] (1.63ns)   --->   "%add_ln127_4 = add i11 %add_ln127, i11 4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 304 'add' 'add_ln127_4' <Predicate = (!icmp_ln110)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln127_5 = zext i11 %add_ln127_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 305 'zext' 'zext_ln127_5' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%p1_out_data_addr_4 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 306 'getelementptr' 'p1_out_data_addr_4' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 307 [2/2] (3.25ns)   --->   "%p1_out_data_load_4 = load i11 %p1_out_data_addr_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 307 'load' 'p1_out_data_load_4' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln127_6 = zext i11 %add_ln127_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 308 'zext' 'zext_ln127_6' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%p1_out_data_addr_5 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 309 'getelementptr' 'p1_out_data_addr_5' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 310 [2/2] (3.25ns)   --->   "%p1_out_data_load_5 = load i11 %p1_out_data_addr_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 310 'load' 'p1_out_data_load_5' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_5 : Operation 311 [1/1] (1.63ns)   --->   "%add_ln127_6 = add i11 %add_ln127_5, i11 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 311 'add' 'add_ln127_6' <Predicate = (!icmp_ln110)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln127_7 = zext i11 %add_ln127_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 312 'zext' 'zext_ln127_7' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%p1_out_data_addr_6 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 313 'getelementptr' 'p1_out_data_addr_6' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 314 [2/2] (3.25ns)   --->   "%p1_out_data_load_6 = load i11 %p1_out_data_addr_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 314 'load' 'p1_out_data_load_6' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_5 : Operation 315 [1/1] (1.63ns)   --->   "%add_ln127_7 = add i11 %add_ln127_5, i11 2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 315 'add' 'add_ln127_7' <Predicate = (!icmp_ln110)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln127_8 = zext i11 %add_ln127_7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 316 'zext' 'zext_ln127_8' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%p1_out_data_addr_7 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_8" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 317 'getelementptr' 'p1_out_data_addr_7' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 318 [2/2] (3.25ns)   --->   "%p1_out_data_load_7 = load i11 %p1_out_data_addr_7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 318 'load' 'p1_out_data_load_7' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_5 : Operation 319 [1/1] (1.63ns)   --->   "%add_ln127_8 = add i11 %add_ln127_5, i11 3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 319 'add' 'add_ln127_8' <Predicate = (!icmp_ln110)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln127_9 = zext i11 %add_ln127_8" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 320 'zext' 'zext_ln127_9' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%p1_out_data_addr_8 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_9" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 321 'getelementptr' 'p1_out_data_addr_8' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 322 [2/2] (3.25ns)   --->   "%p1_out_data_load_8 = load i11 %p1_out_data_addr_8" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 322 'load' 'p1_out_data_load_8' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_5 : Operation 323 [1/1] (1.63ns)   --->   "%add_ln127_9 = add i11 %add_ln127_5, i11 4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 323 'add' 'add_ln127_9' <Predicate = (!icmp_ln110)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln127_10 = zext i11 %add_ln127_9" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 324 'zext' 'zext_ln127_10' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%p1_out_data_addr_9 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_10" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 325 'getelementptr' 'p1_out_data_addr_9' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 326 [2/2] (3.25ns)   --->   "%p1_out_data_load_9 = load i11 %p1_out_data_addr_9" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 326 'load' 'p1_out_data_load_9' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln127_11 = zext i11 %add_ln127_10" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 327 'zext' 'zext_ln127_11' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "%p1_out_data_addr_10 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_11" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 328 'getelementptr' 'p1_out_data_addr_10' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 329 [2/2] (3.25ns)   --->   "%p1_out_data_load_10 = load i11 %p1_out_data_addr_10" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 329 'load' 'p1_out_data_load_10' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_5 : Operation 330 [1/1] (1.63ns)   --->   "%add_ln127_11 = add i11 %add_ln127_10, i11 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 330 'add' 'add_ln127_11' <Predicate = (!icmp_ln110)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln127_12 = zext i11 %add_ln127_11" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 331 'zext' 'zext_ln127_12' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 332 [1/1] (0.00ns)   --->   "%p1_out_data_addr_11 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_12" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 332 'getelementptr' 'p1_out_data_addr_11' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 333 [2/2] (3.25ns)   --->   "%p1_out_data_load_11 = load i11 %p1_out_data_addr_11" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 333 'load' 'p1_out_data_load_11' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_5 : Operation 334 [1/1] (1.63ns)   --->   "%add_ln127_12 = add i11 %add_ln127_10, i11 2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 334 'add' 'add_ln127_12' <Predicate = (!icmp_ln110)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln127_13 = zext i11 %add_ln127_12" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 335 'zext' 'zext_ln127_13' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "%p1_out_data_addr_12 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_13" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 336 'getelementptr' 'p1_out_data_addr_12' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_5 : Operation 337 [2/2] (3.25ns)   --->   "%p1_out_data_load_12 = load i11 %p1_out_data_addr_12" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 337 'load' 'p1_out_data_load_12' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_5 : Operation 338 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln127_15 = add i11 %zext_ln127, i11 %select_ln111_4_cast" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 338 'add' 'add_ln127_15' <Predicate = (!icmp_ln110)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 339 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln127_20 = add i11 %zext_ln127, i11 %zext_ln114_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 339 'add' 'add_ln127_20' <Predicate = (!icmp_ln110)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.89>
ST_6 : Operation 340 [1/2] (3.25ns)   --->   "%conv2_weight_load = load i12 %conv2_weight_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 340 'load' 'conv2_weight_load' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_6 : Operation 341 [1/1] (1.54ns)   --->   "%add_ln110_1 = add i12 %add_ln110_26, i12 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 341 'add' 'add_ln110_1' <Predicate = (!icmp_ln110)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln110_4 = zext i12 %add_ln110_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 342 'zext' 'zext_ln110_4' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%conv2_weight_addr_1 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 343 'getelementptr' 'conv2_weight_addr_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 344 [2/2] (3.25ns)   --->   "%conv2_weight_load_1 = load i12 %conv2_weight_addr_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 344 'load' 'conv2_weight_load_1' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_6 : Operation 345 [1/1] (1.54ns)   --->   "%add_ln110_2 = add i12 %add_ln110_26, i12 2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 345 'add' 'add_ln110_2' <Predicate = (!icmp_ln110)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln110_5 = zext i12 %add_ln110_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 346 'zext' 'zext_ln110_5' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "%conv2_weight_addr_2 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 347 'getelementptr' 'conv2_weight_addr_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 348 [2/2] (3.25ns)   --->   "%conv2_weight_load_2 = load i12 %conv2_weight_addr_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 348 'load' 'conv2_weight_load_2' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_6 : Operation 349 [1/1] (1.54ns)   --->   "%add_ln110_3 = add i12 %add_ln110_26, i12 3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 349 'add' 'add_ln110_3' <Predicate = (!icmp_ln110)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln110_6 = zext i12 %add_ln110_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 350 'zext' 'zext_ln110_6' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%conv2_weight_addr_3 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 351 'getelementptr' 'conv2_weight_addr_3' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 352 [2/2] (3.25ns)   --->   "%conv2_weight_load_3 = load i12 %conv2_weight_addr_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 352 'load' 'conv2_weight_load_3' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_6 : Operation 353 [1/1] (1.54ns)   --->   "%add_ln110_4 = add i12 %add_ln110_26, i12 4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 353 'add' 'add_ln110_4' <Predicate = (!icmp_ln110)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln110_7 = zext i12 %add_ln110_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 354 'zext' 'zext_ln110_7' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%conv2_weight_addr_4 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 355 'getelementptr' 'conv2_weight_addr_4' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 356 [2/2] (3.25ns)   --->   "%conv2_weight_load_4 = load i12 %conv2_weight_addr_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 356 'load' 'conv2_weight_load_4' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_6 : Operation 357 [1/1] (1.54ns)   --->   "%add_ln110_5 = add i12 %add_ln110_26, i12 5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 357 'add' 'add_ln110_5' <Predicate = (!icmp_ln110)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln110_8 = zext i12 %add_ln110_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 358 'zext' 'zext_ln110_8' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%conv2_weight_addr_5 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_8" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 359 'getelementptr' 'conv2_weight_addr_5' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 360 [2/2] (3.25ns)   --->   "%conv2_weight_load_5 = load i12 %conv2_weight_addr_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 360 'load' 'conv2_weight_load_5' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_6 : Operation 361 [1/1] (1.54ns)   --->   "%add_ln110_6 = add i12 %add_ln110_26, i12 6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 361 'add' 'add_ln110_6' <Predicate = (!icmp_ln110)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln110_9 = zext i12 %add_ln110_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 362 'zext' 'zext_ln110_9' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%conv2_weight_addr_6 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_9" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 363 'getelementptr' 'conv2_weight_addr_6' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 364 [2/2] (3.25ns)   --->   "%conv2_weight_load_6 = load i12 %conv2_weight_addr_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 364 'load' 'conv2_weight_load_6' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_6 : Operation 365 [1/1] (1.54ns)   --->   "%add_ln110_7 = add i12 %add_ln110_26, i12 7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 365 'add' 'add_ln110_7' <Predicate = (!icmp_ln110)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln110_10 = zext i12 %add_ln110_7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 366 'zext' 'zext_ln110_10' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%conv2_weight_addr_7 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_10" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 367 'getelementptr' 'conv2_weight_addr_7' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 368 [2/2] (3.25ns)   --->   "%conv2_weight_load_7 = load i12 %conv2_weight_addr_7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 368 'load' 'conv2_weight_load_7' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_6 : Operation 369 [1/1] (1.54ns)   --->   "%add_ln110_8 = add i12 %add_ln110_26, i12 8" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 369 'add' 'add_ln110_8' <Predicate = (!icmp_ln110)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln110_11 = zext i12 %add_ln110_8" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 370 'zext' 'zext_ln110_11' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%conv2_weight_addr_8 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_11" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 371 'getelementptr' 'conv2_weight_addr_8' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 372 [2/2] (3.25ns)   --->   "%conv2_weight_load_8 = load i12 %conv2_weight_addr_8" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 372 'load' 'conv2_weight_load_8' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_6 : Operation 373 [1/1] (1.54ns)   --->   "%add_ln110_9 = add i12 %add_ln110_26, i12 9" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 373 'add' 'add_ln110_9' <Predicate = (!icmp_ln110)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln110_12 = zext i12 %add_ln110_9" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 374 'zext' 'zext_ln110_12' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%conv2_weight_addr_9 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_12" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 375 'getelementptr' 'conv2_weight_addr_9' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 376 [2/2] (3.25ns)   --->   "%conv2_weight_load_9 = load i12 %conv2_weight_addr_9" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 376 'load' 'conv2_weight_load_9' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_6 : Operation 377 [1/1] (1.54ns)   --->   "%add_ln110_10 = add i12 %add_ln110_26, i12 10" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 377 'add' 'add_ln110_10' <Predicate = (!icmp_ln110)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln110_13 = zext i12 %add_ln110_10" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 378 'zext' 'zext_ln110_13' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%conv2_weight_addr_10 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_13" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 379 'getelementptr' 'conv2_weight_addr_10' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 380 [2/2] (3.25ns)   --->   "%conv2_weight_load_10 = load i12 %conv2_weight_addr_10" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 380 'load' 'conv2_weight_load_10' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_6 : Operation 381 [1/1] (1.54ns)   --->   "%add_ln110_11 = add i12 %add_ln110_26, i12 11" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 381 'add' 'add_ln110_11' <Predicate = (!icmp_ln110)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln110_14 = zext i12 %add_ln110_11" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 382 'zext' 'zext_ln110_14' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 383 [1/1] (0.00ns)   --->   "%conv2_weight_addr_11 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_14" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 383 'getelementptr' 'conv2_weight_addr_11' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 384 [2/2] (3.25ns)   --->   "%conv2_weight_load_11 = load i12 %conv2_weight_addr_11" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 384 'load' 'conv2_weight_load_11' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_6 : Operation 385 [1/1] (1.54ns)   --->   "%add_ln110_12 = add i12 %add_ln110_26, i12 12" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 385 'add' 'add_ln110_12' <Predicate = (!icmp_ln110)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln110_15 = zext i12 %add_ln110_12" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 386 'zext' 'zext_ln110_15' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 387 [1/1] (0.00ns)   --->   "%conv2_weight_addr_12 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_15" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 387 'getelementptr' 'conv2_weight_addr_12' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 388 [2/2] (3.25ns)   --->   "%conv2_weight_load_12 = load i12 %conv2_weight_addr_12" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 388 'load' 'conv2_weight_load_12' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_6 : Operation 389 [1/1] (1.54ns)   --->   "%add_ln110_13 = add i12 %add_ln110_26, i12 13" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 389 'add' 'add_ln110_13' <Predicate = (!icmp_ln110)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln110_16 = zext i12 %add_ln110_13" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 390 'zext' 'zext_ln110_16' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 391 [1/1] (0.00ns)   --->   "%conv2_weight_addr_13 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_16" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 391 'getelementptr' 'conv2_weight_addr_13' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 392 [2/2] (3.25ns)   --->   "%conv2_weight_load_13 = load i12 %conv2_weight_addr_13" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 392 'load' 'conv2_weight_load_13' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_6 : Operation 393 [1/2] (3.25ns)   --->   "%p1_out_data_load = load i11 %p1_out_data_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 393 'load' 'p1_out_data_load' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 394 [1/2] (3.25ns)   --->   "%p1_out_data_load_1 = load i11 %p1_out_data_addr_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 394 'load' 'p1_out_data_load_1' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 395 [1/2] (3.25ns)   --->   "%p1_out_data_load_2 = load i11 %p1_out_data_addr_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 395 'load' 'p1_out_data_load_2' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 396 [1/2] (3.25ns)   --->   "%p1_out_data_load_3 = load i11 %p1_out_data_addr_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 396 'load' 'p1_out_data_load_3' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 397 [1/2] (3.25ns)   --->   "%p1_out_data_load_4 = load i11 %p1_out_data_addr_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 397 'load' 'p1_out_data_load_4' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 398 [1/2] (3.25ns)   --->   "%p1_out_data_load_5 = load i11 %p1_out_data_addr_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 398 'load' 'p1_out_data_load_5' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 399 [1/2] (3.25ns)   --->   "%p1_out_data_load_6 = load i11 %p1_out_data_addr_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 399 'load' 'p1_out_data_load_6' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 400 [1/2] (3.25ns)   --->   "%p1_out_data_load_7 = load i11 %p1_out_data_addr_7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 400 'load' 'p1_out_data_load_7' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 401 [1/2] (3.25ns)   --->   "%p1_out_data_load_8 = load i11 %p1_out_data_addr_8" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 401 'load' 'p1_out_data_load_8' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 402 [1/2] (3.25ns)   --->   "%p1_out_data_load_9 = load i11 %p1_out_data_addr_9" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 402 'load' 'p1_out_data_load_9' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 403 [1/2] (3.25ns)   --->   "%p1_out_data_load_10 = load i11 %p1_out_data_addr_10" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 403 'load' 'p1_out_data_load_10' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 404 [1/2] (3.25ns)   --->   "%p1_out_data_load_11 = load i11 %p1_out_data_addr_11" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 404 'load' 'p1_out_data_load_11' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 405 [1/2] (3.25ns)   --->   "%p1_out_data_load_12 = load i11 %p1_out_data_addr_12" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 405 'load' 'p1_out_data_load_12' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 406 [1/1] (1.63ns)   --->   "%add_ln127_13 = add i11 %add_ln127_10, i11 3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 406 'add' 'add_ln127_13' <Predicate = (!icmp_ln110)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln127_14 = zext i11 %add_ln127_13" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 407 'zext' 'zext_ln127_14' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 408 [1/1] (0.00ns)   --->   "%p1_out_data_addr_13 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_14" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 408 'getelementptr' 'p1_out_data_addr_13' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 409 [2/2] (3.25ns)   --->   "%p1_out_data_load_13 = load i11 %p1_out_data_addr_13" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 409 'load' 'p1_out_data_load_13' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 410 [1/1] (1.63ns)   --->   "%add_ln127_14 = add i11 %add_ln127_10, i11 4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 410 'add' 'add_ln127_14' <Predicate = (!icmp_ln110)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln127_15 = zext i11 %add_ln127_14" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 411 'zext' 'zext_ln127_15' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "%p1_out_data_addr_14 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_15" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 412 'getelementptr' 'p1_out_data_addr_14' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 413 [2/2] (3.25ns)   --->   "%p1_out_data_load_14 = load i11 %p1_out_data_addr_14" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 413 'load' 'p1_out_data_load_14' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln127_16 = zext i11 %add_ln127_15" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 414 'zext' 'zext_ln127_16' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 415 [1/1] (0.00ns)   --->   "%p1_out_data_addr_15 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_16" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 415 'getelementptr' 'p1_out_data_addr_15' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 416 [2/2] (3.25ns)   --->   "%p1_out_data_load_15 = load i11 %p1_out_data_addr_15" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 416 'load' 'p1_out_data_load_15' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 417 [1/1] (1.63ns)   --->   "%add_ln127_16 = add i11 %add_ln127_15, i11 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 417 'add' 'add_ln127_16' <Predicate = (!icmp_ln110)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln127_17 = zext i11 %add_ln127_16" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 418 'zext' 'zext_ln127_17' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 419 [1/1] (0.00ns)   --->   "%p1_out_data_addr_16 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_17" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 419 'getelementptr' 'p1_out_data_addr_16' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 420 [2/2] (3.25ns)   --->   "%p1_out_data_load_16 = load i11 %p1_out_data_addr_16" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 420 'load' 'p1_out_data_load_16' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 421 [1/1] (1.63ns)   --->   "%add_ln127_17 = add i11 %add_ln127_15, i11 2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 421 'add' 'add_ln127_17' <Predicate = (!icmp_ln110)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln127_18 = zext i11 %add_ln127_17" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 422 'zext' 'zext_ln127_18' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 423 [1/1] (0.00ns)   --->   "%p1_out_data_addr_17 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_18" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 423 'getelementptr' 'p1_out_data_addr_17' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 424 [2/2] (3.25ns)   --->   "%p1_out_data_load_17 = load i11 %p1_out_data_addr_17" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 424 'load' 'p1_out_data_load_17' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 425 [1/1] (1.63ns)   --->   "%add_ln127_18 = add i11 %add_ln127_15, i11 3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 425 'add' 'add_ln127_18' <Predicate = (!icmp_ln110)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln127_19 = zext i11 %add_ln127_18" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 426 'zext' 'zext_ln127_19' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 427 [1/1] (0.00ns)   --->   "%p1_out_data_addr_18 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_19" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 427 'getelementptr' 'p1_out_data_addr_18' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 428 [2/2] (3.25ns)   --->   "%p1_out_data_load_18 = load i11 %p1_out_data_addr_18" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 428 'load' 'p1_out_data_load_18' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 429 [1/1] (1.63ns)   --->   "%add_ln127_19 = add i11 %add_ln127_15, i11 4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 429 'add' 'add_ln127_19' <Predicate = (!icmp_ln110)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln127_20 = zext i11 %add_ln127_19" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 430 'zext' 'zext_ln127_20' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 431 [1/1] (0.00ns)   --->   "%p1_out_data_addr_19 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_20" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 431 'getelementptr' 'p1_out_data_addr_19' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 432 [2/2] (3.25ns)   --->   "%p1_out_data_load_19 = load i11 %p1_out_data_addr_19" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 432 'load' 'p1_out_data_load_19' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln127_21 = zext i11 %add_ln127_20" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 433 'zext' 'zext_ln127_21' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 434 [1/1] (0.00ns)   --->   "%p1_out_data_addr_20 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_21" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 434 'getelementptr' 'p1_out_data_addr_20' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 435 [2/2] (3.25ns)   --->   "%p1_out_data_load_20 = load i11 %p1_out_data_addr_20" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 435 'load' 'p1_out_data_load_20' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 436 [1/1] (1.63ns)   --->   "%add_ln127_21 = add i11 %add_ln127_20, i11 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 436 'add' 'add_ln127_21' <Predicate = (!icmp_ln110)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln127_22 = zext i11 %add_ln127_21" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 437 'zext' 'zext_ln127_22' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 438 [1/1] (0.00ns)   --->   "%p1_out_data_addr_21 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_22" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 438 'getelementptr' 'p1_out_data_addr_21' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 439 [2/2] (3.25ns)   --->   "%p1_out_data_load_21 = load i11 %p1_out_data_addr_21" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 439 'load' 'p1_out_data_load_21' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 440 [1/1] (1.63ns)   --->   "%add_ln127_22 = add i11 %add_ln127_20, i11 2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 440 'add' 'add_ln127_22' <Predicate = (!icmp_ln110)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln127_23 = zext i11 %add_ln127_22" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 441 'zext' 'zext_ln127_23' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 442 [1/1] (0.00ns)   --->   "%p1_out_data_addr_22 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_23" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 442 'getelementptr' 'p1_out_data_addr_22' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 443 [2/2] (3.25ns)   --->   "%p1_out_data_load_22 = load i11 %p1_out_data_addr_22" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 443 'load' 'p1_out_data_load_22' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 444 [1/1] (1.63ns)   --->   "%add_ln127_23 = add i11 %add_ln127_20, i11 3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 444 'add' 'add_ln127_23' <Predicate = (!icmp_ln110)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln127_24 = zext i11 %add_ln127_23" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 445 'zext' 'zext_ln127_24' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 446 [1/1] (0.00ns)   --->   "%p1_out_data_addr_23 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_24" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 446 'getelementptr' 'p1_out_data_addr_23' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 447 [2/2] (3.25ns)   --->   "%p1_out_data_load_23 = load i11 %p1_out_data_addr_23" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 447 'load' 'p1_out_data_load_23' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 448 [1/1] (1.63ns)   --->   "%add_ln127_24 = add i11 %add_ln127_20, i11 4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 448 'add' 'add_ln127_24' <Predicate = (!icmp_ln110)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln127_25 = zext i11 %add_ln127_24" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 449 'zext' 'zext_ln127_25' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 450 [1/1] (0.00ns)   --->   "%p1_out_data_addr_24 = getelementptr i32 %p1_out_data, i32 0, i32 %zext_ln127_25" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 450 'getelementptr' 'p1_out_data_addr_24' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 451 [2/2] (3.25ns)   --->   "%p1_out_data_load_24 = load i11 %p1_out_data_addr_24" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 451 'load' 'p1_out_data_load_24' <Predicate = (!icmp_ln110)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 452 [1/2] (3.25ns)   --->   "%conv2_weight_load_1 = load i12 %conv2_weight_addr_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 452 'load' 'conv2_weight_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 453 [1/2] (3.25ns)   --->   "%conv2_weight_load_2 = load i12 %conv2_weight_addr_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 453 'load' 'conv2_weight_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 454 [1/2] (3.25ns)   --->   "%conv2_weight_load_3 = load i12 %conv2_weight_addr_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 454 'load' 'conv2_weight_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 455 [1/2] (3.25ns)   --->   "%conv2_weight_load_4 = load i12 %conv2_weight_addr_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 455 'load' 'conv2_weight_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 456 [1/2] (3.25ns)   --->   "%conv2_weight_load_5 = load i12 %conv2_weight_addr_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 456 'load' 'conv2_weight_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 457 [1/2] (3.25ns)   --->   "%conv2_weight_load_6 = load i12 %conv2_weight_addr_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 457 'load' 'conv2_weight_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 458 [1/2] (3.25ns)   --->   "%conv2_weight_load_7 = load i12 %conv2_weight_addr_7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 458 'load' 'conv2_weight_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 459 [1/2] (3.25ns)   --->   "%conv2_weight_load_8 = load i12 %conv2_weight_addr_8" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 459 'load' 'conv2_weight_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 460 [1/2] (3.25ns)   --->   "%conv2_weight_load_9 = load i12 %conv2_weight_addr_9" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 460 'load' 'conv2_weight_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 461 [1/2] (3.25ns)   --->   "%conv2_weight_load_10 = load i12 %conv2_weight_addr_10" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 461 'load' 'conv2_weight_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 462 [1/2] (3.25ns)   --->   "%conv2_weight_load_11 = load i12 %conv2_weight_addr_11" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 462 'load' 'conv2_weight_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 463 [1/2] (3.25ns)   --->   "%conv2_weight_load_12 = load i12 %conv2_weight_addr_12" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 463 'load' 'conv2_weight_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 464 [1/2] (3.25ns)   --->   "%conv2_weight_load_13 = load i12 %conv2_weight_addr_13" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 464 'load' 'conv2_weight_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 465 [1/1] (1.54ns)   --->   "%add_ln110_14 = add i12 %add_ln110_26, i12 14" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 465 'add' 'add_ln110_14' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln110_17 = zext i12 %add_ln110_14" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 466 'zext' 'zext_ln110_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 467 [1/1] (0.00ns)   --->   "%conv2_weight_addr_14 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_17" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 467 'getelementptr' 'conv2_weight_addr_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 468 [2/2] (3.25ns)   --->   "%conv2_weight_load_14 = load i12 %conv2_weight_addr_14" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 468 'load' 'conv2_weight_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 469 [1/1] (1.54ns)   --->   "%add_ln110_15 = add i12 %add_ln110_26, i12 15" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 469 'add' 'add_ln110_15' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln110_18 = zext i12 %add_ln110_15" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 470 'zext' 'zext_ln110_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 471 [1/1] (0.00ns)   --->   "%conv2_weight_addr_15 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_18" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 471 'getelementptr' 'conv2_weight_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 472 [2/2] (3.25ns)   --->   "%conv2_weight_load_15 = load i12 %conv2_weight_addr_15" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 472 'load' 'conv2_weight_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 473 [1/1] (1.54ns)   --->   "%add_ln110_16 = add i12 %add_ln110_26, i12 16" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 473 'add' 'add_ln110_16' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln110_19 = zext i12 %add_ln110_16" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 474 'zext' 'zext_ln110_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 475 [1/1] (0.00ns)   --->   "%conv2_weight_addr_16 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_19" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 475 'getelementptr' 'conv2_weight_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 476 [2/2] (3.25ns)   --->   "%conv2_weight_load_16 = load i12 %conv2_weight_addr_16" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 476 'load' 'conv2_weight_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 477 [1/1] (1.54ns)   --->   "%add_ln110_17 = add i12 %add_ln110_26, i12 17" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 477 'add' 'add_ln110_17' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln110_20 = zext i12 %add_ln110_17" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 478 'zext' 'zext_ln110_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 479 [1/1] (0.00ns)   --->   "%conv2_weight_addr_17 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_20" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 479 'getelementptr' 'conv2_weight_addr_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 480 [2/2] (3.25ns)   --->   "%conv2_weight_load_17 = load i12 %conv2_weight_addr_17" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 480 'load' 'conv2_weight_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 481 [1/1] (1.54ns)   --->   "%add_ln110_18 = add i12 %add_ln110_26, i12 18" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 481 'add' 'add_ln110_18' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln110_21 = zext i12 %add_ln110_18" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 482 'zext' 'zext_ln110_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 483 [1/1] (0.00ns)   --->   "%conv2_weight_addr_18 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_21" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 483 'getelementptr' 'conv2_weight_addr_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 484 [2/2] (3.25ns)   --->   "%conv2_weight_load_18 = load i12 %conv2_weight_addr_18" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 484 'load' 'conv2_weight_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 485 [1/1] (1.54ns)   --->   "%add_ln110_19 = add i12 %add_ln110_26, i12 19" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 485 'add' 'add_ln110_19' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln110_22 = zext i12 %add_ln110_19" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 486 'zext' 'zext_ln110_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 487 [1/1] (0.00ns)   --->   "%conv2_weight_addr_19 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_22" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 487 'getelementptr' 'conv2_weight_addr_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 488 [2/2] (3.25ns)   --->   "%conv2_weight_load_19 = load i12 %conv2_weight_addr_19" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 488 'load' 'conv2_weight_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 489 [1/1] (1.54ns)   --->   "%add_ln110_20 = add i12 %add_ln110_26, i12 20" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 489 'add' 'add_ln110_20' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln110_23 = zext i12 %add_ln110_20" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 490 'zext' 'zext_ln110_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 491 [1/1] (0.00ns)   --->   "%conv2_weight_addr_20 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_23" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 491 'getelementptr' 'conv2_weight_addr_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 492 [2/2] (3.25ns)   --->   "%conv2_weight_load_20 = load i12 %conv2_weight_addr_20" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 492 'load' 'conv2_weight_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 493 [1/1] (1.54ns)   --->   "%add_ln110_21 = add i12 %add_ln110_26, i12 21" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 493 'add' 'add_ln110_21' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln110_24 = zext i12 %add_ln110_21" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 494 'zext' 'zext_ln110_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 495 [1/1] (0.00ns)   --->   "%conv2_weight_addr_21 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_24" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 495 'getelementptr' 'conv2_weight_addr_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 496 [2/2] (3.25ns)   --->   "%conv2_weight_load_21 = load i12 %conv2_weight_addr_21" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 496 'load' 'conv2_weight_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 497 [1/1] (1.54ns)   --->   "%add_ln110_22 = add i12 %add_ln110_26, i12 22" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 497 'add' 'add_ln110_22' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln110_25 = zext i12 %add_ln110_22" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 498 'zext' 'zext_ln110_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 499 [1/1] (0.00ns)   --->   "%conv2_weight_addr_22 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_25" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 499 'getelementptr' 'conv2_weight_addr_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 500 [2/2] (3.25ns)   --->   "%conv2_weight_load_22 = load i12 %conv2_weight_addr_22" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 500 'load' 'conv2_weight_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 501 [1/1] (1.54ns)   --->   "%add_ln110_23 = add i12 %add_ln110_26, i12 23" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 501 'add' 'add_ln110_23' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln110_26 = zext i12 %add_ln110_23" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 502 'zext' 'zext_ln110_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 503 [1/1] (0.00ns)   --->   "%conv2_weight_addr_23 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_26" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 503 'getelementptr' 'conv2_weight_addr_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 504 [2/2] (3.25ns)   --->   "%conv2_weight_load_23 = load i12 %conv2_weight_addr_23" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 504 'load' 'conv2_weight_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 505 [1/1] (1.54ns)   --->   "%add_ln110_24 = add i12 %add_ln110_26, i12 24" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 505 'add' 'add_ln110_24' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln110_27 = zext i12 %add_ln110_24" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 506 'zext' 'zext_ln110_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 507 [1/1] (0.00ns)   --->   "%conv2_weight_addr_24 = getelementptr i32 %conv2_weight, i32 0, i32 %zext_ln110_27" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123]   --->   Operation 507 'getelementptr' 'conv2_weight_addr_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 508 [2/2] (3.25ns)   --->   "%conv2_weight_load_24 = load i12 %conv2_weight_addr_24" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 508 'load' 'conv2_weight_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_7 : Operation 509 [1/1] (0.00ns)   --->   "%bitcast_ln127 = bitcast i32 %p1_out_data_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 509 'bitcast' 'bitcast_ln127' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 510 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln127, i32 %conv2_weight_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 510 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 511 [1/2] (3.25ns)   --->   "%p1_out_data_load_13 = load i11 %p1_out_data_addr_13" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 511 'load' 'p1_out_data_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_7 : Operation 512 [1/2] (3.25ns)   --->   "%p1_out_data_load_14 = load i11 %p1_out_data_addr_14" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 512 'load' 'p1_out_data_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_7 : Operation 513 [1/2] (3.25ns)   --->   "%p1_out_data_load_15 = load i11 %p1_out_data_addr_15" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 513 'load' 'p1_out_data_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_7 : Operation 514 [1/2] (3.25ns)   --->   "%p1_out_data_load_16 = load i11 %p1_out_data_addr_16" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 514 'load' 'p1_out_data_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_7 : Operation 515 [1/2] (3.25ns)   --->   "%p1_out_data_load_17 = load i11 %p1_out_data_addr_17" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 515 'load' 'p1_out_data_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_7 : Operation 516 [1/2] (3.25ns)   --->   "%p1_out_data_load_18 = load i11 %p1_out_data_addr_18" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 516 'load' 'p1_out_data_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_7 : Operation 517 [1/2] (3.25ns)   --->   "%p1_out_data_load_19 = load i11 %p1_out_data_addr_19" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 517 'load' 'p1_out_data_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_7 : Operation 518 [1/2] (3.25ns)   --->   "%p1_out_data_load_20 = load i11 %p1_out_data_addr_20" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 518 'load' 'p1_out_data_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_7 : Operation 519 [1/2] (3.25ns)   --->   "%p1_out_data_load_21 = load i11 %p1_out_data_addr_21" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 519 'load' 'p1_out_data_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_7 : Operation 520 [1/2] (3.25ns)   --->   "%p1_out_data_load_22 = load i11 %p1_out_data_addr_22" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 520 'load' 'p1_out_data_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_7 : Operation 521 [1/2] (3.25ns)   --->   "%p1_out_data_load_23 = load i11 %p1_out_data_addr_23" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 521 'load' 'p1_out_data_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_7 : Operation 522 [1/2] (3.25ns)   --->   "%p1_out_data_load_24 = load i11 %p1_out_data_addr_24" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 522 'load' 'p1_out_data_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 523 [1/2] (3.25ns)   --->   "%conv2_weight_load_14 = load i12 %conv2_weight_addr_14" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 523 'load' 'conv2_weight_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_8 : Operation 524 [1/2] (3.25ns)   --->   "%conv2_weight_load_15 = load i12 %conv2_weight_addr_15" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 524 'load' 'conv2_weight_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_8 : Operation 525 [1/2] (3.25ns)   --->   "%conv2_weight_load_16 = load i12 %conv2_weight_addr_16" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 525 'load' 'conv2_weight_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_8 : Operation 526 [1/2] (3.25ns)   --->   "%conv2_weight_load_17 = load i12 %conv2_weight_addr_17" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 526 'load' 'conv2_weight_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_8 : Operation 527 [1/2] (3.25ns)   --->   "%conv2_weight_load_18 = load i12 %conv2_weight_addr_18" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 527 'load' 'conv2_weight_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_8 : Operation 528 [1/2] (3.25ns)   --->   "%conv2_weight_load_19 = load i12 %conv2_weight_addr_19" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 528 'load' 'conv2_weight_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_8 : Operation 529 [1/2] (3.25ns)   --->   "%conv2_weight_load_20 = load i12 %conv2_weight_addr_20" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 529 'load' 'conv2_weight_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_8 : Operation 530 [1/2] (3.25ns)   --->   "%conv2_weight_load_21 = load i12 %conv2_weight_addr_21" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 530 'load' 'conv2_weight_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_8 : Operation 531 [1/2] (3.25ns)   --->   "%conv2_weight_load_22 = load i12 %conv2_weight_addr_22" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 531 'load' 'conv2_weight_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_8 : Operation 532 [1/2] (3.25ns)   --->   "%conv2_weight_load_23 = load i12 %conv2_weight_addr_23" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 532 'load' 'conv2_weight_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_8 : Operation 533 [1/2] (3.25ns)   --->   "%conv2_weight_load_24 = load i12 %conv2_weight_addr_24" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110]   --->   Operation 533 'load' 'conv2_weight_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2400> <ROM>
ST_8 : Operation 534 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln127, i32 %conv2_weight_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 534 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 535 [1/1] (0.00ns)   --->   "%bitcast_ln127_1 = bitcast i32 %p1_out_data_load_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 535 'bitcast' 'bitcast_ln127_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 536 [4/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln127_1, i32 %conv2_weight_load_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 536 'fmul' 'mul_0_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 537 [1/1] (0.00ns)   --->   "%bitcast_ln127_2 = bitcast i32 %p1_out_data_load_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 537 'bitcast' 'bitcast_ln127_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 538 [4/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln127_2, i32 %conv2_weight_load_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 538 'fmul' 'mul_0_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 539 [1/1] (0.00ns)   --->   "%bitcast_ln127_3 = bitcast i32 %p1_out_data_load_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 539 'bitcast' 'bitcast_ln127_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 540 [4/4] (5.70ns)   --->   "%mul_0_3 = fmul i32 %bitcast_ln127_3, i32 %conv2_weight_load_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 540 'fmul' 'mul_0_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 541 [1/1] (0.00ns)   --->   "%bitcast_ln127_4 = bitcast i32 %p1_out_data_load_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 541 'bitcast' 'bitcast_ln127_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 542 [4/4] (5.70ns)   --->   "%mul_0_4 = fmul i32 %bitcast_ln127_4, i32 %conv2_weight_load_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 542 'fmul' 'mul_0_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 543 [1/1] (0.00ns)   --->   "%bitcast_ln127_5 = bitcast i32 %p1_out_data_load_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 543 'bitcast' 'bitcast_ln127_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 544 [4/4] (5.70ns)   --->   "%mul_1 = fmul i32 %bitcast_ln127_5, i32 %conv2_weight_load_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 544 'fmul' 'mul_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 545 [1/1] (0.00ns)   --->   "%bitcast_ln127_6 = bitcast i32 %p1_out_data_load_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 545 'bitcast' 'bitcast_ln127_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 546 [4/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %bitcast_ln127_6, i32 %conv2_weight_load_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 546 'fmul' 'mul_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 547 [1/1] (0.00ns)   --->   "%bitcast_ln127_7 = bitcast i32 %p1_out_data_load_7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 547 'bitcast' 'bitcast_ln127_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 548 [4/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %bitcast_ln127_7, i32 %conv2_weight_load_7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 548 'fmul' 'mul_1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 549 [1/1] (0.00ns)   --->   "%bitcast_ln127_8 = bitcast i32 %p1_out_data_load_8" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 549 'bitcast' 'bitcast_ln127_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 550 [4/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %bitcast_ln127_8, i32 %conv2_weight_load_8" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 550 'fmul' 'mul_1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 551 [1/1] (0.00ns)   --->   "%bitcast_ln127_9 = bitcast i32 %p1_out_data_load_9" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 551 'bitcast' 'bitcast_ln127_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 552 [4/4] (5.70ns)   --->   "%mul_1_4 = fmul i32 %bitcast_ln127_9, i32 %conv2_weight_load_9" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 552 'fmul' 'mul_1_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 553 [1/1] (0.00ns)   --->   "%bitcast_ln127_10 = bitcast i32 %p1_out_data_load_10" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 553 'bitcast' 'bitcast_ln127_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 554 [4/4] (5.70ns)   --->   "%mul_2 = fmul i32 %bitcast_ln127_10, i32 %conv2_weight_load_10" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 554 'fmul' 'mul_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 555 [1/1] (0.00ns)   --->   "%bitcast_ln127_11 = bitcast i32 %p1_out_data_load_11" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 555 'bitcast' 'bitcast_ln127_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 556 [4/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %bitcast_ln127_11, i32 %conv2_weight_load_11" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 556 'fmul' 'mul_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 557 [1/1] (0.00ns)   --->   "%bitcast_ln127_12 = bitcast i32 %p1_out_data_load_12" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 557 'bitcast' 'bitcast_ln127_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 558 [4/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %bitcast_ln127_12, i32 %conv2_weight_load_12" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 558 'fmul' 'mul_2_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 559 [1/1] (0.00ns)   --->   "%bitcast_ln127_13 = bitcast i32 %p1_out_data_load_13" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 559 'bitcast' 'bitcast_ln127_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 560 [4/4] (5.70ns)   --->   "%mul_2_3 = fmul i32 %bitcast_ln127_13, i32 %conv2_weight_load_13" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 560 'fmul' 'mul_2_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 561 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln127, i32 %conv2_weight_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 561 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 562 [3/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln127_1, i32 %conv2_weight_load_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 562 'fmul' 'mul_0_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 563 [3/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln127_2, i32 %conv2_weight_load_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 563 'fmul' 'mul_0_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 564 [3/4] (5.70ns)   --->   "%mul_0_3 = fmul i32 %bitcast_ln127_3, i32 %conv2_weight_load_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 564 'fmul' 'mul_0_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 565 [3/4] (5.70ns)   --->   "%mul_0_4 = fmul i32 %bitcast_ln127_4, i32 %conv2_weight_load_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 565 'fmul' 'mul_0_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 566 [3/4] (5.70ns)   --->   "%mul_1 = fmul i32 %bitcast_ln127_5, i32 %conv2_weight_load_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 566 'fmul' 'mul_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 567 [3/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %bitcast_ln127_6, i32 %conv2_weight_load_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 567 'fmul' 'mul_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 568 [3/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %bitcast_ln127_7, i32 %conv2_weight_load_7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 568 'fmul' 'mul_1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 569 [3/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %bitcast_ln127_8, i32 %conv2_weight_load_8" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 569 'fmul' 'mul_1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 570 [3/4] (5.70ns)   --->   "%mul_1_4 = fmul i32 %bitcast_ln127_9, i32 %conv2_weight_load_9" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 570 'fmul' 'mul_1_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 571 [3/4] (5.70ns)   --->   "%mul_2 = fmul i32 %bitcast_ln127_10, i32 %conv2_weight_load_10" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 571 'fmul' 'mul_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 572 [3/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %bitcast_ln127_11, i32 %conv2_weight_load_11" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 572 'fmul' 'mul_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 573 [3/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %bitcast_ln127_12, i32 %conv2_weight_load_12" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 573 'fmul' 'mul_2_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 574 [3/4] (5.70ns)   --->   "%mul_2_3 = fmul i32 %bitcast_ln127_13, i32 %conv2_weight_load_13" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 574 'fmul' 'mul_2_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 575 [1/1] (0.00ns)   --->   "%bitcast_ln127_14 = bitcast i32 %p1_out_data_load_14" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 575 'bitcast' 'bitcast_ln127_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 576 [4/4] (5.70ns)   --->   "%mul_2_4 = fmul i32 %bitcast_ln127_14, i32 %conv2_weight_load_14" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 576 'fmul' 'mul_2_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 577 [1/1] (0.00ns)   --->   "%bitcast_ln127_15 = bitcast i32 %p1_out_data_load_15" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 577 'bitcast' 'bitcast_ln127_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 578 [4/4] (5.70ns)   --->   "%mul_3 = fmul i32 %bitcast_ln127_15, i32 %conv2_weight_load_15" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 578 'fmul' 'mul_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 579 [1/1] (0.00ns)   --->   "%bitcast_ln127_16 = bitcast i32 %p1_out_data_load_16" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 579 'bitcast' 'bitcast_ln127_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 580 [4/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %bitcast_ln127_16, i32 %conv2_weight_load_16" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 580 'fmul' 'mul_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 581 [1/1] (0.00ns)   --->   "%bitcast_ln127_17 = bitcast i32 %p1_out_data_load_17" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 581 'bitcast' 'bitcast_ln127_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 582 [4/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %bitcast_ln127_17, i32 %conv2_weight_load_17" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 582 'fmul' 'mul_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 583 [1/1] (0.00ns)   --->   "%bitcast_ln127_18 = bitcast i32 %p1_out_data_load_18" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 583 'bitcast' 'bitcast_ln127_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 584 [4/4] (5.70ns)   --->   "%mul_3_3 = fmul i32 %bitcast_ln127_18, i32 %conv2_weight_load_18" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 584 'fmul' 'mul_3_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 585 [1/1] (0.00ns)   --->   "%bitcast_ln127_19 = bitcast i32 %p1_out_data_load_19" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 585 'bitcast' 'bitcast_ln127_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 586 [4/4] (5.70ns)   --->   "%mul_3_4 = fmul i32 %bitcast_ln127_19, i32 %conv2_weight_load_19" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 586 'fmul' 'mul_3_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 587 [1/1] (0.00ns)   --->   "%bitcast_ln127_20 = bitcast i32 %p1_out_data_load_20" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 587 'bitcast' 'bitcast_ln127_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 588 [4/4] (5.70ns)   --->   "%mul_4 = fmul i32 %bitcast_ln127_20, i32 %conv2_weight_load_20" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 588 'fmul' 'mul_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 589 [1/1] (0.00ns)   --->   "%bitcast_ln127_21 = bitcast i32 %p1_out_data_load_21" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 589 'bitcast' 'bitcast_ln127_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 590 [4/4] (5.70ns)   --->   "%mul_4_1 = fmul i32 %bitcast_ln127_21, i32 %conv2_weight_load_21" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 590 'fmul' 'mul_4_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 591 [1/1] (0.00ns)   --->   "%bitcast_ln127_22 = bitcast i32 %p1_out_data_load_22" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 591 'bitcast' 'bitcast_ln127_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 592 [4/4] (5.70ns)   --->   "%mul_4_2 = fmul i32 %bitcast_ln127_22, i32 %conv2_weight_load_22" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 592 'fmul' 'mul_4_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 593 [1/1] (0.00ns)   --->   "%bitcast_ln127_23 = bitcast i32 %p1_out_data_load_23" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 593 'bitcast' 'bitcast_ln127_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 594 [4/4] (5.70ns)   --->   "%mul_4_3 = fmul i32 %bitcast_ln127_23, i32 %conv2_weight_load_23" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 594 'fmul' 'mul_4_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 595 [1/1] (0.00ns)   --->   "%bitcast_ln127_24 = bitcast i32 %p1_out_data_load_24" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 595 'bitcast' 'bitcast_ln127_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 596 [4/4] (5.70ns)   --->   "%mul_4_4 = fmul i32 %bitcast_ln127_24, i32 %conv2_weight_load_24" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 596 'fmul' 'mul_4_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 597 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln127, i32 %conv2_weight_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 597 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 598 [2/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln127_1, i32 %conv2_weight_load_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 598 'fmul' 'mul_0_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 599 [2/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln127_2, i32 %conv2_weight_load_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 599 'fmul' 'mul_0_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 600 [2/4] (5.70ns)   --->   "%mul_0_3 = fmul i32 %bitcast_ln127_3, i32 %conv2_weight_load_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 600 'fmul' 'mul_0_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 601 [2/4] (5.70ns)   --->   "%mul_0_4 = fmul i32 %bitcast_ln127_4, i32 %conv2_weight_load_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 601 'fmul' 'mul_0_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 602 [2/4] (5.70ns)   --->   "%mul_1 = fmul i32 %bitcast_ln127_5, i32 %conv2_weight_load_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 602 'fmul' 'mul_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 603 [2/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %bitcast_ln127_6, i32 %conv2_weight_load_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 603 'fmul' 'mul_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 604 [2/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %bitcast_ln127_7, i32 %conv2_weight_load_7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 604 'fmul' 'mul_1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 605 [2/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %bitcast_ln127_8, i32 %conv2_weight_load_8" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 605 'fmul' 'mul_1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 606 [2/4] (5.70ns)   --->   "%mul_1_4 = fmul i32 %bitcast_ln127_9, i32 %conv2_weight_load_9" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 606 'fmul' 'mul_1_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 607 [2/4] (5.70ns)   --->   "%mul_2 = fmul i32 %bitcast_ln127_10, i32 %conv2_weight_load_10" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 607 'fmul' 'mul_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 608 [2/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %bitcast_ln127_11, i32 %conv2_weight_load_11" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 608 'fmul' 'mul_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 609 [2/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %bitcast_ln127_12, i32 %conv2_weight_load_12" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 609 'fmul' 'mul_2_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 610 [2/4] (5.70ns)   --->   "%mul_2_3 = fmul i32 %bitcast_ln127_13, i32 %conv2_weight_load_13" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 610 'fmul' 'mul_2_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 611 [3/4] (5.70ns)   --->   "%mul_2_4 = fmul i32 %bitcast_ln127_14, i32 %conv2_weight_load_14" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 611 'fmul' 'mul_2_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 612 [3/4] (5.70ns)   --->   "%mul_3 = fmul i32 %bitcast_ln127_15, i32 %conv2_weight_load_15" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 612 'fmul' 'mul_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 613 [3/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %bitcast_ln127_16, i32 %conv2_weight_load_16" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 613 'fmul' 'mul_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 614 [3/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %bitcast_ln127_17, i32 %conv2_weight_load_17" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 614 'fmul' 'mul_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 615 [3/4] (5.70ns)   --->   "%mul_3_3 = fmul i32 %bitcast_ln127_18, i32 %conv2_weight_load_18" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 615 'fmul' 'mul_3_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 616 [3/4] (5.70ns)   --->   "%mul_3_4 = fmul i32 %bitcast_ln127_19, i32 %conv2_weight_load_19" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 616 'fmul' 'mul_3_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 617 [3/4] (5.70ns)   --->   "%mul_4 = fmul i32 %bitcast_ln127_20, i32 %conv2_weight_load_20" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 617 'fmul' 'mul_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 618 [3/4] (5.70ns)   --->   "%mul_4_1 = fmul i32 %bitcast_ln127_21, i32 %conv2_weight_load_21" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 618 'fmul' 'mul_4_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 619 [3/4] (5.70ns)   --->   "%mul_4_2 = fmul i32 %bitcast_ln127_22, i32 %conv2_weight_load_22" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 619 'fmul' 'mul_4_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 620 [3/4] (5.70ns)   --->   "%mul_4_3 = fmul i32 %bitcast_ln127_23, i32 %conv2_weight_load_23" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 620 'fmul' 'mul_4_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 621 [3/4] (5.70ns)   --->   "%mul_4_4 = fmul i32 %bitcast_ln127_24, i32 %conv2_weight_load_24" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 621 'fmul' 'mul_4_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 622 [5/5] (7.25ns)   --->   "%accum_1 = fadd i32 %mul, i32 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 622 'fadd' 'accum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 623 [1/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln127_1, i32 %conv2_weight_load_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 623 'fmul' 'mul_0_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 624 [1/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln127_2, i32 %conv2_weight_load_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 624 'fmul' 'mul_0_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 625 [1/4] (5.70ns)   --->   "%mul_0_3 = fmul i32 %bitcast_ln127_3, i32 %conv2_weight_load_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 625 'fmul' 'mul_0_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 626 [1/4] (5.70ns)   --->   "%mul_0_4 = fmul i32 %bitcast_ln127_4, i32 %conv2_weight_load_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 626 'fmul' 'mul_0_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 627 [1/4] (5.70ns)   --->   "%mul_1 = fmul i32 %bitcast_ln127_5, i32 %conv2_weight_load_5" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 627 'fmul' 'mul_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 628 [1/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %bitcast_ln127_6, i32 %conv2_weight_load_6" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 628 'fmul' 'mul_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 629 [1/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %bitcast_ln127_7, i32 %conv2_weight_load_7" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 629 'fmul' 'mul_1_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 630 [1/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %bitcast_ln127_8, i32 %conv2_weight_load_8" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 630 'fmul' 'mul_1_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 631 [1/4] (5.70ns)   --->   "%mul_1_4 = fmul i32 %bitcast_ln127_9, i32 %conv2_weight_load_9" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 631 'fmul' 'mul_1_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 632 [1/4] (5.70ns)   --->   "%mul_2 = fmul i32 %bitcast_ln127_10, i32 %conv2_weight_load_10" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 632 'fmul' 'mul_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 633 [1/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %bitcast_ln127_11, i32 %conv2_weight_load_11" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 633 'fmul' 'mul_2_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 634 [1/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %bitcast_ln127_12, i32 %conv2_weight_load_12" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 634 'fmul' 'mul_2_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 635 [1/4] (5.70ns)   --->   "%mul_2_3 = fmul i32 %bitcast_ln127_13, i32 %conv2_weight_load_13" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 635 'fmul' 'mul_2_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 636 [2/4] (5.70ns)   --->   "%mul_2_4 = fmul i32 %bitcast_ln127_14, i32 %conv2_weight_load_14" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 636 'fmul' 'mul_2_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 637 [2/4] (5.70ns)   --->   "%mul_3 = fmul i32 %bitcast_ln127_15, i32 %conv2_weight_load_15" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 637 'fmul' 'mul_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 638 [2/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %bitcast_ln127_16, i32 %conv2_weight_load_16" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 638 'fmul' 'mul_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 639 [2/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %bitcast_ln127_17, i32 %conv2_weight_load_17" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 639 'fmul' 'mul_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 640 [2/4] (5.70ns)   --->   "%mul_3_3 = fmul i32 %bitcast_ln127_18, i32 %conv2_weight_load_18" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 640 'fmul' 'mul_3_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 641 [2/4] (5.70ns)   --->   "%mul_3_4 = fmul i32 %bitcast_ln127_19, i32 %conv2_weight_load_19" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 641 'fmul' 'mul_3_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 642 [2/4] (5.70ns)   --->   "%mul_4 = fmul i32 %bitcast_ln127_20, i32 %conv2_weight_load_20" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 642 'fmul' 'mul_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 643 [2/4] (5.70ns)   --->   "%mul_4_1 = fmul i32 %bitcast_ln127_21, i32 %conv2_weight_load_21" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 643 'fmul' 'mul_4_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 644 [2/4] (5.70ns)   --->   "%mul_4_2 = fmul i32 %bitcast_ln127_22, i32 %conv2_weight_load_22" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 644 'fmul' 'mul_4_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 645 [2/4] (5.70ns)   --->   "%mul_4_3 = fmul i32 %bitcast_ln127_23, i32 %conv2_weight_load_23" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 645 'fmul' 'mul_4_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 646 [2/4] (5.70ns)   --->   "%mul_4_4 = fmul i32 %bitcast_ln127_24, i32 %conv2_weight_load_24" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 646 'fmul' 'mul_4_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 647 [4/5] (7.25ns)   --->   "%accum_1 = fadd i32 %mul, i32 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 647 'fadd' 'accum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 648 [1/4] (5.70ns)   --->   "%mul_2_4 = fmul i32 %bitcast_ln127_14, i32 %conv2_weight_load_14" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 648 'fmul' 'mul_2_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 649 [1/4] (5.70ns)   --->   "%mul_3 = fmul i32 %bitcast_ln127_15, i32 %conv2_weight_load_15" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 649 'fmul' 'mul_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 650 [1/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %bitcast_ln127_16, i32 %conv2_weight_load_16" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 650 'fmul' 'mul_3_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 651 [1/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %bitcast_ln127_17, i32 %conv2_weight_load_17" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 651 'fmul' 'mul_3_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 652 [1/4] (5.70ns)   --->   "%mul_3_3 = fmul i32 %bitcast_ln127_18, i32 %conv2_weight_load_18" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 652 'fmul' 'mul_3_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 653 [1/4] (5.70ns)   --->   "%mul_3_4 = fmul i32 %bitcast_ln127_19, i32 %conv2_weight_load_19" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 653 'fmul' 'mul_3_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 654 [1/4] (5.70ns)   --->   "%mul_4 = fmul i32 %bitcast_ln127_20, i32 %conv2_weight_load_20" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 654 'fmul' 'mul_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 655 [1/4] (5.70ns)   --->   "%mul_4_1 = fmul i32 %bitcast_ln127_21, i32 %conv2_weight_load_21" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 655 'fmul' 'mul_4_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 656 [1/4] (5.70ns)   --->   "%mul_4_2 = fmul i32 %bitcast_ln127_22, i32 %conv2_weight_load_22" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 656 'fmul' 'mul_4_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 657 [1/4] (5.70ns)   --->   "%mul_4_3 = fmul i32 %bitcast_ln127_23, i32 %conv2_weight_load_23" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 657 'fmul' 'mul_4_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 658 [1/4] (5.70ns)   --->   "%mul_4_4 = fmul i32 %bitcast_ln127_24, i32 %conv2_weight_load_24" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 658 'fmul' 'mul_4_4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 659 [3/5] (7.25ns)   --->   "%accum_1 = fadd i32 %mul, i32 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 659 'fadd' 'accum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 660 [2/5] (7.25ns)   --->   "%accum_1 = fadd i32 %mul, i32 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 660 'fadd' 'accum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 661 [1/5] (7.25ns)   --->   "%accum_1 = fadd i32 %mul, i32 0" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 661 'fadd' 'accum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 662 [5/5] (7.25ns)   --->   "%accum_1_0_1 = fadd i32 %accum_1, i32 %mul_0_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 662 'fadd' 'accum_1_0_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 663 [4/5] (7.25ns)   --->   "%accum_1_0_1 = fadd i32 %accum_1, i32 %mul_0_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 663 'fadd' 'accum_1_0_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 664 [3/5] (7.25ns)   --->   "%accum_1_0_1 = fadd i32 %accum_1, i32 %mul_0_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 664 'fadd' 'accum_1_0_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 665 [2/5] (7.25ns)   --->   "%accum_1_0_1 = fadd i32 %accum_1, i32 %mul_0_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 665 'fadd' 'accum_1_0_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 666 [1/5] (7.25ns)   --->   "%accum_1_0_1 = fadd i32 %accum_1, i32 %mul_0_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 666 'fadd' 'accum_1_0_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 667 [5/5] (7.25ns)   --->   "%accum_1_0_2 = fadd i32 %accum_1_0_1, i32 %mul_0_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 667 'fadd' 'accum_1_0_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 668 [4/5] (7.25ns)   --->   "%accum_1_0_2 = fadd i32 %accum_1_0_1, i32 %mul_0_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 668 'fadd' 'accum_1_0_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 669 [3/5] (7.25ns)   --->   "%accum_1_0_2 = fadd i32 %accum_1_0_1, i32 %mul_0_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 669 'fadd' 'accum_1_0_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 670 [2/5] (7.25ns)   --->   "%accum_1_0_2 = fadd i32 %accum_1_0_1, i32 %mul_0_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 670 'fadd' 'accum_1_0_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 671 [1/5] (7.25ns)   --->   "%accum_1_0_2 = fadd i32 %accum_1_0_1, i32 %mul_0_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 671 'fadd' 'accum_1_0_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 672 [5/5] (7.25ns)   --->   "%accum_1_0_3 = fadd i32 %accum_1_0_2, i32 %mul_0_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 672 'fadd' 'accum_1_0_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 673 [4/5] (7.25ns)   --->   "%accum_1_0_3 = fadd i32 %accum_1_0_2, i32 %mul_0_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 673 'fadd' 'accum_1_0_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 674 [3/5] (7.25ns)   --->   "%accum_1_0_3 = fadd i32 %accum_1_0_2, i32 %mul_0_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 674 'fadd' 'accum_1_0_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 675 [2/5] (7.25ns)   --->   "%accum_1_0_3 = fadd i32 %accum_1_0_2, i32 %mul_0_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 675 'fadd' 'accum_1_0_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 676 [1/5] (7.25ns)   --->   "%accum_1_0_3 = fadd i32 %accum_1_0_2, i32 %mul_0_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 676 'fadd' 'accum_1_0_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 677 [5/5] (7.25ns)   --->   "%accum_1_0_4 = fadd i32 %accum_1_0_3, i32 %mul_0_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 677 'fadd' 'accum_1_0_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 678 [4/5] (7.25ns)   --->   "%accum_1_0_4 = fadd i32 %accum_1_0_3, i32 %mul_0_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 678 'fadd' 'accum_1_0_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 679 [3/5] (7.25ns)   --->   "%accum_1_0_4 = fadd i32 %accum_1_0_3, i32 %mul_0_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 679 'fadd' 'accum_1_0_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 680 [2/5] (7.25ns)   --->   "%accum_1_0_4 = fadd i32 %accum_1_0_3, i32 %mul_0_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 680 'fadd' 'accum_1_0_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 681 [1/5] (7.25ns)   --->   "%accum_1_0_4 = fadd i32 %accum_1_0_3, i32 %mul_0_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 681 'fadd' 'accum_1_0_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 682 [5/5] (7.25ns)   --->   "%accum_1_1 = fadd i32 %accum_1_0_4, i32 %mul_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 682 'fadd' 'accum_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 683 [4/5] (7.25ns)   --->   "%accum_1_1 = fadd i32 %accum_1_0_4, i32 %mul_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 683 'fadd' 'accum_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 684 [3/5] (7.25ns)   --->   "%accum_1_1 = fadd i32 %accum_1_0_4, i32 %mul_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 684 'fadd' 'accum_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 685 [2/5] (7.25ns)   --->   "%accum_1_1 = fadd i32 %accum_1_0_4, i32 %mul_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 685 'fadd' 'accum_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 686 [1/5] (7.25ns)   --->   "%accum_1_1 = fadd i32 %accum_1_0_4, i32 %mul_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 686 'fadd' 'accum_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 687 [5/5] (7.25ns)   --->   "%accum_1_1_1 = fadd i32 %accum_1_1, i32 %mul_1_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 687 'fadd' 'accum_1_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 688 [4/5] (7.25ns)   --->   "%accum_1_1_1 = fadd i32 %accum_1_1, i32 %mul_1_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 688 'fadd' 'accum_1_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 689 [3/5] (7.25ns)   --->   "%accum_1_1_1 = fadd i32 %accum_1_1, i32 %mul_1_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 689 'fadd' 'accum_1_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 690 [2/5] (7.25ns)   --->   "%accum_1_1_1 = fadd i32 %accum_1_1, i32 %mul_1_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 690 'fadd' 'accum_1_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 691 [1/5] (7.25ns)   --->   "%accum_1_1_1 = fadd i32 %accum_1_1, i32 %mul_1_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 691 'fadd' 'accum_1_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 692 [5/5] (7.25ns)   --->   "%accum_1_1_2 = fadd i32 %accum_1_1_1, i32 %mul_1_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 692 'fadd' 'accum_1_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 693 [4/5] (7.25ns)   --->   "%accum_1_1_2 = fadd i32 %accum_1_1_1, i32 %mul_1_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 693 'fadd' 'accum_1_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 694 [3/5] (7.25ns)   --->   "%accum_1_1_2 = fadd i32 %accum_1_1_1, i32 %mul_1_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 694 'fadd' 'accum_1_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 695 [2/5] (7.25ns)   --->   "%accum_1_1_2 = fadd i32 %accum_1_1_1, i32 %mul_1_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 695 'fadd' 'accum_1_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 696 [1/5] (7.25ns)   --->   "%accum_1_1_2 = fadd i32 %accum_1_1_1, i32 %mul_1_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 696 'fadd' 'accum_1_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 697 [5/5] (7.25ns)   --->   "%accum_1_1_3 = fadd i32 %accum_1_1_2, i32 %mul_1_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 697 'fadd' 'accum_1_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 698 [4/5] (7.25ns)   --->   "%accum_1_1_3 = fadd i32 %accum_1_1_2, i32 %mul_1_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 698 'fadd' 'accum_1_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 699 [3/5] (7.25ns)   --->   "%accum_1_1_3 = fadd i32 %accum_1_1_2, i32 %mul_1_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 699 'fadd' 'accum_1_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 700 [2/5] (7.25ns)   --->   "%accum_1_1_3 = fadd i32 %accum_1_1_2, i32 %mul_1_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 700 'fadd' 'accum_1_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 701 [1/5] (7.25ns)   --->   "%accum_1_1_3 = fadd i32 %accum_1_1_2, i32 %mul_1_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 701 'fadd' 'accum_1_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 702 [5/5] (7.25ns)   --->   "%accum_1_1_4 = fadd i32 %accum_1_1_3, i32 %mul_1_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 702 'fadd' 'accum_1_1_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 703 [4/5] (7.25ns)   --->   "%accum_1_1_4 = fadd i32 %accum_1_1_3, i32 %mul_1_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 703 'fadd' 'accum_1_1_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 704 [3/5] (7.25ns)   --->   "%accum_1_1_4 = fadd i32 %accum_1_1_3, i32 %mul_1_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 704 'fadd' 'accum_1_1_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 705 [2/5] (7.25ns)   --->   "%accum_1_1_4 = fadd i32 %accum_1_1_3, i32 %mul_1_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 705 'fadd' 'accum_1_1_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 706 [1/5] (7.25ns)   --->   "%accum_1_1_4 = fadd i32 %accum_1_1_3, i32 %mul_1_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 706 'fadd' 'accum_1_1_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 707 [5/5] (7.25ns)   --->   "%accum_1_2 = fadd i32 %accum_1_1_4, i32 %mul_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 707 'fadd' 'accum_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 708 [4/5] (7.25ns)   --->   "%accum_1_2 = fadd i32 %accum_1_1_4, i32 %mul_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 708 'fadd' 'accum_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 709 [3/5] (7.25ns)   --->   "%accum_1_2 = fadd i32 %accum_1_1_4, i32 %mul_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 709 'fadd' 'accum_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 710 [2/5] (7.25ns)   --->   "%accum_1_2 = fadd i32 %accum_1_1_4, i32 %mul_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 710 'fadd' 'accum_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 711 [1/5] (7.25ns)   --->   "%accum_1_2 = fadd i32 %accum_1_1_4, i32 %mul_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 711 'fadd' 'accum_1_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 712 [5/5] (7.25ns)   --->   "%accum_1_2_1 = fadd i32 %accum_1_2, i32 %mul_2_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 712 'fadd' 'accum_1_2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.25>
ST_67 : Operation 713 [4/5] (7.25ns)   --->   "%accum_1_2_1 = fadd i32 %accum_1_2, i32 %mul_2_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 713 'fadd' 'accum_1_2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 714 [3/5] (7.25ns)   --->   "%accum_1_2_1 = fadd i32 %accum_1_2, i32 %mul_2_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 714 'fadd' 'accum_1_2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 715 [2/5] (7.25ns)   --->   "%accum_1_2_1 = fadd i32 %accum_1_2, i32 %mul_2_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 715 'fadd' 'accum_1_2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.25>
ST_70 : Operation 716 [1/5] (7.25ns)   --->   "%accum_1_2_1 = fadd i32 %accum_1_2, i32 %mul_2_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 716 'fadd' 'accum_1_2_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 717 [5/5] (7.25ns)   --->   "%accum_1_2_2 = fadd i32 %accum_1_2_1, i32 %mul_2_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 717 'fadd' 'accum_1_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 718 [4/5] (7.25ns)   --->   "%accum_1_2_2 = fadd i32 %accum_1_2_1, i32 %mul_2_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 718 'fadd' 'accum_1_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.25>
ST_73 : Operation 719 [3/5] (7.25ns)   --->   "%accum_1_2_2 = fadd i32 %accum_1_2_1, i32 %mul_2_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 719 'fadd' 'accum_1_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.25>
ST_74 : Operation 720 [2/5] (7.25ns)   --->   "%accum_1_2_2 = fadd i32 %accum_1_2_1, i32 %mul_2_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 720 'fadd' 'accum_1_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.25>
ST_75 : Operation 721 [1/5] (7.25ns)   --->   "%accum_1_2_2 = fadd i32 %accum_1_2_1, i32 %mul_2_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 721 'fadd' 'accum_1_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.25>
ST_76 : Operation 722 [5/5] (7.25ns)   --->   "%accum_1_2_3 = fadd i32 %accum_1_2_2, i32 %mul_2_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 722 'fadd' 'accum_1_2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.25>
ST_77 : Operation 723 [4/5] (7.25ns)   --->   "%accum_1_2_3 = fadd i32 %accum_1_2_2, i32 %mul_2_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 723 'fadd' 'accum_1_2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.25>
ST_78 : Operation 724 [3/5] (7.25ns)   --->   "%accum_1_2_3 = fadd i32 %accum_1_2_2, i32 %mul_2_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 724 'fadd' 'accum_1_2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.25>
ST_79 : Operation 725 [2/5] (7.25ns)   --->   "%accum_1_2_3 = fadd i32 %accum_1_2_2, i32 %mul_2_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 725 'fadd' 'accum_1_2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.25>
ST_80 : Operation 726 [1/5] (7.25ns)   --->   "%accum_1_2_3 = fadd i32 %accum_1_2_2, i32 %mul_2_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 726 'fadd' 'accum_1_2_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.25>
ST_81 : Operation 727 [5/5] (7.25ns)   --->   "%accum_1_2_4 = fadd i32 %accum_1_2_3, i32 %mul_2_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 727 'fadd' 'accum_1_2_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.25>
ST_82 : Operation 728 [4/5] (7.25ns)   --->   "%accum_1_2_4 = fadd i32 %accum_1_2_3, i32 %mul_2_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 728 'fadd' 'accum_1_2_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.25>
ST_83 : Operation 729 [3/5] (7.25ns)   --->   "%accum_1_2_4 = fadd i32 %accum_1_2_3, i32 %mul_2_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 729 'fadd' 'accum_1_2_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.25>
ST_84 : Operation 730 [2/5] (7.25ns)   --->   "%accum_1_2_4 = fadd i32 %accum_1_2_3, i32 %mul_2_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 730 'fadd' 'accum_1_2_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.25>
ST_85 : Operation 731 [1/5] (7.25ns)   --->   "%accum_1_2_4 = fadd i32 %accum_1_2_3, i32 %mul_2_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 731 'fadd' 'accum_1_2_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.25>
ST_86 : Operation 732 [5/5] (7.25ns)   --->   "%accum_1_3 = fadd i32 %accum_1_2_4, i32 %mul_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 732 'fadd' 'accum_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.25>
ST_87 : Operation 733 [4/5] (7.25ns)   --->   "%accum_1_3 = fadd i32 %accum_1_2_4, i32 %mul_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 733 'fadd' 'accum_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.25>
ST_88 : Operation 734 [3/5] (7.25ns)   --->   "%accum_1_3 = fadd i32 %accum_1_2_4, i32 %mul_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 734 'fadd' 'accum_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.25>
ST_89 : Operation 735 [2/5] (7.25ns)   --->   "%accum_1_3 = fadd i32 %accum_1_2_4, i32 %mul_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 735 'fadd' 'accum_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.25>
ST_90 : Operation 736 [1/5] (7.25ns)   --->   "%accum_1_3 = fadd i32 %accum_1_2_4, i32 %mul_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 736 'fadd' 'accum_1_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.25>
ST_91 : Operation 737 [5/5] (7.25ns)   --->   "%accum_1_3_1 = fadd i32 %accum_1_3, i32 %mul_3_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 737 'fadd' 'accum_1_3_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.25>
ST_92 : Operation 738 [4/5] (7.25ns)   --->   "%accum_1_3_1 = fadd i32 %accum_1_3, i32 %mul_3_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 738 'fadd' 'accum_1_3_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.25>
ST_93 : Operation 739 [3/5] (7.25ns)   --->   "%accum_1_3_1 = fadd i32 %accum_1_3, i32 %mul_3_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 739 'fadd' 'accum_1_3_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.25>
ST_94 : Operation 740 [2/5] (7.25ns)   --->   "%accum_1_3_1 = fadd i32 %accum_1_3, i32 %mul_3_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 740 'fadd' 'accum_1_3_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.25>
ST_95 : Operation 741 [1/5] (7.25ns)   --->   "%accum_1_3_1 = fadd i32 %accum_1_3, i32 %mul_3_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 741 'fadd' 'accum_1_3_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.25>
ST_96 : Operation 742 [5/5] (7.25ns)   --->   "%accum_1_3_2 = fadd i32 %accum_1_3_1, i32 %mul_3_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 742 'fadd' 'accum_1_3_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.25>
ST_97 : Operation 743 [4/5] (7.25ns)   --->   "%accum_1_3_2 = fadd i32 %accum_1_3_1, i32 %mul_3_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 743 'fadd' 'accum_1_3_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.25>
ST_98 : Operation 744 [3/5] (7.25ns)   --->   "%accum_1_3_2 = fadd i32 %accum_1_3_1, i32 %mul_3_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 744 'fadd' 'accum_1_3_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.25>
ST_99 : Operation 745 [2/5] (7.25ns)   --->   "%accum_1_3_2 = fadd i32 %accum_1_3_1, i32 %mul_3_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 745 'fadd' 'accum_1_3_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.25>
ST_100 : Operation 746 [1/5] (7.25ns)   --->   "%accum_1_3_2 = fadd i32 %accum_1_3_1, i32 %mul_3_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 746 'fadd' 'accum_1_3_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.25>
ST_101 : Operation 747 [5/5] (7.25ns)   --->   "%accum_1_3_3 = fadd i32 %accum_1_3_2, i32 %mul_3_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 747 'fadd' 'accum_1_3_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.25>
ST_102 : Operation 748 [4/5] (7.25ns)   --->   "%accum_1_3_3 = fadd i32 %accum_1_3_2, i32 %mul_3_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 748 'fadd' 'accum_1_3_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.25>
ST_103 : Operation 749 [3/5] (7.25ns)   --->   "%accum_1_3_3 = fadd i32 %accum_1_3_2, i32 %mul_3_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 749 'fadd' 'accum_1_3_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.25>
ST_104 : Operation 750 [2/5] (7.25ns)   --->   "%accum_1_3_3 = fadd i32 %accum_1_3_2, i32 %mul_3_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 750 'fadd' 'accum_1_3_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.25>
ST_105 : Operation 751 [1/5] (7.25ns)   --->   "%accum_1_3_3 = fadd i32 %accum_1_3_2, i32 %mul_3_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 751 'fadd' 'accum_1_3_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.25>
ST_106 : Operation 752 [5/5] (7.25ns)   --->   "%accum_1_3_4 = fadd i32 %accum_1_3_3, i32 %mul_3_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 752 'fadd' 'accum_1_3_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.25>
ST_107 : Operation 753 [4/5] (7.25ns)   --->   "%accum_1_3_4 = fadd i32 %accum_1_3_3, i32 %mul_3_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 753 'fadd' 'accum_1_3_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.25>
ST_108 : Operation 754 [3/5] (7.25ns)   --->   "%accum_1_3_4 = fadd i32 %accum_1_3_3, i32 %mul_3_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 754 'fadd' 'accum_1_3_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.25>
ST_109 : Operation 755 [2/5] (7.25ns)   --->   "%accum_1_3_4 = fadd i32 %accum_1_3_3, i32 %mul_3_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 755 'fadd' 'accum_1_3_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.25>
ST_110 : Operation 756 [1/5] (7.25ns)   --->   "%accum_1_3_4 = fadd i32 %accum_1_3_3, i32 %mul_3_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 756 'fadd' 'accum_1_3_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.25>
ST_111 : Operation 757 [5/5] (7.25ns)   --->   "%accum_1_4 = fadd i32 %accum_1_3_4, i32 %mul_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 757 'fadd' 'accum_1_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.25>
ST_112 : Operation 758 [4/5] (7.25ns)   --->   "%accum_1_4 = fadd i32 %accum_1_3_4, i32 %mul_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 758 'fadd' 'accum_1_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.25>
ST_113 : Operation 759 [3/5] (7.25ns)   --->   "%accum_1_4 = fadd i32 %accum_1_3_4, i32 %mul_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 759 'fadd' 'accum_1_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.25>
ST_114 : Operation 760 [2/5] (7.25ns)   --->   "%accum_1_4 = fadd i32 %accum_1_3_4, i32 %mul_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 760 'fadd' 'accum_1_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.25>
ST_115 : Operation 761 [1/5] (7.25ns)   --->   "%accum_1_4 = fadd i32 %accum_1_3_4, i32 %mul_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 761 'fadd' 'accum_1_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.25>
ST_116 : Operation 762 [5/5] (7.25ns)   --->   "%accum_1_4_1 = fadd i32 %accum_1_4, i32 %mul_4_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 762 'fadd' 'accum_1_4_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.25>
ST_117 : Operation 763 [4/5] (7.25ns)   --->   "%accum_1_4_1 = fadd i32 %accum_1_4, i32 %mul_4_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 763 'fadd' 'accum_1_4_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.25>
ST_118 : Operation 764 [3/5] (7.25ns)   --->   "%accum_1_4_1 = fadd i32 %accum_1_4, i32 %mul_4_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 764 'fadd' 'accum_1_4_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.25>
ST_119 : Operation 765 [2/5] (7.25ns)   --->   "%accum_1_4_1 = fadd i32 %accum_1_4, i32 %mul_4_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 765 'fadd' 'accum_1_4_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.25>
ST_120 : Operation 766 [1/5] (7.25ns)   --->   "%accum_1_4_1 = fadd i32 %accum_1_4, i32 %mul_4_1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 766 'fadd' 'accum_1_4_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.25>
ST_121 : Operation 767 [5/5] (7.25ns)   --->   "%accum_1_4_2 = fadd i32 %accum_1_4_1, i32 %mul_4_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 767 'fadd' 'accum_1_4_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.25>
ST_122 : Operation 768 [4/5] (7.25ns)   --->   "%accum_1_4_2 = fadd i32 %accum_1_4_1, i32 %mul_4_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 768 'fadd' 'accum_1_4_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.25>
ST_123 : Operation 769 [3/5] (7.25ns)   --->   "%accum_1_4_2 = fadd i32 %accum_1_4_1, i32 %mul_4_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 769 'fadd' 'accum_1_4_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.25>
ST_124 : Operation 770 [2/5] (7.25ns)   --->   "%accum_1_4_2 = fadd i32 %accum_1_4_1, i32 %mul_4_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 770 'fadd' 'accum_1_4_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.25>
ST_125 : Operation 771 [1/5] (7.25ns)   --->   "%accum_1_4_2 = fadd i32 %accum_1_4_1, i32 %mul_4_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 771 'fadd' 'accum_1_4_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.25>
ST_126 : Operation 772 [5/5] (7.25ns)   --->   "%accum_1_4_3 = fadd i32 %accum_1_4_2, i32 %mul_4_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 772 'fadd' 'accum_1_4_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.25>
ST_127 : Operation 773 [4/5] (7.25ns)   --->   "%accum_1_4_3 = fadd i32 %accum_1_4_2, i32 %mul_4_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 773 'fadd' 'accum_1_4_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.25>
ST_128 : Operation 774 [3/5] (7.25ns)   --->   "%accum_1_4_3 = fadd i32 %accum_1_4_2, i32 %mul_4_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 774 'fadd' 'accum_1_4_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.25>
ST_129 : Operation 775 [2/5] (7.25ns)   --->   "%accum_1_4_3 = fadd i32 %accum_1_4_2, i32 %mul_4_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 775 'fadd' 'accum_1_4_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.25>
ST_130 : Operation 776 [1/5] (7.25ns)   --->   "%accum_1_4_3 = fadd i32 %accum_1_4_2, i32 %mul_4_3" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 776 'fadd' 'accum_1_4_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.25>
ST_131 : Operation 777 [5/5] (7.25ns)   --->   "%accum_1_4_4 = fadd i32 %accum_1_4_3, i32 %mul_4_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 777 'fadd' 'accum_1_4_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.25>
ST_132 : Operation 778 [4/5] (7.25ns)   --->   "%accum_1_4_4 = fadd i32 %accum_1_4_3, i32 %mul_4_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 778 'fadd' 'accum_1_4_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.25>
ST_133 : Operation 779 [3/5] (7.25ns)   --->   "%accum_1_4_4 = fadd i32 %accum_1_4_3, i32 %mul_4_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 779 'fadd' 'accum_1_4_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 7.25>
ST_134 : Operation 780 [2/5] (7.25ns)   --->   "%accum_1_4_4 = fadd i32 %accum_1_4_3, i32 %mul_4_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 780 'fadd' 'accum_1_4_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.25>
ST_135 : Operation 781 [1/5] (7.25ns)   --->   "%accum_1_4_4 = fadd i32 %accum_1_4_3, i32 %mul_4_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127]   --->   Operation 781 'fadd' 'accum_1_4_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.25>
ST_136 : Operation 782 [5/5] (7.25ns)   --->   "%add = fadd i32 %out_data_load, i32 %accum_1_4_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131]   --->   Operation 782 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.25>
ST_137 : Operation 783 [4/5] (7.25ns)   --->   "%add = fadd i32 %out_data_load, i32 %accum_1_4_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131]   --->   Operation 783 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 7.25>
ST_138 : Operation 784 [3/5] (7.25ns)   --->   "%add = fadd i32 %out_data_load, i32 %accum_1_4_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131]   --->   Operation 784 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.25>
ST_139 : Operation 785 [2/5] (7.25ns)   --->   "%add = fadd i32 %out_data_load, i32 %accum_1_4_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131]   --->   Operation 785 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 795 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 795 'ret' 'ret_ln0' <Predicate = (icmp_ln110)> <Delay = 0.00>

State 140 <SV = 139> <Delay = 7.25>
ST_140 : Operation 786 [1/5] (7.25ns)   --->   "%add = fadd i32 %out_data_load, i32 %accum_1_4_4" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131]   --->   Operation 786 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 3.25>
ST_141 : Operation 787 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_str"   --->   Operation 787 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 788 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 600, i64 600, i64 600"   --->   Operation 788 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 789 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 789 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 790 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_111_5_VITIS_LOOP_112_6_str"   --->   Operation 790 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 791 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 791 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 792 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82]   --->   Operation 792 'specloopname' 'specloopname_ln82' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 793 [1/1] (3.25ns)   --->   "%store_ln131 = store i32 %add, i11 %pZ" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131]   --->   Operation 793 'store' 'store_ln131' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_141 : Operation 794 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 794 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.17ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten7') [8]  (0 ns)
	'load' operation ('indvar_flatten7_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111) on local variable 'indvar_flatten7' [57]  (0 ns)
	'icmp' operation ('icmp_ln111', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111) [62]  (1.55 ns)
	'select' operation ('select_ln110', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110) [63]  (1.02 ns)
	'add' operation ('tmp_1_dup', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110) [180]  (1.74 ns)
	'add' operation ('add_ln114_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114) [222]  (1.87 ns)
	'select' operation ('select_ln111_6', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111) [223]  (0.993 ns)

 <State 2>: 7.01ns
The critical path consists of the following:
	'add' operation ('add_ln114_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114) [408]  (3.76 ns)
	'getelementptr' operation ('pZ', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114) [410]  (0 ns)
	'load' operation ('out_data_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) on array 'out_data' [411]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('out_data_load', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) on array 'out_data' [411]  (3.25 ns)

 <State 4>: 5.38ns
The critical path consists of the following:
	'add' operation ('tmp_1') [29]  (1.74 ns)
	'sub' operation ('tmp1_1') [34]  (1.92 ns)
	'select' operation ('select_ln110_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110) [171]  (0 ns)
	'select' operation ('select_ln111_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111) [199]  (0 ns)
	'add' operation ('add_ln127_5', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [266]  (1.73 ns)

 <State 5>: 5.38ns
The critical path consists of the following:
	'add' operation ('tmp_3') [40]  (1.74 ns)
	'sub' operation ('tmp1_3') [44]  (1.92 ns)
	'select' operation ('select_ln110_5', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110) [173]  (0 ns)
	'select' operation ('select_ln111_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111) [213]  (0 ns)
	'add' operation ('add_ln127_15', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [336]  (1.73 ns)

 <State 6>: 4.89ns
The critical path consists of the following:
	'add' operation ('add_ln127_13', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [322]  (1.64 ns)
	'getelementptr' operation ('p1_out_data_addr_13', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [324]  (0 ns)
	'load' operation ('p1_out_data_load_13', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) on array 'p1_out_data' [325]  (3.25 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [236]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [236]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [236]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [236]  (5.7 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [237]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [237]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [237]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [237]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [237]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_0_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [244]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_0_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [244]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_0_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [244]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_0_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [244]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_0_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [244]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_0_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [251]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_0_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [251]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_0_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [251]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_0_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [251]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_0_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [251]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_0_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [258]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_0_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [258]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_0_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [258]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_0_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [258]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_0_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [258]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_0_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [265]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_0_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [265]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_0_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [265]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_0_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [265]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_0_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [265]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [272]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [272]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [272]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [272]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [272]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [279]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [279]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [279]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [279]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [279]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [286]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [286]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [286]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [286]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [286]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [293]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [293]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [293]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [293]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [293]  (7.26 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [300]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [300]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [300]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [300]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_1_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [300]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [307]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [307]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [307]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [307]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [307]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [314]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [314]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [314]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [314]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [314]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [321]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [321]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [321]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [321]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [321]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [328]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [328]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [328]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [328]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [328]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [335]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [335]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [335]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [335]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_2_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [335]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [342]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [342]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [342]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [342]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [342]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [349]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [349]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [349]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [349]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [349]  (7.26 ns)

 <State 96>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [356]  (7.26 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [356]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [356]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [356]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [356]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [363]  (7.26 ns)

 <State 102>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [363]  (7.26 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [363]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [363]  (7.26 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [363]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [370]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [370]  (7.26 ns)

 <State 108>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [370]  (7.26 ns)

 <State 109>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [370]  (7.26 ns)

 <State 110>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_3_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [370]  (7.26 ns)

 <State 111>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [377]  (7.26 ns)

 <State 112>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [377]  (7.26 ns)

 <State 113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [377]  (7.26 ns)

 <State 114>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [377]  (7.26 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [377]  (7.26 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [384]  (7.26 ns)

 <State 117>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [384]  (7.26 ns)

 <State 118>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [384]  (7.26 ns)

 <State 119>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [384]  (7.26 ns)

 <State 120>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4_1', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [384]  (7.26 ns)

 <State 121>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [391]  (7.26 ns)

 <State 122>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [391]  (7.26 ns)

 <State 123>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [391]  (7.26 ns)

 <State 124>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [391]  (7.26 ns)

 <State 125>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4_2', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [391]  (7.26 ns)

 <State 126>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [398]  (7.26 ns)

 <State 127>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [398]  (7.26 ns)

 <State 128>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [398]  (7.26 ns)

 <State 129>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [398]  (7.26 ns)

 <State 130>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4_3', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [398]  (7.26 ns)

 <State 131>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [405]  (7.26 ns)

 <State 132>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [405]  (7.26 ns)

 <State 133>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [405]  (7.26 ns)

 <State 134>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [405]  (7.26 ns)

 <State 135>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('accum_1_4_4', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127) [405]  (7.26 ns)

 <State 136>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) [412]  (7.26 ns)

 <State 137>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) [412]  (7.26 ns)

 <State 138>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) [412]  (7.26 ns)

 <State 139>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) [412]  (7.26 ns)

 <State 140>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) [412]  (7.26 ns)

 <State 141>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln131', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131) of variable 'add', /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131 on array 'out_data' [413]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
