   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"mem.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../Switch/core/drv/sw_ctrl/mem/mem.c"
  18              		.section	.text.mem_switch_write,"ax",%progbits
  19              		.align	1
  20              		.global	mem_switch_write
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	mem_switch_write:
  26              	.LVL0:
  27              	.LFB3:
   1:../Switch/core/drv/sw_ctrl/mem/mem.c **** /*******************************************************************************
   2:../Switch/core/drv/sw_ctrl/mem/mem.c **** *                                                                              *
   3:../Switch/core/drv/sw_ctrl/mem/mem.c **** *  Copyright (c), 2022, Motorcomm Electronic Technology Co.,Ltd.               *
   4:../Switch/core/drv/sw_ctrl/mem/mem.c **** *  Motorcomm Confidential and Proprietary.                                     *
   5:../Switch/core/drv/sw_ctrl/mem/mem.c **** *                                                                              *
   6:../Switch/core/drv/sw_ctrl/mem/mem.c **** ********************************************************************************
   7:../Switch/core/drv/sw_ctrl/mem/mem.c **** */
   8:../Switch/core/drv/sw_ctrl/mem/mem.c **** #include "yt_error.h"
   9:../Switch/core/drv/sw_ctrl/mem/mem.c **** #include "yt_lock.h"
  10:../Switch/core/drv/sw_ctrl/mem/mem.c **** #include "mem.h"
  11:../Switch/core/drv/sw_ctrl/mem/mem.c **** 
  12:../Switch/core/drv/sw_ctrl/mem/mem.c **** /**************************************************
  13:../Switch/core/drv/sw_ctrl/mem/mem.c ****  *      Constants or macros Declaration            *
  14:../Switch/core/drv/sw_ctrl/mem/mem.c ****  **************************************************/
  15:../Switch/core/drv/sw_ctrl/mem/mem.c **** #define REG(x) (*((volatile unsigned int *)(x)))
  16:../Switch/core/drv/sw_ctrl/mem/mem.c **** 
  17:../Switch/core/drv/sw_ctrl/mem/mem.c **** uint32_t mem_switch_write(uint32_t reg_addr, uint32_t reg_value)
  18:../Switch/core/drv/sw_ctrl/mem/mem.c **** {   
  28              		.loc 1 18 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 18 1 is_stmt 0 view .LVU1
  33 0000 38B5     		push	{r3, r4, r5, lr}
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 3, -16
  36              		.cfi_offset 4, -12
  37              		.cfi_offset 5, -8
  38              		.cfi_offset 14, -4
  39 0002 0446     		mov	r4, r0
  40 0004 0D46     		mov	r5, r1
  19:../Switch/core/drv/sw_ctrl/mem/mem.c ****     ACCESS_LOCK();
  41              		.loc 1 19 5 is_stmt 1 view .LVU2
  42 0006 FFF7FEFF 		bl	ACCESS_LOCK
  43              	.LVL1:
  20:../Switch/core/drv/sw_ctrl/mem/mem.c ****     REG(reg_addr) = reg_value;
  44              		.loc 1 20 5 view .LVU3
  45              		.loc 1 20 19 is_stmt 0 view .LVU4
  46 000a 2560     		str	r5, [r4]
  21:../Switch/core/drv/sw_ctrl/mem/mem.c ****     ACCESS_UNLOCK();
  47              		.loc 1 21 5 is_stmt 1 view .LVU5
  48 000c FFF7FEFF 		bl	ACCESS_UNLOCK
  49              	.LVL2:
  22:../Switch/core/drv/sw_ctrl/mem/mem.c ****     
  23:../Switch/core/drv/sw_ctrl/mem/mem.c ****     return CMM_ERR_OK;
  50              		.loc 1 23 5 view .LVU6
  24:../Switch/core/drv/sw_ctrl/mem/mem.c **** }
  51              		.loc 1 24 1 is_stmt 0 view .LVU7
  52 0010 0020     		movs	r0, #0
  53 0012 38BD     		pop	{r3, r4, r5, pc}
  54              		.loc 1 24 1 view .LVU8
  55              		.cfi_endproc
  56              	.LFE3:
  58              		.section	.text.mem_switch_read,"ax",%progbits
  59              		.align	1
  60              		.global	mem_switch_read
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  65              	mem_switch_read:
  66              	.LVL3:
  67              	.LFB4:
  25:../Switch/core/drv/sw_ctrl/mem/mem.c **** 
  26:../Switch/core/drv/sw_ctrl/mem/mem.c **** uint32_t mem_switch_read(uint32_t reg_addr, uint32_t *reg_value)
  27:../Switch/core/drv/sw_ctrl/mem/mem.c **** {
  68              		.loc 1 27 1 is_stmt 1 view -0
  69              		.cfi_startproc
  70              		@ args = 0, pretend = 0, frame = 0
  71              		@ frame_needed = 0, uses_anonymous_args = 0
  72              		.loc 1 27 1 is_stmt 0 view .LVU10
  73 0000 38B5     		push	{r3, r4, r5, lr}
  74              		.cfi_def_cfa_offset 16
  75              		.cfi_offset 3, -16
  76              		.cfi_offset 4, -12
  77              		.cfi_offset 5, -8
  78              		.cfi_offset 14, -4
  79 0002 0546     		mov	r5, r0
  80 0004 0C46     		mov	r4, r1
  28:../Switch/core/drv/sw_ctrl/mem/mem.c ****     ACCESS_LOCK();
  81              		.loc 1 28 5 is_stmt 1 view .LVU11
  82 0006 FFF7FEFF 		bl	ACCESS_LOCK
  83              	.LVL4:
  29:../Switch/core/drv/sw_ctrl/mem/mem.c ****     *reg_value = REG(reg_addr);
  84              		.loc 1 29 5 view .LVU12
  85              		.loc 1 29 18 is_stmt 0 view .LVU13
  86 000a 2B68     		ldr	r3, [r5]
  87              		.loc 1 29 16 view .LVU14
  88 000c 2360     		str	r3, [r4]
  30:../Switch/core/drv/sw_ctrl/mem/mem.c ****     ACCESS_UNLOCK();
  89              		.loc 1 30 5 is_stmt 1 view .LVU15
  90 000e FFF7FEFF 		bl	ACCESS_UNLOCK
  91              	.LVL5:
  31:../Switch/core/drv/sw_ctrl/mem/mem.c **** 
  32:../Switch/core/drv/sw_ctrl/mem/mem.c ****     return CMM_ERR_OK;
  92              		.loc 1 32 5 view .LVU16
  33:../Switch/core/drv/sw_ctrl/mem/mem.c **** }
  93              		.loc 1 33 1 is_stmt 0 view .LVU17
  94 0012 0020     		movs	r0, #0
  95 0014 38BD     		pop	{r3, r4, r5, pc}
  96              		.loc 1 33 1 view .LVU18
  97              		.cfi_endproc
  98              	.LFE4:
 100              		.text
 101              	.Letext0:
 102              		.file 2 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\common\\include/yt_types.h"
 103              		.file 3 "C:\\Users\\Dmitriy\\Desktop\\GD32F10x\\Switch\\common\\include/yt_error.h"
DEFINED SYMBOLS
                            *ABS*:00000000 mem.c
C:\Users\Dmitriy\AppData\Local\Temp\cc5UhTmc.s:19     .text.mem_switch_write:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc5UhTmc.s:25     .text.mem_switch_write:00000000 mem_switch_write
C:\Users\Dmitriy\AppData\Local\Temp\cc5UhTmc.s:59     .text.mem_switch_read:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc5UhTmc.s:65     .text.mem_switch_read:00000000 mem_switch_read
                           .group:00000000 wm4.0.353617a96a8f588ad8d04dd11dfc8225
                           .group:00000000 wm4._newlib_version.h.4.6d111ab2e95434b664b53815e5c8ccba
                           .group:00000000 wm4.newlib.h.27.d4bf77c18f14f545101dac22f0b54118
                           .group:00000000 wm4.ieeefp.h.77.0ee3146e9d892bb10bc0066c30189af1
                           .group:00000000 wm4.features.h.22.7877b139107948f7dadcf3660cc79cfd
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4.stddef.h.185.cbb642e1ccd385e8aa504b15cb7fb086
                           .group:00000000 wm4.cdefs.h.49.f93868eb904b9ca05b5c0257d31128ca
                           .group:00000000 wm4.stddef.h.39.0e5f0dabba1c666ccadf0408e0d47322
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.5f30652bb2ea05b142c1bbee9108c999
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.89f7dde66c62b1f1dee32bdb6ab2d544
                           .group:00000000 wm4.stdio.h.67.0cf8a9c281ab0b348aef5c02e7e48825
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.87.a1e20d2651f9bfb66e51bfbe849db00a
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.stddef.h.158.bfed30416c9480cd13bc4a25427d538f
                           .group:00000000 wm4.stdbool.h.29.4a1c88fe569adb8d03217dd16982ca34
                           .group:00000000 wm4.malloc.h.4.62bd13b8107d5245f60bd92bb5994838
                           .group:00000000 wm4.malloc.h.152.f5d1d9a9aabeac59da0ef41ede16d2b0
                           .group:00000000 wm4.yt_types.h.31.64aa050cf4c68d28514ce99f5dc2ddb9
                           .group:00000000 wm4.yt_lock.h.9.5d39f1aba4451d3b9b95aa39771489dc
                           .group:00000000 wm4.yt_error.h.38.039589275c83974021fd481937e9f4a7

UNDEFINED SYMBOLS
ACCESS_LOCK
ACCESS_UNLOCK
