/******************************************************************************
 *
 * Copyright(c) 2007 - 2017 Realtek Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of version 2 of the GNU General Public License as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
 * more details.
 *
 *****************************************************************************/
#ifndef __RTL8730A_SPEC_H__
#define __RTL8730A_SPEC_H__

#include <drv_conf.h>

#define SYSTEM_CTRL_BASE_LP 0x42008000

#define REG_SYS_PWC_ISO_CTRL_8730A 0x0000
#define REG_WL_CLK_CTRL_8730A 0x0002
#define REG_WL_FUNC_EN_8730A 0x0004
#define REG_CLKDIV_CKSEL_8730A 0x0008
#define REG_RSV_CTRL_8730A 0x001C
#define REG_WL_PMC_CTRL_8730A 0x0020
#define REG_WL_SYSCONFIG_8730A 0x0024
#define REG_AFC_CTRL0_8730A 0x0030
#define REG_AFE_CTRL1_V1_8730A 0x0034
#define REG_AFE_CTRL2_V1_8730A 0x0038
#define REG_AFE_CTRL3_V1_8730A 0x003C
#define REG_FSIMR_V1_8730A 0x0040
#define REG_FSISR_V1_8730A 0x0044
#define REG_FW_DBG0_V1_8730A 0x0050
#define REG_FW_DBG1_V1_8730A 0x0054
#define REG_FW_DBG2_V1_8730A 0x0058
#define REG_FW_DBG3_V1_8730A 0x005C
#define REG_FW_DBG4_V1_8730A 0x0060
#define REG_FW_DBG5_V1_8730A 0x0064
#define REG_FW_DBG6_V1_8730A 0x0068
#define REG_FW_DBG7_V1_8730A 0x006C
#define REG_WL_PIN_FUNC_CTRL0_8730A 0x0070
#define REG_WL_BTCOEX_CTRL_8730A 0x0074
#define REG_DBG_PORT_REG_8730A 0x007C
#define REG_WL_MCUFW_CTRL_8730A 0x0080
#define REG_BLK_TST_8730A 0x0084
#define REG_HOST_MSG0_8730A 0x0088
#define REG_HOST_MSG1_8730A 0x008C
#define REG_LPS_CTRL_8730A 0x0090
#define REG_BOOT_REASON_8730A 0x0098
#define REG_RPWM2_8730A 0x009C
#define REG_SCOREBOARD_CTRL_8730A 0x00A0
#define REG_SYSON_FSM_MON_V1_8730A 0x00A4
#define REG_PMC_DBG_CTRL1_8730A 0x00A8
#define REG_PMC_DBG_CTRL2_V1_8730A 0x00AC
#define REG_HIMR0_8730A 0x00B0
#define REG_HISR0_8730A 0x00B4
#define REG_HEMR_8730A 0x00B8
#define REG_HESR_8730A 0x00BC
#define REG_HIMR2_8730A 0x00C0
#define REG_SDM_IDR_CTRL0_8730A 0x00E8
#define REG_SDM_IDR_CTRL1_8730A 0x00EC
#define REG_SYS_CONFIG0_8730A 0x00F0
#define REG_DDMA_CH0SA_8730A 0x1200
#define REG_DDMA_CH0DA_8730A 0x1204
#define REG_DDMA_CH0CTRL_8730A 0x1208
#define REG_DDMA_CH1SA_8730A 0x1210
#define REG_DDMA_CH1DA_8730A 0x1214
#define REG_DDMA_CH1CTRL_8730A 0x1218
#define REG_DDMA_CH2SA_8730A 0x1220
#define REG_DDMA_CH2DA_8730A 0x1224
#define REG_DDMA_CH2CTRL_8730A 0x1228
#define REG_DDMA_CH3SA_8730A 0x1230
#define REG_DDMA_CH3DA_8730A 0x1234
#define REG_DDMA_CH3CTRL_8730A 0x1238
#define REG_DDMA_CH4SA_8730A 0x1240
#define REG_DDMA_CH4DA_8730A 0x1244
#define REG_DDMA_CH4CTRL_8730A 0x1248
#define REG_DDMA_CH5SA_8730A 0x1250
#define REG_DDMA_CH5DA_8730A 0x1254
#define REG_DDMA_CH5CTRL_8730A 0x1258
#define REG_DDMA_INT_MSK_8730A 0x12E0
#define REG_DDMA_INT_STS_8730A 0x12E4
#define REG_DDMA_CHSTATUS_8730A 0x12E8
#define REG_DDMA_CHKSUM_8730A 0x12F0
#define REG_DDMA_MONITOR_8730A 0x12FC
#define REG_CR_8730A 0x0100
#define REG_PG_SIZE_8730A 0x0107
#define REG_TSF_CLK_STATE_8730A 0x0108
#define REG_TXDMA_PQ_MAP_8730A 0x010C
#define REG_TRXFF_BNDY_8730A 0x0114
#define REG_PTA_I2C_MBOX_8730A 0x0118
#define REG_RXFF_PTR_8730A 0x011C
#define REG_FE1IMR_8730A 0x0120
#define REG_FE1ISR_8730A 0x0124
#define REG_CPWM_8730A 0x012C
#define REG_FWIMR_8730A 0x0130
#define REG_FWISR_8730A 0x0134
#define REG_FTIMR_8730A 0x0138
#define REG_FTISR_8730A 0x013C
#define REG_PKTBUF_DBG_CTRL_8730A 0x0140
#define REG_PKTBUF_DBG_DATA_L_8730A 0x0144
#define REG_PKTBUF_DBG_DATA_H_8730A 0x0148
#define REG_CPWM2_8730A 0x014C
#define REG_TC0_CTRL_8730A 0x0150
#define REG_TC1_CTRL_8730A 0x0154
#define REG_TC2_CTRL_8730A 0x0158
#define REG_TC3_CTRL_8730A 0x015C
#define REG_TC4_CTRL_8730A 0x0160
#define REG_TCUNIT_BASE_8730A 0x0164
#define REG_TC5_CTRL_8730A 0x0168
#define REG_TC6_CTRL_8730A 0x016C
#define REG_MBIST_DRF_FAIL_8730A 0x0170
#define REG_MBIST_START_PAUSE_8730A 0x0174
#define REG_MBIST_DONE_8730A 0x0178
#define REG_MBIST_NRML_FAIL_8730A 0x017C
#define REG_AES_DECRPT_DATA_8730A 0x0180
#define REG_AES_DECRPT_CFG_8730A 0x0184
#define REG_MACCLKFRQ_8730A 0x018C
#define REG_TMETER_8730A 0x0190
#define REG_OSC_32K_CTRL_8730A 0x0194
#define REG_32K_CAL_REG0_8730A 0x0198
#define REG_32K_XTAL_CR_8730A 0x019C
#define REG_C2HEVT_8730A 0x01A0
#define REG_C2HEVT_1_8730A 0x01A4
#define REG_C2HEVT_2_8730A 0x01A8
#define REG_C2HEVT_3_8730A 0x01AC
#define REG_HW_IOE_CR_8730A 0x01B0
#define REG_BB_RFC_ATR_8730A 0x01B4
#define REG_SW_DEFINED_PAGE1_8730A 0x01B8
#define REG_SW_DEFINED_PAGE2_8730A 0x01BC
#define REG_MCUTST_I_8730A 0x01C0
#define REG_MCUTST_II_8730A 0x01C4
#define REG_FMETHR_8730A 0x01C8
#define REG_HMETFR_8730A 0x01CC
#define REG_HMEBOX0_8730A 0x01D0
#define REG_HMEBOX1_8730A 0x01D4
#define REG_HMEBOX2_8730A 0x01D8
#define REG_HMEBOX3_8730A 0x01DC
#define REG_LLT_IND_ACCESS_8730A 0x01E0
#define REG_GENTST_8730A 0x01E4
#define REG_BB_ACCESS_CTRL_8730A 0x01E8
#define REG_BB_ACCESS_DATA_8730A 0x01EC
#define REG_HMEBOX_E0_8730A 0x01F0
#define REG_HMEBOX_E1_8730A 0x01F4
#define REG_HMEBOX_E2_8730A 0x01F8
#define REG_HMEBOX_E3_8730A 0x01FC
#define REG_ZB2WL_MAILBOX_8730A 0x1110
#define REG_WL2ZB_MAILBOX_8730A 0x1114
#define REG_FE2IMR_8730A 0x1120
#define REG_FE2ISR_8730A 0x1124
#define REG_FE3IMR_8730A 0x1128
#define REG_FE3ISR_8730A 0x112C
#define REG_FE4IMR_8730A 0x1130
#define REG_FE4ISR_8730A 0x1134
#define REG_FT1IMR_8730A 0x1138
#define REG_FT1ISR_8730A 0x113C
#define REG_FE5IMR_8730A 0x1168
#define REG_FE5ISR_8730A 0x116C
#define REG_FE6IMR_8730A 0x1170
#define REG_FE6ISR_8730A 0x1174
#define REG_FWIMR1_8730A 0x11C0
#define REG_FWISR1_8730A 0x11C4
#define REG_FT2IMR_8730A 0x11E0
#define REG_FT2ISR_8730A 0x11E4
#define REG_RQPN_CTRL_HLPQ_8730A 0x0200
#define REG_FIFOPAGE_INFO_8730A 0x0204
#define REG_DWBCN0_CTRL_8730A 0x0208
#define REG_TXDMA_OFFSET_CHK_8730A 0x020C
#define REG_TXDMA_STATUS_8730A 0x0210
#define REG_RQPN_NPQ_8730A 0x0214
#define REG_TQPNT1_8730A 0x0218
#define REG_TQPNT2_8730A 0x021C
#define REG_TDE_DEBUG_8730A 0x0220
#define REG_AUTO_LLT_8730A 0x0224
#define REG_DWBCN1_CTRL_8730A 0x0228
#define REG_TX_ALIGNMENT_CTRL_8730A 0x022C
#define REG_TDE_GCK_CTRL_8730A 0x0230
#define REG_TQPNT3_V1_8730A 0x0234
#define REG_H2C_HEAD_8730A 0x0244
#define REG_RXDMA_AGG_PG_TH_8730A 0x0280
#define REG_RXPKT_NUM_8730A 0x0284
#define REG_RXDMA_STATUS_8730A 0x0288
#define REG_RXDMA_DPR_8730A 0x028C
#define REG_RXDMA_MODE_8730A 0x0290
#define REG_C2H_PKT_8730A 0x0294
#define REG_AXI_CTRL_8730A 0x0300
#define REG_INT_MIG_8730A 0x0304
#define REG_BCNQ_TXBD_DESA_8730A 0x0308
#define REG_MGQ_TXBD_DESA_8730A 0x0310
#define REG_VOQ_TXBD_DESA_8730A 0x0318
#define REG_VIQ_TXBD_DESA_8730A 0x0320
#define REG_BEQ_TXBD_DESA_8730A 0x0328
#define REG_BKQ_TXBD_DESA_8730A 0x0330
#define REG_RXQ_RXBD_DESA_8730A 0x0338
#define REG_MQ0_TXBD_DESA_8730A 0x0340
#define REG_MQ1_TXBD_DESA_8730A 0x0348
#define REG_MQ2_TXBD_DESA_8730A 0x0350
#define REG_MQ3_TXBD_DESA_8730A 0x0358
#define REG_MQ4_TXBD_DESA_8730A 0x0360
#define REG_MQ5_TXBD_DESA_8730A 0x0368
#define REG_MQ6_TXBD_DESA_8730A 0x0370
#define REG_MQ7_TXBD_DESA_8730A 0x0378
#define REG_MGQ_TXBD_NUM_8730A 0x0380
#define REG_RX_RXBD_NUM_8730A 0x0382
#define REG_VOQ_TXBD_NUM_8730A 0x0384
#define REG_VIQ_TXBD_NUM_8730A 0x0386
#define REG_BEQ_TXBD_NUM_8730A 0x0388
#define REG_BKQ_TXBD_NUM_8730A 0x038A
#define REG_MQ0_TXBD_NUM_8730A 0x038C
#define REG_MQ1_TXBD_NUM_8730A 0x038E
#define REG_MQ2_TXBD_NUM_8730A 0x0390
#define REG_MQ3_TXBD_NUM_8730A 0x0392
#define REG_MQ4_TXBD_NUM_8730A 0x0394
#define REG_MQ5_TXBD_NUM_8730A 0x0396
#define REG_MQ6_TXBD_NUM_8730A 0x0398
#define REG_MQ7_TXBD_NUM_8730A 0x039A
#define REG_BD_RWPTR_CLR_8730A 0x039C
#define REG_VOQ_TXBD_IDX_8730A 0x03A0
#define REG_VIQ_TXBD_IDX_8730A 0x03A4
#define REG_BEQ_TXBD_IDX_8730A 0x03A8
#define REG_BKQ_TXBD_IDX_8730A 0x03AC
#define REG_MGQ_TXBD_IDX_8730A 0x03B0
#define REG_RXQ_RXBD_IDX_8730A 0x03B4
#define REG_MQ0_TXBD_IDX_8730A 0x03B8
#define REG_MQ1_TXBD_IDX_8730A 0x03BC
#define REG_MQ2_TXBD_IDX_8730A 0x03C0
#define REG_MQ3_TXBD_IDX_8730A 0x03C4
#define REG_MQ4_TXBD_IDX_8730A 0x03C8
#define REG_MQ5_TXBD_IDX_8730A 0x03CC
#define REG_MQ6_TXBD_IDX_8730A 0x03D0
#define REG_MQ7_TXBD_IDX_8730A 0x03D4
#define REG_DBG_SEL_8730A 0x03D8
#define REG_AXI_HRPWM1_8730A 0x03D9
#define REG_AXI_CPWM_8730A 0x03DA
#define REG_AXI_CTRL2_8730A 0x03DB
#define REG_AXI_HRPWM2_8730A 0x03DC
#define REG_AXI_CPWM2_8730A 0x03DE
#define REG_DRVIER_TO_FIRMWARE_INFO_8730A 0x03E0
#define REG_FIRMWARE_TO_DRIVER_INFO_8730A 0x03E4
#define REG_AXI_INTERRUPT_8730A 0x03E8
#define REG_AXI_INTERRUPT_MASK_8730A 0x03EC
#define REG_TRXDMA_STUCK_8730A 0x03F0
#define REG_LBC_WATCHDOG_8730A 0x03F8
#define REG_ENABLE_DUMMY_READ_8730A 0x03FC
#define REG_H2CQ_TXBD_DESA_8730A 0x1300
#define REG_H2CQ_TXBD_NUM 0x1304
#define REG_H2CQ_TXBD_IDX 0x1308
#define REG_H2CQ_CSR 0x130C
#define REG_Q0_INFO_8730A 0x0400
#define REG_Q1_INFO_8730A 0x0404
#define REG_Q2_INFO_8730A 0x0408
#define REG_Q3_INFO_8730A 0x040C
#define REG_MGQ_INFO_8730A 0x0410
#define REG_HIQ_INFO_8730A 0x0414
#define REG_BCNQ_INFO_8730A 0x0418
#define REG_TXPKT_EMPTY_8730A 0x041A
#define REG_CPU_MGQ_INFO_8730A 0x041C
#define REG_FWHW_TXQ_HWSSN_CTRL_8730A 0x0420
#define REG_BNDY_LIFETIME_TAIL_8730A 0x0424
#define REG_RETRY_LIMIT_SIFS_8730A 0x0428
#define REG_TXBF_CTRL_8730A 0x042C
#define REG_DARFRC_L_8730A 0x0430
#define REG_DARFRC_H_8730A 0x0434
#define REG_RARFRC_L_8730A 0x0438
#define REG_RARFRC_H_8730A 0x043C
#define REG_RRSR_8730A 0x0440
#define REG_ARFR_L0_8730A 0x0444
#define REG_ARFR_H0_8730A 0x0448
#define REG_ARFR_L1_8730A 0x044C
#define REG_ARFR_H1_8730A 0x0450
#define REG_BCN_AMPDU_CTCL_8730A 0x0454
#define REG_AMPDU_MAX_LENGTH_8730A 0x0458
#define REG_ACQ_STOP_8730A 0x045C
#define REG_WMAC_LBK_BUF_HD_8730A 0x045D
#define REG_QUEUE_CTRL_8730A 0x045E
#define REG_NDPA_OPT_CTRL_8730A 0x045F
#define REG_RD_RESP_PKT_TH_8730A 0x0460
#define REG_CMDQ_INFO_8730A 0x0464
#define REG_Q4_INFO_8730A 0x0468
#define REG_Q5_INFO_8730A 0x046C
#define REG_Q6_INFO_8730A 0x0470
#define REG_Q7_INFO_8730A 0x0474
#define REG_GCLK_CFG_8730A 0x0478
#define REG_TXRPT_CTRL_8730A 0x047C
#define REG_CFEND_RATE_SC_CTRL_8730A 0x0480
#define REG_MACID_SLEEP3_8730A 0x0484
#define REG_MACID_SLEEP1_8730A 0x0488
#define REG_ARFR_L2_8730A 0x048C
#define REG_ARFR_H2_8730A 0x0490
#define REG_ARFR_L3_8730A 0x0494
#define REG_ARFR_H3_8730A 0x0498
#define REG_ARFR_L4_8730A 0x049C
#define REG_ARFR_H4_8730A 0x04A0
#define REG_ARFR_L5_8730A 0x04A4
#define REG_ARFR_H5_8730A 0x04A8
#define REG_TXRPT_START_OFFSET_8730A 0x04AC
#define REG_POWER_STAGE1_8730A 0x04B4
#define REG_POWER_STAGE2_8730A 0x04B8
#define REG_SW_AMPDU_BURST_MODE_CTRL_8730A 0x04BC
#define REG_PKT_LIFE_TIME_8730A 0x04C0
#define REG_STBC_SETTING_8730A 0x04C4
#define REG_PTA_CTRL_8730A 0x04C6
#define REG_PROT_MODE_CTRL_8730A 0x04C8
#define REG_BAR_MODE_CTRL_8730A 0x04CC
#define REG_MACID_SLEEP2_8730A 0x04D0
#define REG_MACID_SLEEP_8730A 0x04D4
#define REG_HW_SEQ0_1_8730A 0x04D8
#define REG_HW_SEQ2_3_8730A 0x04DC
#define REG_NULL_PKT_STATUS_8730A 0x04E0
#define REG_PTCL_ERR_STATUS_8730A 0x04E2
#define REG_PRETX_DROP_CTRL_8730A 0x04E4
#define REG_BT_POLLUTE_PKT_CNT_8730A 0x04E8
#define REG_DROP_PKT_NUM_8730A 0x04EC
#define REG_CPUMGQ_TIMER_CTRL_8730A 0x04F4
#define REG_DUMMY_8730A 0x04FC
#define REG_ARFR_L6_8730A 0x1400
#define REG_ARFR_H6_8730A 0x1404
#define REG_ARFR_L7_8730A 0x1408
#define REG_ARFR_H7_8730A 0x140C
#define REG_ARFR_L8_8730A 0x1410
#define REG_ARFR_H8_8730A 0x1414
#define REG_AESIV_SETTING_8730A 0x1424
#define REG_BF0_TIME_SETTING_8730A 0x1428
#define REG_BF1_TIME_SETTING_8730A 0x142C
#define REG_BF_TIMEOUT_EN_8730A 0x1430
#define REG_MACID_RELEASE0_8730A 0x1434
#define REG_MACID_RELEASE1_8730A 0x1438
#define REG_MACID_RELEASE2_8730A 0x143C
#define REG_MACID_RELEASE3_8730A 0x1440
#define REG_MACID_RELEASE_SETTING_8730A 0x1444
#define REG_FAST_EDCA_VOVI_SETTING_8730A 0x1448
#define REG_FAST_EDCA_BEBK_SETTING_8730A 0x144C
#define REG_MACID_DROP0_8730A 0x1450
#define REG_MACID_DROP1_8730A 0x1454
#define REG_MACID_DROP2_8730A 0x1458
#define REG_MACID_DROP3_8730A 0x145C
#define REG_R_MACID_RELEASE_SUCCESS_0_8730A 0x1460
#define REG_R_MACID_RELEASE_SUCCESS_1_8730A 0x1464
#define REG_R_MACID_RELEASE_SUCCESS_2_8730A 0x1468
#define REG_R_MACID_RELEASE_SUCCESS_3_8730A 0x146C
#define REG_MGQ_FIFO_CTRL_8730A 0x1470
#define REG_MGQ_FIFO_RELEASE_INT_8730A 0x1474
#define REG_MGQ_FIFO_LIFETIME_VALID_8730A 0x1478
#define REG_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8730A 0x147C
#define REG_EDCA_VO_PARAM_8730A 0x0500
#define REG_EDCA_VI_PARAM_8730A 0x0504
#define REG_EDCA_BE_PARAM_8730A 0x0508
#define REG_EDCA_BK_PARAM_8730A 0x050C
#define REG_BCN_CFG_PIFS_8730A 0x0510
#define REG_SIFS_8730A 0x0514
#define REG_TSFT_SYN_OFFSET_SLOT_8730A 0x0518
#define REG_PS_NOA_ERLY_TIME_8730A 0x051C
#define REG_TX_PTCL_CTRL_8730A 0x0520
#define REG_TXPAUSE_8730A 0x0522
#define REG_DIS_TXREQ_CLR_8730A 0x0523
#define REG_RD_CTRL_8730A 0x0524
#define REG_MBSSID_CTRL_8730A 0x0526
#define REG_P2P_NOA0_CTRL_8730A 0x0527
#define REG_PKT_LIFETIME_CTRL_8730A 0x0528
#define REG_P2P_NOA0_SPEC_STATE_H_8730A 0x052B
#define REG_P2PON_DIS_TXTIME_8730A 0x0530
#define REG_NAN_SETTING_2_8730A 0x0534
#define REG_QUEUE_INCOL_THR_8730A 0x0538
#define REG_QUEUE_INCOL_EN_8730A 0x053C
#define REG_TBTT_PROHIBIT_8730A 0x0540
#define REG_P2P_NOA0_SPEC_STATE_L_8730A 0x0543
#define REG_NAV_CTRL_8730A 0x0544
#define REG_FTM_CTRL_8730A 0x0548
#define REG_FTM_TSF_CNT_8730A 0x054C
#define REG_BCN_CTRL_PORT0_8730A 0x0550
#define REG_BCN_CTRL_PORT1_8730A 0x0551
#define REG_MBID_NUM_P2P_RST_8730A 0x0552
#define REG_DUAL_TSF_RST_8730A 0x0553
#define REG_PORT0_BCN_SPACE_8730A 0x0554
#define REG_PORT0_BCN_ERLY_DMA_CTRL_8730A 0x0558
#define REG_ATIMWND0_8730A 0x055A
#define REG_USTIME_TSF_8730A 0x055C
#define REG_BCN_MAX_ERR_8730A 0x055D
#define REG_RXTSF_OFFSET_CCK_8730A 0x055E
#define REG_RXTSF_OFFSET_OFDM_8730A 0x055F
#define REG_P0_TSFTR_L_8730A 0x0560
#define REG_P0_TSFTR_H_8730A 0x0564
#define REG_P1_TSFTR_L_8730A 0x0568
#define REG_P1_TSFTR_H_8730A 0x056C
#define REG_BCN_ERLY_CTW_CTRL_8730A 0x0570
#define REG_BCNDROPCTRL_8730A 0x0574
#define REG_HGQ_TIMEOUT_PERIOD_8730A 0x0575
#define REG_TXCMD_TIMEOUT_PERIOD_8730A 0x0576
#define REG_MISC_CTRL_8730A 0x0577
#define REG_P2_TSFTR_L_8730A 0x0578
#define REG_P2_TSFTR_H_8730A 0x057C
#define REG_TSF_TIMER1_8730A 0x0580
#define REG_TSF_TIMER2_8730A 0x0584
#define REG_TSF_TIMER3_8730A 0x0588
#define REG_BCN_IFS_TBTT_CTN_8730A 0x058C
#define REG_TXOP_MIN_8730A 0x0590
#define REG_PRE_BKF_TIME_8730A 0x0592
#define REG_CROSS_TXOP_CTRL_8730A 0x0593
#define REG_FREERUN_CNT_L_8730A 0x0594
#define REG_FREERUN_CNT_H_8730A 0x0598
#define REG_BCN_ERLY_CTW_CTRL_P1_2_8730A 0x059C
#define REG_ATIMWND2_8730A 0x05A0
#define REG_ATIMWND3_8730A 0x05A1
#define REG_ATIMWND4_8730A 0x05A2
#define REG_ATIMWND5_8730A 0x05A3
#define REG_ATIMWND6_8730A 0x05A4
#define REG_ATIMWND7_8730A 0x05A5
#define REG_ATIM_URGENT_8730A 0x05A6
#define REG_HIQ_NO_LMT_EN_8730A 0x05A7
#define REG_DTIM_COUNT_0_3_8730A 0x05A8
#define REG_DTIM_COUNT_4_7_8730A 0x05AC
#define REG_DIS_ATIM_8730A 0x05B0
#define REG_EARLY_128US_8730A 0x05B1
#define REG_TBTT_HOLD_PREDICT_P1_8730A 0x05B2
#define REG_MULTI_BCN_CS_8730A 0x05B3
#define REG_FREERUN_CNT_CTRL_8730A 0x05B4
#define REG_P2POFF_DIS_TXTIME_8730A 0x05B7
#define REG_PTA_TRXBCN_CTRL_8730A 0x05B8
#define REG_P2P_NOA1_CTRL_8730A 0x05BC
#define REG_P2P_NOA1_SPEC_STATE_8730A 0x05BE
#define REG_ACMHWCTRL_8730A 0x05C0
#define REG_ACMRSTCTRL_8730A 0x05C1
#define REG_ACMAVG_8730A 0x05C2
#define REG_VO_ADMTIME_8730A 0x05C4
#define REG_VI_ADMTIME_8730A 0x05C6
#define REG_BE_ADMTIME_8730A 0x05C8
#define REG_EDCA_RANDOM_GEN_8730A 0x05CC
#define REG_TXCMD_NOA_SEL_8730A 0x05CF
#define REG_TXPAUSE_CFG_8730A 0x05D0
#define REG_NAN_SETTING_8730A 0x05D4
#define REG_BCN_SPACE_PORT1_8730A 0x05D8
#define REG_BCN_SPACE_PORT2_8730A 0x05DA
#define REG_NAN_SETTING_1_8730A 0x05DC
#define REG_NOA_PARAM_V1_8730A 0x05E0
#define REG_NOA_PARAM_V2_8730A 0x05E4
#define REG_NOA_PARAM_V3_8730A 0x05E8
#define REG_NOA_PARAM_4_8730A 0x05EC
#define REG_SCHEDULER_DBG_8730A 0x05F4
#define REG_SCH_TXCMD_8730A 0x05F8
#define REG_PAGE5_DUMMY_8730A 0x05FC
#define REG_PS_TIMER_A_L_8730A 0x1500
#define REG_PS_TIMER_A_H_8730A 0x1504
#define REG_PS_TIMER_B_L_8730A 0x1508
#define REG_PS_TIMER_B_H_8730A 0x150C
#define REG_PS_TIMER_C_L_8730A 0x1510
#define REG_PS_TIMER_C_H_8730A 0x1514
#define REG_CPUMGQ_PARAMETER_8730A 0x1518
#define REG_PS_TIMER_EARLY_8730A 0x151C
#define REG_PS_TIMER_TWT_CRTL_8730A 0x1520
#define REG_RX_TSFT_DIFF_8730A 0x1524
#define REG_SCHEDULER_COUNTER_8730A 0x1528
#define REG_P2P_NOA2_CTRL_8730A 0x152C
#define REG_P2P_NOA2_SPEC_STATE_8730A 0x152E
#define REG_TM_CFG_8730A 0x1530
#define REG_TM_TSFT_T1_8730A 0x1534
#define REG_TM_TSFT_T2_8730A 0x1538
#define REG_TM_TSFT_T3_8730A 0x153C
#define REG_TM_TSFT_T4_8730A 0x1540
#define REG_TM_TIMER_OFFSET_8730A 0x1544
#define REG_BCN_ELY_ADJ_8730A 0x1548
#define REG_WMAC_CR_8730A 0x0600
#define REG_WMAC_BWOPMODE_8730A 0x0603
#define REG_TCR_8730A 0x0604
#define REG_RCR_8730A 0x0608
#define REG_RXPKT_LIMIT_8730A 0x060C
#define REG_RX_DLK_8730A 0x060D
#define REG_MBIDCTRL_8730A 0x060E
#define REG_RX_DRVINFO_SZ_8730A 0x060F
#define REG_MACID_8730A 0x0610
#define REG_MACID_H_8730A 0x0614
#define REG_BSSID_8730A 0x0618
#define REG_BSSID_H_8730A 0x061C
#define REG_MAR_8730A 0x0620
#define REG_MAR_H_8730A 0x0624
#define REG_MBIDCAMCFG_1_8730A 0x0628
#define REG_MBIDCAM_CFG_8730A 0x062C
#define REG_WMAC_TCR_TSFT_OFS_8730A 0x0630
#define REG_UDF_THSD_8730A 0x0632
#define REG_ZLD_NUM_8730A 0x0633
#define REG_STMP_THSD_8730A 0x0634
#define REG_WMAC_TXTIMEOUT_8730A 0x0635
#define REG_USTIME_EDCA_8730A 0x0638
#define REG_ACKTO_CCK_8730A 0x0639
#define REG_MAC_SPEC_SIFS_8730A 0x063A
#define REG_RESP_SIFS_CCK_8730A 0x063C
#define REG_RESP_SIFS_OFDM_8730A 0x063E
#define REG_ACKTO_8730A 0x0640
#define REG_CTS2TO_8730A 0x0641
#define REG_EIFS_8730A 0x0642
#define REG_NAV_THRSHOLD_8730A 0x0650
#define REG_BACAMCMD_8730A 0x0654
#define REG_BACAM_WD_8730A 0x0658
#define REG_BACAM_WD_H_8730A 0x065C
#define REG_LBK_DLY_8730A 0x0660
#define REG_BITMAP_CMD_8730A 0x0661
#define REG_TX_RX_STATUS_8730A 0x0662
#define REG_WMAC_BITMAP_CTL_8730A 0x0663
#define REG_RXERR_RPT_8730A 0x0664
#define REG_WMAC_TRXPTCL_CTL_8730A 0x0668
#define REG_WMAC_TRXPTCL_CTL_H_8730A 0x066C
#define REG_KEYCAMCMD_8730A 0x0670
#define REG_KEYCAM_WD_8730A 0x0674
#define REG_CAMREAD_8730A 0x0678
#define REG_CAMDBG_8730A 0x067C
#define REG_SECCFG_8730A 0x0680
#define REG_RXFILTER_CATEGORY_8730A 0x0682
#define REG_RXFILTER_ACTION_8730A 0x0683
#define REG_RXFILTER_CATEGORY_ACTION_8730A 0x0684
#define REG_RXFLTMAP3_8730A 0x0688
#define REG_RXFLTMAP4_8730A 0x068A
#define REG_RXFLTMAP5_8730A 0x068C
#define REG_RXFLTMAP6_8730A 0x068E
#define REG_WOW_CTRL_8730A 0x0690
#define REG_NAN_RX_FILTER_8730A 0x0691
#define REG_PS_RX_INFO_8730A 0x0692
#define REG_WMMPS_UAPSD_TID_8730A 0x0693
#define REG_LPNAV_CTRL_8730A 0x0694
#define REG_WKFMCAM_CMD_8730A 0x0698
#define REG_WKFMCAM_WD_8730A 0x069C
#define REG_RXFLTMAP0_8730A 0x06A0
#define REG_RXFLTMAP1_8730A 0x06A2
#define REG_RXFLTMAP_8730A 0x06A4
#define REG_BCN_PSR_RPT_8730A 0x06A8
#define REG_FLC_CTRL_8730A 0x06AC
#define REG_FLC_RPCT_8730A 0x06AD
#define REG_FLC_PTS_8730A 0x06AE
#define REG_FLC_TRPC_8730A 0x06AF
#define REG_RXPKTMON_CTRL_8730A 0x06B0
#define REG_STATE_MON_8730A 0x06B4
#define REG_ERROR_EVT_CTL_8730A 0x06B8
#define REG_SEARCH_MACID_8730A 0x06BC
#define REG_BT_COEX_TABLE_V1_8730A 0x06C0
#define REG_BT_COEX_TABLE2_V1_8730A 0x06C4
#define REG_BT_COEX_BREAK_TABLE_8730A 0x06C8
#define REG_BT_COEX_TABLE_H_V1_8730A 0x06CC
#define REG_RXCMD_0_8730A 0x06D0
#define REG_RXCMD_1_8730A 0x06D4
#define REG_RESP_TXINFO_CFG_8730A 0x06D8
#define REG_BBPSF_CTRL_8730A 0x06DC
#define REG_RESP_TXINFO_RATE_8730A 0x06DE
#define REG_P2P_RX_BCN_NOA_8730A 0x06E0
#define REG_ASSOCIATED_BFMER0_INFO_8730A 0x06E4
#define REG_SOUNDING_CFG1_8730A 0x06E8
#define REG_SOUNDING_CFG2_8730A 0x06EC
#define REG_SOUNDING_CFG3_8730A 0x06F0
#define REG_SOUNDING_CFG0_8730A 0x06F4
#define REG_ANTCD_INFO_8730A 0x06F8
#define REG_CSI_PTR_8730A 0x06FC
#define REG_BCN_PSR_RPT2_8730A 0x1600
#define REG_BCN_PSR_RPT3_8730A 0x1604
#define REG_BCN_PSR_RPT4_8730A 0x1608
#define REG_A1_ADDR_MASK_8730A 0x160C
#define REG_RXPSF_CTRL_8730A 0x1610
#define REG_RXPSF_TYPE_CTRL_8730A 0x1614
#define REG_WAIT_PHYSTS_CTL_8730A 0x1618
#define REG_MACID2_8730A 0x1620
#define REG_MACID2_H_8730A 0x1624
#define REG_BSSID2_8730A 0x1628
#define REG_BSSID2_H_8730A 0x162C
#define REG_MACID3_8730A 0x1630
#define REG_MACID3_H_8730A 0x1634
#define REG_BSSID3_8730A 0x1638
#define REG_BSSID3_H_8730A 0x163C
#define REG_MACID4_8730A 0x1640
#define REG_MACID4_H_8730A 0x1644
#define REG_BSSID4_8730A 0x1648
#define REG_BSSID4_H_8730A 0x164C
#define REG_NOA_REPORT_8730A 0x1650
#define REG_NOA_REPORT_1_8730A 0x1654
#define REG_NOA_REPORT_2_8730A 0x1658
#define REG_NOA_REPORT_3_8730A 0x165C
#define REG_PWRBIT_SETTING_8730A 0x1660
#define REG_GENERAL_OPTION_8730A 0x1664
#define REG_RXAI_CTRL_8730A 0x1668
#define REG_RX_BCN_TM_8730A 0x166C
#define REG_CSI_RRSR_8730A 0x1678
#define REG_MU_BF_OPTION_8730A 0x167C
#define REG_WMAC_PAUSE_BB_CLR_TH_8730A 0x167D
#define REG_WMAC_ARB_CLR_8730A 0x167E
#define REG_WMAC_MU_OPTION_8730A 0x167F
#define REG_WMAC_MU_BF_CTL_8730A 0x1680
#define REG_WMAC_MU_BFRPT_PARA_8730A 0x1682
#define REG_WMAC_ASSOCIATED_MU_BFMEE2_8730A 0x1684
#define REG_WMAC_ASSOCIATED_MU_BFMEE3_8730A 0x1686
#define REG_WMAC_ASSOCIATED_MU_BFMEE4_8730A 0x1688
#define REG_WMAC_ASSOCIATED_MU_BFMEE5_8730A 0x168A
#define REG_WMAC_ASSOCIATED_MU_BFMEE6_8730A 0x168C
#define REG_WMAC_ASSOCIATED_MU_BFMEE7_8730A 0x168E
#define REG_WMAC_BB_STOP_RX_COUNTER_8730A 0x1690
#define REG_WMAC_PLCP_MONITOR_8730A 0x1694
#define REG_WMAC_CSIDMA_CFG_8730A 0x169C
#define REG_TRANSMIT_ADDRSS_0_8730A 0x16A0
#define REG_TRANSMIT_ADDRSS_0_H_8730A 0x16A4
#define REG_TRANSMIT_ADDRSS_1_8730A 0x16A8
#define REG_TRANSMIT_ADDRSS_1_H_8730A 0x16AC
#define REG_TRANSMIT_ADDRSS_2_8730A 0x16B0
#define REG_TRANSMIT_ADDRSS_2_H_8730A 0x16B4
#define REG_TRANSMIT_ADDRSS_3_8730A 0x16B8
#define REG_TRANSMIT_ADDRSS_3_H_8730A 0x16BC
#define REG_TRANSMIT_ADDRSS_4_8730A 0x16C0
#define REG_TRANSMIT_ADDRSS_4_H_8730A 0x16C4
#define REG_NAN_FUN_8730A 0x16C8
#define REG_NAN_CTL_8730A 0x16CC
#define REG_NAN_ADDR_FILTER_8730A 0x16D0
#define REG_NAN_ADDR_8730A 0x16D4
#define REG_BCN_IEPSR0_8730A 0x16D8
#define REG_BCN_IEPSR1_8730A 0x16DC
#define REG_CHINFO_ADDR_8730A 0x16E0
#define REG_CHINFO_CFG_8730A 0x16E4
#define REG_RXCSIBUF_CFG_8730A 0x16E8
#define REG_BT_ZB_COEX_TB_8730A 0x16EC
#define REG_MACID1_8730A 0x0700
#define REG_MACID1_1_8730A 0x0704
#define REG_BSSID1_8730A 0x0708
#define REG_BSSID1_1_8730A 0x070C
#define REG_BCN_PSR_RPT1_8730A 0x0710
#define REG_ASSOCIATED_BFMEE_SEL_8730A 0x0714
#define REG_SND_PTCL_CTRL_8730A 0x0718
#define REG_BEAMFORM_STATUS_8730A 0x071C
#define REG_NSARP_CFG_8730A 0x0720
#define REG_ZB_STATISTIC_1_8730A 0x0724
#define REG_ZB_STATISTIC_2_8730A 0x0728
#define REG_BEAMFORMING_INFO_NSARP_8730A 0x072C
#define REG_IPV6_0_8730A 0x0730
#define REG_IPV6_1_8730A 0x0734
#define REG_IPV6_2_8730A 0x0738
#define REG_IPV6_3_8730A 0x073C
#define REG_ZB_COEX_TABLE_1_8730A 0x0740
#define REG_ZB_COEX_TABLE_2_8730A 0x0744
#define REG_ZB_BREAK_TABLE_8730A 0x0748
#define REG_EXT_ZB_DETEC_CTRL_8730A 0x074C
#define REG_WMAC_RTX_CTX_SUBTYPE_8730A 0x0750
#define REG_WMAC_RTX_SWAES_RD_1_8730A 0x0754
#define REG_WMAC_RTX_SWAES_RD_2_8730A 0x0758
#define REG_WMAC_RTX_SWAES_RD_3_8730A 0x075C
#define REG_WMAC_SWAES_CFG_8730A 0x0760
#define REG_BT_PRI_8730A 0x0762
#define REG_BT_COEX_ENH_8730A 0x0764
#define REG_WLAN_ACT_MASK_CTRL_8730A 0x0768
#define REG_WLAN_ACT_MASK_CTRL_1_8730A 0x076C
#define REG_BT_COEX_ENHANCED_INTR_CTRL_8730A 0x076E
#define REG_BT_ENHANCED_CTRL0_8730A 0x0770
#define REG_BT_ENHANCED_CTRL1_8730A 0x0774
#define REG_BT_PROPRI_8730A 0x0778
#define REG_BT_STATUS_REPORT_REGISTER_8730A 0x077C
#define REG_BT_INTERRUPT_CONTROL_REGISTER_8730A 0x0780
#define REG_WLAN_REPORT_TIME_OUT_CONTROL_REGISTER_8730A 0x0784
#define REG_CH_COEXIST_8730A 0x0785
#define REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_1_8730A 0x0788
#define REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_2_8730A 0x078C
#define REG_BT_INTERRUPT_STATUS_REGISTER_8730A 0x078F
#define REG_BT_TDMA_TIME_REGISTER_8730A 0x0790
#define REG_BT_ACT_REGISTER_8730A 0x0794
#define REG_LTR_IDLE_LATENCY_V2_8730A 0x0798
#define REG_LTR_ACTIVE_LATENCY_V2_8730A 0x079C
#define REG_OBFF_CTRL_8730A 0x07A0
#define REG_LTR_CTRL_8730A 0x07A4
#define REG_LTR_CTRL2_8730A 0x07A8
#define REG_ANTTRN_CTR_V1_8730A 0x07B0
#define REG_ANTTRN_CTR_1_V1_8730A 0x07B4
#define REG_WMAC_PKTCNT_RWD_8730A 0x07B8
#define REG_WMAC_PKTCNT_CTRL_8730A 0x07BC
#define REG_IQ_DUMP_8730A 0x07C0
#define REG_MASK_LA_MAC_8730A 0x07C4
#define REG_MATCH_REF_MAC_8730A 0x07C8
#define REG_WMAC_FTM_CTL_8730A 0x07CC
#define REG_WMAC_LA_DUMP_FUNC_EXT_8730A 0x07CE
#define REG_OFDM_CCK_LEN_MASK_8730A 0x07D0
#define REG_WMAC_OPTION_FUNCTION_1_8730A 0x07D4
#define REG_WMAC_OPTION_FUNCTION_2_8730A 0x07D8
#define REG_RX_FILTER_FUNCTION_8730A 0x07DA
#define REG_WMAC_OPTION_FUNCTION_3_8730A 0x07E0
#define REG_WMAC_DBG_SEL_8730A 0x07E4
#define REG_WMAC_DBG_SHIFT_8730A 0x07E8
#define REG_WSEC_OPTION_8730A 0x07EC
#define REG_RTS_ADDRESS_0_8730A 0x07F0
#define REG_RTS_ADDRESS_0_1_8730A 0x07F4
#define REG_RTS_ADDRESS_1_8730A 0x07F8
#define REG_RTS_ADDRESS_1_1_8730A 0x07FC


#define CPU_OPT_WIDTH 0x1F

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_SYS_PWC_ISO_CTRL_8730A */
#define BIT_ISO_AFE_8730A BIT(12)
#define BIT_ISO_MAC_8730A BIT(8)
#define BIT_WL_SWR_REQ_1P1V_8730A BIT(4)
#define BIT_WL_PWM_EN_8730A BIT(3)
#define BIT_WL_SAVE_EN_8730A BIT(2)
#define BIT_LPC_MAC_EN_8730A BIT(1)
#define BIT_SPC_MAC_EN_8730A BIT(0)

/* 2 REG_WL_CLK_CTRL_8730A */
#define BIT_IS_PMC_CLK_INSLP_8730A BIT(11)
#define BIT_PMCISR_CK_SEL_8730A BIT(10)
#define BIT_IS_SCH_CLK_INSLP_V2_8730A BIT(9)
#define BIT_TSF_CKSLP_SEL_8730A BIT(8)

/* 2 REG_NOT_VALID_8730A */
#define BIT_WL_CKTSF_EN_8730A BIT(6)
#define BIT_WL_FQSEL_CK32K_8730A BIT(5)
#define BIT_CKSL_CK32K_8730A BIT(4)
#define BIT_WL_CK32K_EN_8730A BIT(3)
#define BIT_WL_CKMCU_EN_8730A BIT(2)
#define BIT_WL_CKSEC_EN_8730A BIT(1)
#define BIT_WL_CKMAC_EN_8730A BIT(0)

/* 2 REG_WL_FUNC_EN_8730A */
#define BIT_DAI_RW_EN_8730A BIT(31)
#define BIT_DAI_REG00_WREN_8730A BIT(30)

/* 2 REG_NOT_VALID_8730A */
#define BIT_RF_RSTB_V1_8730A BIT(25)

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */
#define BIT_FEN_BBRSTB_V2_8730A BIT(17)
#define BIT_FEN_BB_GLB_RSTN_V2_8730A BIT(16)
#define BIT_FEN_MLPLT_8730A BIT(9)
#define BIT_RFAFE_HW33PDB_8730A BIT(8)
#define BIT_FEN_WLON_8730A BIT(4)
#define BIT_FEN_WLMCU_8730A BIT(3)
#define BIT_FEN_MACREG_8730A BIT(2)
#define BIT_FEN_WLOFF_8730A BIT(1)
#define BIT_FEN_MAC_PMC_8730A BIT(0)

/* 2 REG_CLKDIV_CKSEL_8730A */

#define BIT_SHIFT_SEC_CLK_SEL_8730A 20
#define BIT_MASK_SEC_CLK_SEL_8730A 0x3
#define BIT_SEC_CLK_SEL_8730A(x) (((x) & BIT_MASK_SEC_CLK_SEL_8730A) << BIT_SHIFT_SEC_CLK_SEL_8730A)
#define BITS_SEC_CLK_SEL_8730A (BIT_MASK_SEC_CLK_SEL_8730A << BIT_SHIFT_SEC_CLK_SEL_8730A)
#define BIT_CLEAR_SEC_CLK_SEL_8730A(x) ((x) & (~BITS_SEC_CLK_SEL_8730A))
#define BIT_GET_SEC_CLK_SEL_8730A(x) (((x) >> BIT_SHIFT_SEC_CLK_SEL_8730A) & BIT_MASK_SEC_CLK_SEL_8730A)
#define BIT_SET_SEC_CLK_SEL_8730A(x, v) (BIT_CLEAR_SEC_CLK_SEL_8730A(x) | BIT_SEC_CLK_SEL_8730A(v))

#define BIT_SHIFT_MAC_CLK_SEL_8730A 18
#define BIT_MASK_MAC_CLK_SEL_8730A 0x3
#define BIT_MAC_CLK_SEL_8730A(x) (((x) & BIT_MASK_MAC_CLK_SEL_8730A) << BIT_SHIFT_MAC_CLK_SEL_8730A)
#define BITS_MAC_CLK_SEL_8730A (BIT_MASK_MAC_CLK_SEL_8730A << BIT_SHIFT_MAC_CLK_SEL_8730A)
#define BIT_CLEAR_MAC_CLK_SEL_8730A(x) ((x) & (~BITS_MAC_CLK_SEL_8730A))
#define BIT_GET_MAC_CLK_SEL_8730A(x) (((x) >> BIT_SHIFT_MAC_CLK_SEL_8730A) & BIT_MASK_MAC_CLK_SEL_8730A)
#define BIT_SET_MAC_CLK_SEL_8730A(x, v) (BIT_CLEAR_MAC_CLK_SEL_8730A(x) | BIT_MAC_CLK_SEL_8730A(v))

#define BIT_SHIFT_CPU_CLK_SEL_8730A 16
#define BIT_MASK_CPU_CLK_SEL_8730A 0x3
#define BIT_CPU_CLK_SEL_8730A(x) (((x) & BIT_MASK_CPU_CLK_SEL_8730A) << BIT_SHIFT_CPU_CLK_SEL_8730A)
#define BITS_CPU_CLK_SEL_8730A (BIT_MASK_CPU_CLK_SEL_8730A << BIT_SHIFT_CPU_CLK_SEL_8730A)
#define BIT_CLEAR_CPU_CLK_SEL_8730A(x) ((x) & (~BITS_CPU_CLK_SEL_8730A))
#define BIT_GET_CPU_CLK_SEL_8730A(x) (((x) >> BIT_SHIFT_CPU_CLK_SEL_8730A) & BIT_MASK_CPU_CLK_SEL_8730A)
#define BIT_SET_CPU_CLK_SEL_8730A(x, v) (BIT_CLEAR_CPU_CLK_SEL_8730A(x) | BIT_CPU_CLK_SEL_8730A(v))

#define BIT_WL_CLK_SYNC_8730A BIT(15)

/* 2 REG_NOT_VALID_8730A */

#define BIT_SHIFT_WL_40M_PHASE_8730A 4
#define BIT_MASK_WL_40M_PHASE_8730A 0xf
#define BIT_WL_40M_PHASE_8730A(x) (((x) & BIT_MASK_WL_40M_PHASE_8730A) << BIT_SHIFT_WL_40M_PHASE_8730A)
#define BITS_WL_40M_PHASE_8730A (BIT_MASK_WL_40M_PHASE_8730A << BIT_SHIFT_WL_40M_PHASE_8730A)
#define BIT_CLEAR_WL_40M_PHASE_8730A(x) ((x) & (~BITS_WL_40M_PHASE_8730A))
#define BIT_GET_WL_40M_PHASE_8730A(x) (((x) >> BIT_SHIFT_WL_40M_PHASE_8730A) & BIT_MASK_WL_40M_PHASE_8730A)
#define BIT_SET_WL_40M_PHASE_8730A(x, v) (BIT_CLEAR_WL_40M_PHASE_8730A(x) | BIT_WL_40M_PHASE_8730A(v))

#define BIT_SHIFT_WL_80M_PHASE_8730A 0
#define BIT_MASK_WL_80M_PHASE_8730A 0xf
#define BIT_WL_80M_PHASE_8730A(x) (((x) & BIT_MASK_WL_80M_PHASE_8730A) << BIT_SHIFT_WL_80M_PHASE_8730A)
#define BITS_WL_80M_PHASE_8730A (BIT_MASK_WL_80M_PHASE_8730A << BIT_SHIFT_WL_80M_PHASE_8730A)
#define BIT_CLEAR_WL_80M_PHASE_8730A(x) ((x) & (~BITS_WL_80M_PHASE_8730A))
#define BIT_GET_WL_80M_PHASE_8730A(x) (((x) >> BIT_SHIFT_WL_80M_PHASE_8730A) & BIT_MASK_WL_80M_PHASE_8730A)
#define BIT_SET_WL_80M_PHASE_8730A(x, v) (BIT_CLEAR_WL_80M_PHASE_8730A(x) | BIT_WL_80M_PHASE_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_RSV_CTRL_8730A */

/* 2 REG_NOT_VALID_8730A */

#define BIT_SHIFT_HREG_DBG_8730A 12
#define BIT_MASK_HREG_DBG_8730A 0xfff
#define BIT_HREG_DBG_8730A(x) (((x) & BIT_MASK_HREG_DBG_8730A) << BIT_SHIFT_HREG_DBG_8730A)
#define BITS_HREG_DBG_8730A (BIT_MASK_HREG_DBG_8730A << BIT_SHIFT_HREG_DBG_8730A)
#define BIT_CLEAR_HREG_DBG_8730A(x) ((x) & (~BITS_HREG_DBG_8730A))
#define BIT_GET_HREG_DBG_8730A(x) (((x) >> BIT_SHIFT_HREG_DBG_8730A) & BIT_MASK_HREG_DBG_8730A)
#define BIT_SET_HREG_DBG_8730A(x, v) (BIT_CLEAR_HREG_DBG_8730A(x) | BIT_HREG_DBG_8730A(v))

/* 2 REG_NOT_VALID_8730A */
#define BIT_FEN_WLMCUIOIF_8730A BIT(8)
#define BIT_LOCK_REGALL_EN_8730A BIT(7)
#define BIT_PRST_WLMAC_8730A BIT(6)
#define BIT_WLOCK_1C_B6_8730A BIT(5)
#define BIT_WLOCK_40_8730A BIT(4)
#define BIT_WLOCK_08_8730A BIT(3)
#define BIT_WLOCK_04_8730A BIT(2)
#define BIT_WLOCK_00_8730A BIT(1)
#define BIT_WLOCK_ALL_8730A BIT(0)

/* 2 REG_WL_PMC_CTRL_8730A */
#define BIT_WLPON_OPT_EXCKN2A_8730A BIT(25)
#define BIT_WLPON_OPT_EXCKP2A_8730A BIT(24)

#define BIT_SHIFT_WL_PMC_CNT_PAR_8730A 8
#define BIT_MASK_WL_PMC_CNT_PAR_8730A 0x3f
#define BIT_WL_PMC_CNT_PAR_8730A(x) (((x) & BIT_MASK_WL_PMC_CNT_PAR_8730A) << BIT_SHIFT_WL_PMC_CNT_PAR_8730A)
#define BITS_WL_PMC_CNT_PAR_8730A (BIT_MASK_WL_PMC_CNT_PAR_8730A << BIT_SHIFT_WL_PMC_CNT_PAR_8730A)
#define BIT_CLEAR_WL_PMC_CNT_PAR_8730A(x) ((x) & (~BITS_WL_PMC_CNT_PAR_8730A))
#define BIT_GET_WL_PMC_CNT_PAR_8730A(x) (((x) >> BIT_SHIFT_WL_PMC_CNT_PAR_8730A) & BIT_MASK_WL_PMC_CNT_PAR_8730A)
#define BIT_SET_WL_PMC_CNT_PAR_8730A(x, v) (BIT_CLEAR_WL_PMC_CNT_PAR_8730A(x) | BIT_WL_PMC_CNT_PAR_8730A(v))

#define BIT_CUR_PST_IS_LPS_8730A BIT(4)
#define BIT_WL_PMC_LPS_EN_8730A BIT(2)
#define BIT_WL_PMC_OFFMAC_8730A BIT(1)
#define BIT_WL_PMC_ONMAC_8730A BIT(0)

/* 2 REG_WL_SYSCONFIG_8730A */
#define BIT_DIS_TIMEOUT_IO_8730A BIT(24)
#define BIT_MCU_WDT_MODE_8730A BIT(21)
#define BIT_PLT_WDT_EN_8730A BIT(20)
#define BIT_MCU_WDT_EN_8730A BIT(19)
#define BIT_WDT_OPT_IOWRAPPER_V1_8730A BIT(18)
#define BIT_WLCPU_ANA_PORT_IDLE_8730A BIT(17)
#define BIT_WLCPU_MAC_PORT_IDLE_8730A BIT(16)

#define BIT_SHIFT_TSFT_SEL_8730A 8
#define BIT_MASK_TSFT_SEL_8730A 0x7
#define BIT_TSFT_SEL_8730A(x) (((x) & BIT_MASK_TSFT_SEL_8730A) << BIT_SHIFT_TSFT_SEL_8730A)
#define BITS_TSFT_SEL_8730A (BIT_MASK_TSFT_SEL_8730A << BIT_SHIFT_TSFT_SEL_8730A)
#define BIT_CLEAR_TSFT_SEL_8730A(x) ((x) & (~BITS_TSFT_SEL_8730A))
#define BIT_GET_TSFT_SEL_8730A(x) (((x) >> BIT_SHIFT_TSFT_SEL_8730A) & BIT_MASK_TSFT_SEL_8730A)
#define BIT_SET_TSFT_SEL_8730A(x, v) (BIT_CLEAR_TSFT_SEL_8730A(x) | BIT_TSFT_SEL_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_AFC_CTRL0_8730A */
#define BIT_RF_PDN11_8730A BIT(15)

/* 2 REG_NOT_VALID_8730A */
#define BIT_POW_AFE_REQ_8730A BIT(13)
#define BIT_POW_LDO_RSSI_ADC_8730A BIT(12)
#define BIT_POW_LDO_ADC_8730A BIT(11)
#define BIT_POW_LDO_DAC_8730A BIT(10)
#define BIT_POW_PLL_V2_8730A BIT(9)
#define BIT_POW_AFE_LDO_8730A BIT(8)
#define BIT_WL_XTAL_ACTIVE_MODE_8730A BIT(7)
#define BIT_WL_XTAL_EN_8730A BIT(6)
#define BIT_XTAL_GATE_RF2_8730A BIT(4)
#define BIT_XTAL_GATE_RF1_8730A BIT(2)
#define BIT_XTAL_GATE_AFE_V1_8730A BIT(0)

/* 2 REG_AFE_CTRL1_V1_8730A */

/* 2 REG_AFE_CTRL2_V1_8730A */

/* 2 REG_AFE_CTRL3_V1_8730A */

/* 2 REG_FSIMR_V1_8730A */

/* 2 REG_NOT_VALID_8730A */
#define BIT_FS_PWMERR_INT_EN_V1_8730A BIT(1)
#define BIT_FS_BTON_STS_UPDATE_INT_EN_8730A BIT(0)

/* 2 REG_FSISR_V1_8730A */

/* 2 REG_NOT_VALID_8730A */
#define BIT_FS_PWMERR_INT_V1_8730A BIT(1)
#define BIT_FS_BTON_STS_UPDATE_INT_8730A BIT(0)

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_FW_DBG0_V1_8730A */

#define BIT_SHIFT_FW_DBG0_8730A 0
#define BIT_MASK_FW_DBG0_8730A 0xffffffffL
#define BIT_FW_DBG0_8730A(x) (((x) & BIT_MASK_FW_DBG0_8730A) << BIT_SHIFT_FW_DBG0_8730A)
#define BITS_FW_DBG0_8730A (BIT_MASK_FW_DBG0_8730A << BIT_SHIFT_FW_DBG0_8730A)
#define BIT_CLEAR_FW_DBG0_8730A(x) ((x) & (~BITS_FW_DBG0_8730A))
#define BIT_GET_FW_DBG0_8730A(x) (((x) >> BIT_SHIFT_FW_DBG0_8730A) & BIT_MASK_FW_DBG0_8730A)
#define BIT_SET_FW_DBG0_8730A(x, v) (BIT_CLEAR_FW_DBG0_8730A(x) | BIT_FW_DBG0_8730A(v))

/* 2 REG_FW_DBG1_V1_8730A */

#define BIT_SHIFT_FW_DBG1_8730A 0
#define BIT_MASK_FW_DBG1_8730A 0xffffffffL
#define BIT_FW_DBG1_8730A(x) (((x) & BIT_MASK_FW_DBG1_8730A) << BIT_SHIFT_FW_DBG1_8730A)
#define BITS_FW_DBG1_8730A (BIT_MASK_FW_DBG1_8730A << BIT_SHIFT_FW_DBG1_8730A)
#define BIT_CLEAR_FW_DBG1_8730A(x) ((x) & (~BITS_FW_DBG1_8730A))
#define BIT_GET_FW_DBG1_8730A(x) (((x) >> BIT_SHIFT_FW_DBG1_8730A) & BIT_MASK_FW_DBG1_8730A)
#define BIT_SET_FW_DBG1_8730A(x, v) (BIT_CLEAR_FW_DBG1_8730A(x) | BIT_FW_DBG1_8730A(v))

/* 2 REG_FW_DBG2_V1_8730A */

#define BIT_SHIFT_FW_DBG2_8730A 0
#define BIT_MASK_FW_DBG2_8730A 0xffffffffL
#define BIT_FW_DBG2_8730A(x) (((x) & BIT_MASK_FW_DBG2_8730A) << BIT_SHIFT_FW_DBG2_8730A)
#define BITS_FW_DBG2_8730A (BIT_MASK_FW_DBG2_8730A << BIT_SHIFT_FW_DBG2_8730A)
#define BIT_CLEAR_FW_DBG2_8730A(x) ((x) & (~BITS_FW_DBG2_8730A))
#define BIT_GET_FW_DBG2_8730A(x) (((x) >> BIT_SHIFT_FW_DBG2_8730A) & BIT_MASK_FW_DBG2_8730A)
#define BIT_SET_FW_DBG2_8730A(x, v) (BIT_CLEAR_FW_DBG2_8730A(x) | BIT_FW_DBG2_8730A(v))

/* 2 REG_FW_DBG3_V1_8730A */

#define BIT_SHIFT_FW_DBG3_8730A 0
#define BIT_MASK_FW_DBG3_8730A 0xffffffffL
#define BIT_FW_DBG3_8730A(x) (((x) & BIT_MASK_FW_DBG3_8730A) << BIT_SHIFT_FW_DBG3_8730A)
#define BITS_FW_DBG3_8730A (BIT_MASK_FW_DBG3_8730A << BIT_SHIFT_FW_DBG3_8730A)
#define BIT_CLEAR_FW_DBG3_8730A(x) ((x) & (~BITS_FW_DBG3_8730A))
#define BIT_GET_FW_DBG3_8730A(x) (((x) >> BIT_SHIFT_FW_DBG3_8730A) & BIT_MASK_FW_DBG3_8730A)
#define BIT_SET_FW_DBG3_8730A(x, v) (BIT_CLEAR_FW_DBG3_8730A(x) | BIT_FW_DBG3_8730A(v))

/* 2 REG_FW_DBG4_V1_8730A */

#define BIT_SHIFT_FW_DBG4_8730A 0
#define BIT_MASK_FW_DBG4_8730A 0xffffffffL
#define BIT_FW_DBG4_8730A(x) (((x) & BIT_MASK_FW_DBG4_8730A) << BIT_SHIFT_FW_DBG4_8730A)
#define BITS_FW_DBG4_8730A (BIT_MASK_FW_DBG4_8730A << BIT_SHIFT_FW_DBG4_8730A)
#define BIT_CLEAR_FW_DBG4_8730A(x) ((x) & (~BITS_FW_DBG4_8730A))
#define BIT_GET_FW_DBG4_8730A(x) (((x) >> BIT_SHIFT_FW_DBG4_8730A) & BIT_MASK_FW_DBG4_8730A)
#define BIT_SET_FW_DBG4_8730A(x, v) (BIT_CLEAR_FW_DBG4_8730A(x) | BIT_FW_DBG4_8730A(v))

/* 2 REG_FW_DBG5_V1_8730A */

#define BIT_SHIFT_FW_DBG5_8730A 0
#define BIT_MASK_FW_DBG5_8730A 0xffffffffL
#define BIT_FW_DBG5_8730A(x) (((x) & BIT_MASK_FW_DBG5_8730A) << BIT_SHIFT_FW_DBG5_8730A)
#define BITS_FW_DBG5_8730A (BIT_MASK_FW_DBG5_8730A << BIT_SHIFT_FW_DBG5_8730A)
#define BIT_CLEAR_FW_DBG5_8730A(x) ((x) & (~BITS_FW_DBG5_8730A))
#define BIT_GET_FW_DBG5_8730A(x) (((x) >> BIT_SHIFT_FW_DBG5_8730A) & BIT_MASK_FW_DBG5_8730A)
#define BIT_SET_FW_DBG5_8730A(x, v) (BIT_CLEAR_FW_DBG5_8730A(x) | BIT_FW_DBG5_8730A(v))

/* 2 REG_FW_DBG6_V1_8730A */

#define BIT_SHIFT_FW_DBG6_8730A 0
#define BIT_MASK_FW_DBG6_8730A 0xffffffffL
#define BIT_FW_DBG6_8730A(x) (((x) & BIT_MASK_FW_DBG6_8730A) << BIT_SHIFT_FW_DBG6_8730A)
#define BITS_FW_DBG6_8730A (BIT_MASK_FW_DBG6_8730A << BIT_SHIFT_FW_DBG6_8730A)
#define BIT_CLEAR_FW_DBG6_8730A(x) ((x) & (~BITS_FW_DBG6_8730A))
#define BIT_GET_FW_DBG6_8730A(x) (((x) >> BIT_SHIFT_FW_DBG6_8730A) & BIT_MASK_FW_DBG6_8730A)
#define BIT_SET_FW_DBG6_8730A(x, v) (BIT_CLEAR_FW_DBG6_8730A(x) | BIT_FW_DBG6_8730A(v))

/* 2 REG_FW_DBG7_V1_8730A */

#define BIT_SHIFT_FW_DBG7_8730A 0
#define BIT_MASK_FW_DBG7_8730A 0xffffffffL
#define BIT_FW_DBG7_8730A(x) (((x) & BIT_MASK_FW_DBG7_8730A) << BIT_SHIFT_FW_DBG7_8730A)
#define BITS_FW_DBG7_8730A (BIT_MASK_FW_DBG7_8730A << BIT_SHIFT_FW_DBG7_8730A)
#define BIT_CLEAR_FW_DBG7_8730A(x) ((x) & (~BITS_FW_DBG7_8730A))
#define BIT_GET_FW_DBG7_8730A(x) (((x) >> BIT_SHIFT_FW_DBG7_8730A) & BIT_MASK_FW_DBG7_8730A)
#define BIT_SET_FW_DBG7_8730A(x, v) (BIT_CLEAR_FW_DBG7_8730A(x) | BIT_FW_DBG7_8730A(v))

/* 2 REG_WL_PIN_FUNC_CTRL0_8730A */

#define BIT_SHIFT_WL_DBG_SEL_8730A 24
#define BIT_MASK_WL_DBG_SEL_8730A 0xff
#define BIT_WL_DBG_SEL_8730A(x) (((x) & BIT_MASK_WL_DBG_SEL_8730A) << BIT_SHIFT_WL_DBG_SEL_8730A)
#define BITS_WL_DBG_SEL_8730A (BIT_MASK_WL_DBG_SEL_8730A << BIT_SHIFT_WL_DBG_SEL_8730A)
#define BIT_CLEAR_WL_DBG_SEL_8730A(x) ((x) & (~BITS_WL_DBG_SEL_8730A))
#define BIT_GET_WL_DBG_SEL_8730A(x) (((x) >> BIT_SHIFT_WL_DBG_SEL_8730A) & BIT_MASK_WL_DBG_SEL_8730A)
#define BIT_SET_WL_DBG_SEL_8730A(x, v) (BIT_CLEAR_WL_DBG_SEL_8730A(x) | BIT_WL_DBG_SEL_8730A(v))

/* 2 REG_WL_BTCOEX_CTRL_8730A */
#define BIT_LTECOEX_DBGEN_8730A BIT(20)
#define BIT_SYM_WLGP_COEXFEN_8730A BIT(19)

#define BIT_SHIFT_BTMODE_V1_8730A 17
#define BIT_MASK_BTMODE_V1_8730A 0x3
#define BIT_BTMODE_V1_8730A(x) (((x) & BIT_MASK_BTMODE_V1_8730A) << BIT_SHIFT_BTMODE_V1_8730A)
#define BITS_BTMODE_V1_8730A (BIT_MASK_BTMODE_V1_8730A << BIT_SHIFT_BTMODE_V1_8730A)
#define BIT_CLEAR_BTMODE_V1_8730A(x) ((x) & (~BITS_BTMODE_V1_8730A))
#define BIT_GET_BTMODE_V1_8730A(x) (((x) >> BIT_SHIFT_BTMODE_V1_8730A) & BIT_MASK_BTMODE_V1_8730A)
#define BIT_SET_BTMODE_V1_8730A(x, v) (BIT_CLEAR_BTMODE_V1_8730A(x) | BIT_BTMODE_V1_8730A(v))

#define BIT_ENBT_V1_8730A BIT(16)
#define BIT_WL_DPDT1_IDV_8730A BIT(3)
#define BIT_WL_DPDT1_MUX_8730A BIT(2)
#define BIT_WL_DPDT0_IDV_8730A BIT(1)
#define BIT_WL_DPDT0_MUX_8730A BIT(0)

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_DBG_PORT_REG_8730A */

#define BIT_SHIFT_DEBUG_ST_8730A 0
#define BIT_MASK_DEBUG_ST_8730A 0xffffffffL
#define BIT_DEBUG_ST_8730A(x) (((x) & BIT_MASK_DEBUG_ST_8730A) << BIT_SHIFT_DEBUG_ST_8730A)
#define BITS_DEBUG_ST_8730A (BIT_MASK_DEBUG_ST_8730A << BIT_SHIFT_DEBUG_ST_8730A)
#define BIT_CLEAR_DEBUG_ST_8730A(x) ((x) & (~BITS_DEBUG_ST_8730A))
#define BIT_GET_DEBUG_ST_8730A(x) (((x) >> BIT_SHIFT_DEBUG_ST_8730A) & BIT_MASK_DEBUG_ST_8730A)
#define BIT_SET_DEBUG_ST_8730A(x, v) (BIT_CLEAR_DEBUG_ST_8730A(x) | BIT_DEBUG_ST_8730A(v))

/* 2 REG_WL_MCUFW_CTRL_8730A */
#define BIT_SYM_WLCPU_SPDUP_8730A BIT(23)
#define BIT_SYM_WLCPU_ANAPORT_EN_8730A BIT(22)
#define BIT_SYM_WLCPU_MACPORT_EN_8730A BIT(21)
#define BIT_SYM_WLCPU_BOOTSEL_8730A BIT(20)

/* 2 REG_NOT_VALID_8730A */
#define BIT_FW_INIT_RDY_8730A BIT(15)
#define BIT_SYM_MCUFEDL_EN_8730A BIT(0)

/* 2 REG_BLK_TST_8730A */

#define BIT_SHIFT_BLK_TST_8730A 0
#define BIT_MASK_BLK_TST_8730A 0xffffffffL
#define BIT_BLK_TST_8730A(x) (((x) & BIT_MASK_BLK_TST_8730A) << BIT_SHIFT_BLK_TST_8730A)
#define BITS_BLK_TST_8730A (BIT_MASK_BLK_TST_8730A << BIT_SHIFT_BLK_TST_8730A)
#define BIT_CLEAR_BLK_TST_8730A(x) ((x) & (~BITS_BLK_TST_8730A))
#define BIT_GET_BLK_TST_8730A(x) (((x) >> BIT_SHIFT_BLK_TST_8730A) & BIT_MASK_BLK_TST_8730A)
#define BIT_SET_BLK_TST_8730A(x, v) (BIT_CLEAR_BLK_TST_8730A(x) | BIT_BLK_TST_8730A(v))

/* 2 REG_HOST_MSG0_8730A */

#define BIT_SHIFT_HOST_MSG_E1_8730A 16
#define BIT_MASK_HOST_MSG_E1_8730A 0xffff
#define BIT_HOST_MSG_E1_8730A(x) (((x) & BIT_MASK_HOST_MSG_E1_8730A) << BIT_SHIFT_HOST_MSG_E1_8730A)
#define BITS_HOST_MSG_E1_8730A (BIT_MASK_HOST_MSG_E1_8730A << BIT_SHIFT_HOST_MSG_E1_8730A)
#define BIT_CLEAR_HOST_MSG_E1_8730A(x) ((x) & (~BITS_HOST_MSG_E1_8730A))
#define BIT_GET_HOST_MSG_E1_8730A(x) (((x) >> BIT_SHIFT_HOST_MSG_E1_8730A) & BIT_MASK_HOST_MSG_E1_8730A)
#define BIT_SET_HOST_MSG_E1_8730A(x, v) (BIT_CLEAR_HOST_MSG_E1_8730A(x) | BIT_HOST_MSG_E1_8730A(v))

#define BIT_SHIFT_HOST_MSG_E0_8730A 0
#define BIT_MASK_HOST_MSG_E0_8730A 0xffff
#define BIT_HOST_MSG_E0_8730A(x) (((x) & BIT_MASK_HOST_MSG_E0_8730A) << BIT_SHIFT_HOST_MSG_E0_8730A)
#define BITS_HOST_MSG_E0_8730A (BIT_MASK_HOST_MSG_E0_8730A << BIT_SHIFT_HOST_MSG_E0_8730A)
#define BIT_CLEAR_HOST_MSG_E0_8730A(x) ((x) & (~BITS_HOST_MSG_E0_8730A))
#define BIT_GET_HOST_MSG_E0_8730A(x) (((x) >> BIT_SHIFT_HOST_MSG_E0_8730A) & BIT_MASK_HOST_MSG_E0_8730A)
#define BIT_SET_HOST_MSG_E0_8730A(x, v) (BIT_CLEAR_HOST_MSG_E0_8730A(x) | BIT_HOST_MSG_E0_8730A(v))

/* 2 REG_HOST_MSG1_8730A */

#define BIT_SHIFT_HOST_MSG_E3_8730A 16
#define BIT_MASK_HOST_MSG_E3_8730A 0xffff
#define BIT_HOST_MSG_E3_8730A(x) (((x) & BIT_MASK_HOST_MSG_E3_8730A) << BIT_SHIFT_HOST_MSG_E3_8730A)
#define BITS_HOST_MSG_E3_8730A (BIT_MASK_HOST_MSG_E3_8730A << BIT_SHIFT_HOST_MSG_E3_8730A)
#define BIT_CLEAR_HOST_MSG_E3_8730A(x) ((x) & (~BITS_HOST_MSG_E3_8730A))
#define BIT_GET_HOST_MSG_E3_8730A(x) (((x) >> BIT_SHIFT_HOST_MSG_E3_8730A) & BIT_MASK_HOST_MSG_E3_8730A)
#define BIT_SET_HOST_MSG_E3_8730A(x, v) (BIT_CLEAR_HOST_MSG_E3_8730A(x) | BIT_HOST_MSG_E3_8730A(v))

#define BIT_SHIFT_HOST_MSG_E2_8730A 0
#define BIT_MASK_HOST_MSG_E2_8730A 0xffff
#define BIT_HOST_MSG_E2_8730A(x) (((x) & BIT_MASK_HOST_MSG_E2_8730A) << BIT_SHIFT_HOST_MSG_E2_8730A)
#define BITS_HOST_MSG_E2_8730A (BIT_MASK_HOST_MSG_E2_8730A << BIT_SHIFT_HOST_MSG_E2_8730A)
#define BIT_CLEAR_HOST_MSG_E2_8730A(x) ((x) & (~BITS_HOST_MSG_E2_8730A))
#define BIT_GET_HOST_MSG_E2_8730A(x) (((x) >> BIT_SHIFT_HOST_MSG_E2_8730A) & BIT_MASK_HOST_MSG_E2_8730A)
#define BIT_SET_HOST_MSG_E2_8730A(x, v) (BIT_CLEAR_HOST_MSG_E2_8730A(x) | BIT_HOST_MSG_E2_8730A(v))

/* 2 REG_LPS_CTRL_8730A */
#define BIT_LPS_MEMPM_PHYON_8730A BIT(28)

#define BIT_SHIFT_LPS_MEMPM_MACOFF_ARM_SPRAM_8730A 25
#define BIT_MASK_LPS_MEMPM_MACOFF_ARM_SPRAM_8730A 0x7
#define BIT_LPS_MEMPM_MACOFF_ARM_SPRAM_8730A(x) (((x) & BIT_MASK_LPS_MEMPM_MACOFF_ARM_SPRAM_8730A) << BIT_SHIFT_LPS_MEMPM_MACOFF_ARM_SPRAM_8730A)
#define BITS_LPS_MEMPM_MACOFF_ARM_SPRAM_8730A (BIT_MASK_LPS_MEMPM_MACOFF_ARM_SPRAM_8730A << BIT_SHIFT_LPS_MEMPM_MACOFF_ARM_SPRAM_8730A)
#define BIT_CLEAR_LPS_MEMPM_MACOFF_ARM_SPRAM_8730A(x) ((x) & (~BITS_LPS_MEMPM_MACOFF_ARM_SPRAM_8730A))
#define BIT_GET_LPS_MEMPM_MACOFF_ARM_SPRAM_8730A(x) (((x) >> BIT_SHIFT_LPS_MEMPM_MACOFF_ARM_SPRAM_8730A) & BIT_MASK_LPS_MEMPM_MACOFF_ARM_SPRAM_8730A)
#define BIT_SET_LPS_MEMPM_MACOFF_ARM_SPRAM_8730A(x, v) (BIT_CLEAR_LPS_MEMPM_MACOFF_ARM_SPRAM_8730A(x) | BIT_LPS_MEMPM_MACOFF_ARM_SPRAM_8730A(v))

#define BIT_SHIFT_LPS_MEMPM_MACOFF_ARM_RF_8730A 22
#define BIT_MASK_LPS_MEMPM_MACOFF_ARM_RF_8730A 0x7
#define BIT_LPS_MEMPM_MACOFF_ARM_RF_8730A(x) (((x) & BIT_MASK_LPS_MEMPM_MACOFF_ARM_RF_8730A) << BIT_SHIFT_LPS_MEMPM_MACOFF_ARM_RF_8730A)
#define BITS_LPS_MEMPM_MACOFF_ARM_RF_8730A (BIT_MASK_LPS_MEMPM_MACOFF_ARM_RF_8730A << BIT_SHIFT_LPS_MEMPM_MACOFF_ARM_RF_8730A)
#define BIT_CLEAR_LPS_MEMPM_MACOFF_ARM_RF_8730A(x) ((x) & (~BITS_LPS_MEMPM_MACOFF_ARM_RF_8730A))
#define BIT_GET_LPS_MEMPM_MACOFF_ARM_RF_8730A(x) (((x) >> BIT_SHIFT_LPS_MEMPM_MACOFF_ARM_RF_8730A) & BIT_MASK_LPS_MEMPM_MACOFF_ARM_RF_8730A)
#define BIT_SET_LPS_MEMPM_MACOFF_ARM_RF_8730A(x, v) (BIT_CLEAR_LPS_MEMPM_MACOFF_ARM_RF_8730A(x) | BIT_LPS_MEMPM_MACOFF_ARM_RF_8730A(v))

#define BIT_SHIFT_LPS_MEMPM_MACON_ARM_SPRAM_8730A 19
#define BIT_MASK_LPS_MEMPM_MACON_ARM_SPRAM_8730A 0x7
#define BIT_LPS_MEMPM_MACON_ARM_SPRAM_8730A(x) (((x) & BIT_MASK_LPS_MEMPM_MACON_ARM_SPRAM_8730A) << BIT_SHIFT_LPS_MEMPM_MACON_ARM_SPRAM_8730A)
#define BITS_LPS_MEMPM_MACON_ARM_SPRAM_8730A (BIT_MASK_LPS_MEMPM_MACON_ARM_SPRAM_8730A << BIT_SHIFT_LPS_MEMPM_MACON_ARM_SPRAM_8730A)
#define BIT_CLEAR_LPS_MEMPM_MACON_ARM_SPRAM_8730A(x) ((x) & (~BITS_LPS_MEMPM_MACON_ARM_SPRAM_8730A))
#define BIT_GET_LPS_MEMPM_MACON_ARM_SPRAM_8730A(x) (((x) >> BIT_SHIFT_LPS_MEMPM_MACON_ARM_SPRAM_8730A) & BIT_MASK_LPS_MEMPM_MACON_ARM_SPRAM_8730A)
#define BIT_SET_LPS_MEMPM_MACON_ARM_SPRAM_8730A(x, v) (BIT_CLEAR_LPS_MEMPM_MACON_ARM_SPRAM_8730A(x) | BIT_LPS_MEMPM_MACON_ARM_SPRAM_8730A(v))

#define BIT_LPS_MEMPM_MACOFF_FTC_8730A BIT(18)
#define BIT_LPS_MEMPM_MACON_FTC_8730A BIT(17)

#define BIT_SHIFT_LPS_MEMPM_MACOFF_PG_FTC_8730A 15
#define BIT_MASK_LPS_MEMPM_MACOFF_PG_FTC_8730A 0x3
#define BIT_LPS_MEMPM_MACOFF_PG_FTC_8730A(x) (((x) & BIT_MASK_LPS_MEMPM_MACOFF_PG_FTC_8730A) << BIT_SHIFT_LPS_MEMPM_MACOFF_PG_FTC_8730A)
#define BITS_LPS_MEMPM_MACOFF_PG_FTC_8730A (BIT_MASK_LPS_MEMPM_MACOFF_PG_FTC_8730A << BIT_SHIFT_LPS_MEMPM_MACOFF_PG_FTC_8730A)
#define BIT_CLEAR_LPS_MEMPM_MACOFF_PG_FTC_8730A(x) ((x) & (~BITS_LPS_MEMPM_MACOFF_PG_FTC_8730A))
#define BIT_GET_LPS_MEMPM_MACOFF_PG_FTC_8730A(x) (((x) >> BIT_SHIFT_LPS_MEMPM_MACOFF_PG_FTC_8730A) & BIT_MASK_LPS_MEMPM_MACOFF_PG_FTC_8730A)
#define BIT_SET_LPS_MEMPM_MACOFF_PG_FTC_8730A(x, v) (BIT_CLEAR_LPS_MEMPM_MACOFF_PG_FTC_8730A(x) | BIT_LPS_MEMPM_MACOFF_PG_FTC_8730A(v))

#define BIT_WL_LPS_OPT_PFM_EN_8730A BIT(14)
#define BIT_WL_LPS_OPT_SWR_0P9_8730A BIT(13)
#define BIT_WL_LPS_OPT_LP_XTAL_8730A BIT(12)
#define BIT_WL_LPS_OPT_DIS_XTAL_8730A BIT(11)
#define BIT_WL_LPS_OPT_EMACFUN_8730A BIT(10)
#define BIT_WL_LPS_OPT_EPHYPWR_8730A BIT(9)
#define BIT_WL_LPS_OPT_EMACPWR_8730A BIT(8)
#define BIT_WL_LPS_MEMPM_EN_PG_8730A BIT(2)
#define BIT_WL_LPS_MEMPM_EN_8730A BIT(1)
#define BIT_WL_NRM_MEMPM_SL_8730A BIT(0)

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_BOOT_REASON_8730A */
#define BIT_WL_WDT_PLFM_8730A BIT(1)
#define BIT_WL_WDT_MCU_8730A BIT(0)

/* 2 REG_RPWM2_8730A */

#define BIT_SHIFT_RPWM2_8730A 16
#define BIT_MASK_RPWM2_8730A 0xffff
#define BIT_RPWM2_8730A(x) (((x) & BIT_MASK_RPWM2_8730A) << BIT_SHIFT_RPWM2_8730A)
#define BITS_RPWM2_8730A (BIT_MASK_RPWM2_8730A << BIT_SHIFT_RPWM2_8730A)
#define BIT_CLEAR_RPWM2_8730A(x) ((x) & (~BITS_RPWM2_8730A))
#define BIT_GET_RPWM2_8730A(x) (((x) >> BIT_SHIFT_RPWM2_8730A) & BIT_MASK_RPWM2_8730A)
#define BIT_SET_RPWM2_8730A(x, v) (BIT_CLEAR_RPWM2_8730A(x) | BIT_RPWM2_8730A(v))

#define BIT_SHIFT_RPWM_V1_8730A 0
#define BIT_MASK_RPWM_V1_8730A 0xff
#define BIT_RPWM_V1_8730A(x) (((x) & BIT_MASK_RPWM_V1_8730A) << BIT_SHIFT_RPWM_V1_8730A)
#define BITS_RPWM_V1_8730A (BIT_MASK_RPWM_V1_8730A << BIT_SHIFT_RPWM_V1_8730A)
#define BIT_CLEAR_RPWM_V1_8730A(x) ((x) & (~BITS_RPWM_V1_8730A))
#define BIT_GET_RPWM_V1_8730A(x) (((x) >> BIT_SHIFT_RPWM_V1_8730A) & BIT_MASK_RPWM_V1_8730A)
#define BIT_SET_RPWM_V1_8730A(x, v) (BIT_CLEAR_RPWM_V1_8730A(x) | BIT_RPWM_V1_8730A(v))

/* 2 REG_SCOREBOARD_CTRL_8730A */
#define BIT_BT_INT_EN_8730A BIT(31)

#define BIT_SHIFT_RD_WR_WIFI_BT_INFO_8730A 0
#define BIT_MASK_RD_WR_WIFI_BT_INFO_8730A 0x7fffffffL
#define BIT_RD_WR_WIFI_BT_INFO_8730A(x) (((x) & BIT_MASK_RD_WR_WIFI_BT_INFO_8730A) << BIT_SHIFT_RD_WR_WIFI_BT_INFO_8730A)
#define BITS_RD_WR_WIFI_BT_INFO_8730A (BIT_MASK_RD_WR_WIFI_BT_INFO_8730A << BIT_SHIFT_RD_WR_WIFI_BT_INFO_8730A)
#define BIT_CLEAR_RD_WR_WIFI_BT_INFO_8730A(x) ((x) & (~BITS_RD_WR_WIFI_BT_INFO_8730A))
#define BIT_GET_RD_WR_WIFI_BT_INFO_8730A(x) (((x) >> BIT_SHIFT_RD_WR_WIFI_BT_INFO_8730A) & BIT_MASK_RD_WR_WIFI_BT_INFO_8730A)
#define BIT_SET_RD_WR_WIFI_BT_INFO_8730A(x, v) (BIT_CLEAR_RD_WR_WIFI_BT_INFO_8730A(x) | BIT_RD_WR_WIFI_BT_INFO_8730A(v))

/* 2 REG_SYSON_FSM_MON_V1_8730A */

#define BIT_SHIFT_WLPMC_DEBUG_SEL_8730A 24
#define BIT_MASK_WLPMC_DEBUG_SEL_8730A 0xf
#define BIT_WLPMC_DEBUG_SEL_8730A(x) (((x) & BIT_MASK_WLPMC_DEBUG_SEL_8730A) << BIT_SHIFT_WLPMC_DEBUG_SEL_8730A)
#define BITS_WLPMC_DEBUG_SEL_8730A (BIT_MASK_WLPMC_DEBUG_SEL_8730A << BIT_SHIFT_WLPMC_DEBUG_SEL_8730A)
#define BIT_CLEAR_WLPMC_DEBUG_SEL_8730A(x) ((x) & (~BITS_WLPMC_DEBUG_SEL_8730A))
#define BIT_GET_WLPMC_DEBUG_SEL_8730A(x) (((x) >> BIT_SHIFT_WLPMC_DEBUG_SEL_8730A) & BIT_MASK_WLPMC_DEBUG_SEL_8730A)
#define BIT_SET_WLPMC_DEBUG_SEL_8730A(x, v) (BIT_CLEAR_WLPMC_DEBUG_SEL_8730A(x) | BIT_WLPMC_DEBUG_SEL_8730A(v))

#define BIT_SHIFT_WLPMC_DEBUG_8730A 0
#define BIT_MASK_WLPMC_DEBUG_8730A 0xffff
#define BIT_WLPMC_DEBUG_8730A(x) (((x) & BIT_MASK_WLPMC_DEBUG_8730A) << BIT_SHIFT_WLPMC_DEBUG_8730A)
#define BITS_WLPMC_DEBUG_8730A (BIT_MASK_WLPMC_DEBUG_8730A << BIT_SHIFT_WLPMC_DEBUG_8730A)
#define BIT_CLEAR_WLPMC_DEBUG_8730A(x) ((x) & (~BITS_WLPMC_DEBUG_8730A))
#define BIT_GET_WLPMC_DEBUG_8730A(x) (((x) >> BIT_SHIFT_WLPMC_DEBUG_8730A) & BIT_MASK_WLPMC_DEBUG_8730A)
#define BIT_SET_WLPMC_DEBUG_8730A(x, v) (BIT_CLEAR_WLPMC_DEBUG_8730A(x) | BIT_WLPMC_DEBUG_8730A(v))

/* 2 REG_PMC_DBG_CTRL1_8730A */
#define BIT_BT_INT_EN_8730A BIT(31)

#define BIT_SHIFT_RD_WR_WIFI_BT_INFO_V1_8730A 24
#define BIT_MASK_RD_WR_WIFI_BT_INFO_V1_8730A 0x7f
#define BIT_RD_WR_WIFI_BT_INFO_V1_8730A(x) (((x) & BIT_MASK_RD_WR_WIFI_BT_INFO_V1_8730A) << BIT_SHIFT_RD_WR_WIFI_BT_INFO_V1_8730A)
#define BITS_RD_WR_WIFI_BT_INFO_V1_8730A (BIT_MASK_RD_WR_WIFI_BT_INFO_V1_8730A << BIT_SHIFT_RD_WR_WIFI_BT_INFO_V1_8730A)
#define BIT_CLEAR_RD_WR_WIFI_BT_INFO_V1_8730A(x) ((x) & (~BITS_RD_WR_WIFI_BT_INFO_V1_8730A))
#define BIT_GET_RD_WR_WIFI_BT_INFO_V1_8730A(x) (((x) >> BIT_SHIFT_RD_WR_WIFI_BT_INFO_V1_8730A) & BIT_MASK_RD_WR_WIFI_BT_INFO_V1_8730A)
#define BIT_SET_RD_WR_WIFI_BT_INFO_V1_8730A(x, v) (BIT_CLEAR_RD_WR_WIFI_BT_INFO_V1_8730A(x) | BIT_RD_WR_WIFI_BT_INFO_V1_8730A(v))

#define BIT_BT2WL_STS_IMR_8730A BIT(16)
#define BIT_BT2WL_STS_ISR_8730A BIT(15)
#define BIT_PMC_WR_OVF_8730A BIT(8)

#define BIT_SHIFT_WLPMC_ERRINT_8730A 0
#define BIT_MASK_WLPMC_ERRINT_8730A 0xff
#define BIT_WLPMC_ERRINT_8730A(x) (((x) & BIT_MASK_WLPMC_ERRINT_8730A) << BIT_SHIFT_WLPMC_ERRINT_8730A)
#define BITS_WLPMC_ERRINT_8730A (BIT_MASK_WLPMC_ERRINT_8730A << BIT_SHIFT_WLPMC_ERRINT_8730A)
#define BIT_CLEAR_WLPMC_ERRINT_8730A(x) ((x) & (~BITS_WLPMC_ERRINT_8730A))
#define BIT_GET_WLPMC_ERRINT_8730A(x) (((x) >> BIT_SHIFT_WLPMC_ERRINT_8730A) & BIT_MASK_WLPMC_ERRINT_8730A)
#define BIT_SET_WLPMC_ERRINT_8730A(x, v) (BIT_CLEAR_WLPMC_ERRINT_8730A(x) | BIT_WLPMC_ERRINT_8730A(v))

/* 2 REG_PMC_DBG_CTRL2_V1_8730A */

#define BIT_SHIFT_SYSON_REG_ARB_8730A 0
#define BIT_MASK_SYSON_REG_ARB_8730A 0x3
#define BIT_SYSON_REG_ARB_8730A(x) (((x) & BIT_MASK_SYSON_REG_ARB_8730A) << BIT_SHIFT_SYSON_REG_ARB_8730A)
#define BITS_SYSON_REG_ARB_8730A (BIT_MASK_SYSON_REG_ARB_8730A << BIT_SHIFT_SYSON_REG_ARB_8730A)
#define BIT_CLEAR_SYSON_REG_ARB_8730A(x) ((x) & (~BITS_SYSON_REG_ARB_8730A))
#define BIT_GET_SYSON_REG_ARB_8730A(x) (((x) >> BIT_SHIFT_SYSON_REG_ARB_8730A) & BIT_MASK_SYSON_REG_ARB_8730A)
#define BIT_SET_SYSON_REG_ARB_8730A(x, v) (BIT_CLEAR_SYSON_REG_ARB_8730A(x) | BIT_SYSON_REG_ARB_8730A(v))

/* 2 REG_HIMR0_8730A */
#define BIT_HISR1_INT_EN_8730A BIT(31)
#define BIT_RXDES_UNAVAIL_INT_EN_8730A BIT(30)
#define BIT_HISR2_INT_EN_8730A BIT(29)
#define BIT_EVTQ_DONE_INT_EN_8730A BIT(28)
#define BIT_EVTQ_START_INT_EN_V1_8730A BIT(27)
#define BIT_FWMSG_INT_EN_8730A BIT(26)
#define BIT_HCPWM2_INT_EN_8730A BIT(25)
#define BIT_HCPWM_INT_EN_8730A BIT(24)
#define BIT_RXFF_FULL_INT_EN_8730A BIT(23)
#define BIT_RDE_ERR_INT_EN_8730A BIT(22)
#define BIT_TDE_ERR_INT_EN_8730A BIT(21)
#define BIT_TXFF_FIFO_INT_EN_8730A BIT(20)
#define BIT_TXBCN8_ERR_INT_EN_8730A BIT(19)
#define BIT_TXBCN7_ERR_INT_EN_8730A BIT(18)
#define BIT_TXBCN6_ERR_INT_EN_8730A BIT(17)
#define BIT_TXBCN5_ERR_INT_EN_8730A BIT(16)
#define BIT_TXBCN4_ERR_INT_EN_8730A BIT(15)
#define BIT_TXBCN3_ERR_INT_EN_8730A BIT(14)
#define BIT_TXBCN2_ERR_INT_EN_8730A BIT(13)
#define BIT_TXBCN1_ERR_INT_EN_8730A BIT(12)
#define BIT_TXBCN8_OK_INT_EN_8730A BIT(11)
#define BIT_TXBCN7_OK_INT_EN_8730A BIT(10)
#define BIT_TXBCN6_OK_INT_EN_8730A BIT(9)
#define BIT_TXBCN5_OK_INT_EN_8730A BIT(8)
#define BIT_TXBCN4_OK_INT_EN_8730A BIT(7)
#define BIT_TXBCN3_OK_INT_EN_8730A BIT(6)
#define BIT_TXBCN2_OK_INT_EN_8730A BIT(5)
#define BIT_TXBCN1_OK_INT_EN_8730A BIT(4)
#define BIT_TSF_BIT32_TOGGLE_INT_EN_8730A BIT(3)
#define BIT_TIMEOUT2_INT_EN_8730A BIT(2)
#define BIT_TIMEOUT1_V1_INT_EN_8730A BIT(1)
#define BIT_TIMEOUT0_V1_INT_EN_8730A BIT(0)

/* 2 REG_HISR0_8730A */
#define BIT_HISR1_INT_8730A BIT(31)
#define BIT_RXDES_UNAVAIL_INT_8730A BIT(30)
#define BIT_HISR2_INT_8730A BIT(29)
#define BIT_EVTQ_DONE_INT_8730A BIT(28)
#define BIT_EVTQ_START_INT_V1_8730A BIT(27)
#define BIT_FWMSG_INT_8730A BIT(26)
#define BIT_HCPWM2_INT_8730A BIT(25)
#define BIT_HCPWM_INT_8730A BIT(24)
#define BIT_RXFF_FULL_INT_8730A BIT(23)
#define BIT_RDE_ERR_INT_8730A BIT(22)
#define BIT_TDE_ERR_INT_8730A BIT(21)
#define BIT_TXFF_FIFO_INT_8730A BIT(20)
#define BIT_TXBCN8_ERR_INT_8730A BIT(19)
#define BIT_TXBCN7_ERR_INT_8730A BIT(18)
#define BIT_TXBCN6_ERR_INT_8730A BIT(17)
#define BIT_TXBCN5_ERR_INT_8730A BIT(16)
#define BIT_TXBCN4_ERR_INT_8730A BIT(15)
#define BIT_TXBCN3_ERR_INT_8730A BIT(14)
#define BIT_TXBCN2_ERR_INT_8730A BIT(13)
#define BIT_TXBCN1_ERR_INT_8730A BIT(12)
#define BIT_TXBCN8_OK_INT_8730A BIT(11)
#define BIT_TXBCN7_OK_INT_8730A BIT(10)
#define BIT_TXBCN6_OK_INT_8730A BIT(9)
#define BIT_TXBCN5_OK_INT_8730A BIT(8)
#define BIT_TXBCN4_OK_INT_8730A BIT(7)
#define BIT_TXBCN3_OK_INT_8730A BIT(6)
#define BIT_TXBCN2_OK_INT_8730A BIT(5)
#define BIT_TXBCN1_OK_INT_8730A BIT(4)
#define BIT_TSF_BIT32_TOGGLE_INT_8730A BIT(3)
#define BIT_TIMEOUT2_INT_8730A BIT(2)
#define BIT_TIMEOUT1_INT_V1_8730A BIT(1)
#define BIT_TIMEOUT0_INT_V1_8730A BIT(0)

/* 2 REG_HEMR_8730A */
#define BIT_CTWEND1_INT_EN_8730A BIT(31)
#define BIT_CTWEND0_INT_EN_8730A BIT(30)
#define BIT_DWWIN_END_INT_EN_V1_8730A BIT(29)
#define BIT_ATIMEND8_INT_EN_8730A BIT(28)
#define BIT_ATIMEND7_INT_EN_8730A BIT(27)
#define BIT_ATIMEND6_INT_EN_8730A BIT(26)
#define BIT_ATIMEND5_INT_EN_8730A BIT(25)
#define BIT_ATIMEND4_INT_EN_8730A BIT(24)
#define BIT_ATIMEND3_INT_EN_8730A BIT(23)
#define BIT_ATIMEND2_INT_EN_8730A BIT(22)
#define BIT_ATIMEND1_INT_EN_8730A BIT(21)
#define BIT_ATIMEND0_INT_EN_8730A BIT(20)
#define BIT_BCNERLY8_INT_EN_8730A BIT(19)
#define BIT_BCNERLY7_INT_EN_8730A BIT(18)
#define BIT_BCNERLY6_INT_EN_8730A BIT(17)
#define BIT_BCNERLY5_INT_EN_8730A BIT(16)
#define BIT_BCNERLY4_INT_EN_8730A BIT(15)
#define BIT_BCNERLY3_INT_EN_8730A BIT(14)
#define BIT_BCNERLY2_INT_EN_8730A BIT(13)
#define BIT_BCNERLY1_INT_EN_8730A BIT(12)
#define BIT_BCNERLY0_INT_EN_8730A BIT(11)
#define BIT_CPUMGQ_ERLY_TIMER_INT_EN_8730A BIT(10)
#define BIT_CPU_MGQ_TXDONE_INT_EN_8730A BIT(9)
#define BIT_PS_TIMER_C_INT_EN_8730A BIT(8)
#define BIT_PS_TIMER_B_INT_EN_8730A BIT(7)
#define BIT_PS_TIMER_A_INT_EN_8730A BIT(6)
#define BIT_CPUMGQ_TX_TIMER_INT_EN_8730A BIT(5)
#define BIT_GTINT4_EN_8730A BIT(4)
#define BIT_GTINT3_EN_8730A BIT(3)
#define BIT_TXBCNOK9_INT_EN_8730A BIT(2)
#define BIT_TXBCNERE9_INT_EN_8730A BIT(1)

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_HESR_8730A */
#define BIT_CTWEND1_INT_8730A BIT(31)
#define BIT_CTWEND0_INT_8730A BIT(30)
#define BIT_DWWIN_END_INT_V1_8730A BIT(29)
#define BIT_ATIMEND8_INT_8730A BIT(28)
#define BIT_ATIMEND7_INT_8730A BIT(27)
#define BIT_ATIMEND6_INT_8730A BIT(26)
#define BIT_ATIMEND5_INT_8730A BIT(25)
#define BIT_ATIMEND4_INT_8730A BIT(24)
#define BIT_ATIMEND3_INT_8730A BIT(23)
#define BIT_ATIMEND2_INT_8730A BIT(22)
#define BIT_ATIMEND1_INT_8730A BIT(21)
#define BIT_ATIMEND0_INT_8730A BIT(20)
#define BIT_BCNERLY8_INT_8730A BIT(19)
#define BIT_BCNERLY7_INT_8730A BIT(18)
#define BIT_BCNERLY6_INT_8730A BIT(17)
#define BIT_BCNERLY5_INT_8730A BIT(16)
#define BIT_BCNERLY4_INT_8730A BIT(15)
#define BIT_BCNERLY3_INT_8730A BIT(14)
#define BIT_BCNERLY2_INT_8730A BIT(13)
#define BIT_BCNERLY1_INT_8730A BIT(12)
#define BIT_BCNERLY0_INT_8730A BIT(11)
#define BIT_CPUMGQ_ERLY_TIMER_INT_8730A BIT(10)
#define BIT_CPU_MGQ_TXDONE_INT_8730A BIT(9)
#define BIT_PS_TIMER_C_INT_8730A BIT(8)
#define BIT_PS_TIMER_B_INT_8730A BIT(7)
#define BIT_PS_TIMER_A_INT_8730A BIT(6)
#define BIT_CPUMGQ_TX_TIMER_INT_8730A BIT(5)
#define BIT_GTINT4_8730A BIT(4)
#define BIT_GTINT3_8730A BIT(3)
#define BIT_TXBCNOK9_INT_8730A BIT(2)
#define BIT_TXBCNERR9_INT_8730A BIT(1)

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_HIMR2_8730A */
#define BIT_KM0_INT_EN_8730A BIT(31)

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */
#define BIT_RXTMREQ_INT_EN_8730A BIT(16)
#define BIT_RXTM_INT_EN_8730A BIT(15)
#define BIT_TXTM_INT_EN_8730A BIT(14)
#define BIT_RX_PAYLOAD_MATCH_INT_EN_8730A BIT(13)
#define BIT_CHINFO_SEG_DONE_INT_EN_8730A BIT(12)
#define BIT_CSI_BUF_FULL_INT_EN_8730A BIT(11)
#define BIT_WLAN2ZIGBEE_MAILBOX_INT_EN_8730A BIT(10)
#define BIT_BT_RX_STOP_INT_EN_8730A BIT(9)
#define BIT_BT_RX_START_INT_EN_8730A BIT(8)
#define BIT_BT_TX_STOP_INT_EN_8730A BIT(7)
#define BIT_BT_TX_START_INT_EN_8730A BIT(6)
#define BIT_WLAN_RX_STOP_INT_EN_8730A BIT(5)
#define BIT_WLAN_RX_START_INT_EN_8730A BIT(4)
#define BIT_WLAN_TX_STOP_INT_EN_8730A BIT(3)
#define BIT_WLAN_TX_START_INT_EN_8730A BIT(2)
#define BIT_DIS_GNT_ZIGBEE_TX_INT_EN_8730A BIT(1)
#define BIT_GNT_ZIGBEE_TX_INT_EN_8730A BIT(0)

/* 2 REG_NOT_VALID_8730A */
#define BIT_KM0_INT_8730A BIT(31)

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */
#define BIT_RXTMREQ_INT_8730A BIT(16)
#define BIT_RXTM_INT_8730A BIT(15)
#define BIT_TXTM_INT_8730A BIT(14)
#define BIT_RX_PAYLOAD_MATCH_INT_8730A BIT(13)
#define BIT_CHINFO_SEG_DONE_INT_8730A BIT(12)
#define BIT_CSI_BUF_FULL_INT_8730A BIT(11)
#define BIT_WLAN2ZIGBEE_MAILBOX_INT_8730A BIT(10)
#define BIT_BT_RX_STOP_INT_8730A BIT(9)
#define BIT_BT_RX_START_INT_8730A BIT(8)
#define BIT_BT_TX_STOP_INT_8730A BIT(7)
#define BIT_BT_TX_START_INT_8730A BIT(6)
#define BIT_WLAN_RX_STOP_INT_8730A BIT(5)
#define BIT_WLAN_RX_START_INT_8730A BIT(4)
#define BIT_WLAN_TX_STOP_INT_8730A BIT(3)
#define BIT_WLAN_TX_START_INT_8730A BIT(2)
#define BIT_DIS_GNT_ZIGBEE_TX_INT_8730A BIT(1)
#define BIT_GNT_ZIGBEE_TX_INT_8730A BIT(0)

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_SDM_IDR_CTRL0_8730A */

#define BIT_SHIFT_SDM_ADDR_8730A 0
#define BIT_MASK_SDM_ADDR_8730A 0x3f
#define BIT_SDM_ADDR_8730A(x) (((x) & BIT_MASK_SDM_ADDR_8730A) << BIT_SHIFT_SDM_ADDR_8730A)
#define BITS_SDM_ADDR_8730A (BIT_MASK_SDM_ADDR_8730A << BIT_SHIFT_SDM_ADDR_8730A)
#define BIT_CLEAR_SDM_ADDR_8730A(x) ((x) & (~BITS_SDM_ADDR_8730A))
#define BIT_GET_SDM_ADDR_8730A(x) (((x) >> BIT_SHIFT_SDM_ADDR_8730A) & BIT_MASK_SDM_ADDR_8730A)
#define BIT_SET_SDM_ADDR_8730A(x, v) (BIT_CLEAR_SDM_ADDR_8730A(x) | BIT_SDM_ADDR_8730A(v))

/* 2 REG_SDM_IDR_CTRL1_8730A */

#define BIT_SHIFT_SDM_DATA_8730A 0
#define BIT_MASK_SDM_DATA_8730A 0xffffffffL
#define BIT_SDM_DATA_8730A(x) (((x) & BIT_MASK_SDM_DATA_8730A) << BIT_SHIFT_SDM_DATA_8730A)
#define BITS_SDM_DATA_8730A (BIT_MASK_SDM_DATA_8730A << BIT_SHIFT_SDM_DATA_8730A)
#define BIT_CLEAR_SDM_DATA_8730A(x) ((x) & (~BITS_SDM_DATA_8730A))
#define BIT_GET_SDM_DATA_8730A(x) (((x) >> BIT_SHIFT_SDM_DATA_8730A) & BIT_MASK_SDM_DATA_8730A)
#define BIT_SET_SDM_DATA_8730A(x, v) (BIT_CLEAR_SDM_DATA_8730A(x) | BIT_SDM_DATA_8730A(v))

/* 2 REG_SYS_CONFIG0_8730A */
#define BIT_IS_SCH_CLK_INSLP_V1_8730A BIT(8)

#define BIT_SHIFT_VENDOR_ID_V1_8730A 4
#define BIT_MASK_VENDOR_ID_V1_8730A 0xf
#define BIT_VENDOR_ID_V1_8730A(x) (((x) & BIT_MASK_VENDOR_ID_V1_8730A) << BIT_SHIFT_VENDOR_ID_V1_8730A)
#define BITS_VENDOR_ID_V1_8730A (BIT_MASK_VENDOR_ID_V1_8730A << BIT_SHIFT_VENDOR_ID_V1_8730A)
#define BIT_CLEAR_VENDOR_ID_V1_8730A(x) ((x) & (~BITS_VENDOR_ID_V1_8730A))
#define BIT_GET_VENDOR_ID_V1_8730A(x) (((x) >> BIT_SHIFT_VENDOR_ID_V1_8730A) & BIT_MASK_VENDOR_ID_V1_8730A)
#define BIT_SET_VENDOR_ID_V1_8730A(x, v) (BIT_CLEAR_VENDOR_ID_V1_8730A(x) | BIT_VENDOR_ID_V1_8730A(v))

#define BIT_PLL_CK_RDY_8730A BIT(0)

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_DDMA_CH0SA_8730A */

#define BIT_SHIFT_DDMACH0_SA_8730A 0
#define BIT_MASK_DDMACH0_SA_8730A 0xffffffffL
#define BIT_DDMACH0_SA_8730A(x) (((x) & BIT_MASK_DDMACH0_SA_8730A) << BIT_SHIFT_DDMACH0_SA_8730A)
#define BITS_DDMACH0_SA_8730A (BIT_MASK_DDMACH0_SA_8730A << BIT_SHIFT_DDMACH0_SA_8730A)
#define BIT_CLEAR_DDMACH0_SA_8730A(x) ((x) & (~BITS_DDMACH0_SA_8730A))
#define BIT_GET_DDMACH0_SA_8730A(x) (((x) >> BIT_SHIFT_DDMACH0_SA_8730A) & BIT_MASK_DDMACH0_SA_8730A)
#define BIT_SET_DDMACH0_SA_8730A(x, v) (BIT_CLEAR_DDMACH0_SA_8730A(x) | BIT_DDMACH0_SA_8730A(v))

/* 2 REG_DDMA_CH0DA_8730A */

#define BIT_SHIFT_DDMACH0_DA_8730A 0
#define BIT_MASK_DDMACH0_DA_8730A 0xffffffffL
#define BIT_DDMACH0_DA_8730A(x) (((x) & BIT_MASK_DDMACH0_DA_8730A) << BIT_SHIFT_DDMACH0_DA_8730A)
#define BITS_DDMACH0_DA_8730A (BIT_MASK_DDMACH0_DA_8730A << BIT_SHIFT_DDMACH0_DA_8730A)
#define BIT_CLEAR_DDMACH0_DA_8730A(x) ((x) & (~BITS_DDMACH0_DA_8730A))
#define BIT_GET_DDMACH0_DA_8730A(x) (((x) >> BIT_SHIFT_DDMACH0_DA_8730A) & BIT_MASK_DDMACH0_DA_8730A)
#define BIT_SET_DDMACH0_DA_8730A(x, v) (BIT_CLEAR_DDMACH0_DA_8730A(x) | BIT_DDMACH0_DA_8730A(v))

/* 2 REG_DDMA_CH0CTRL_8730A */
#define BIT_DDMACH0_OWN_8730A BIT(31)
#define BIT_DDMACH0_IDMEM_ERR_8730A BIT(30)
#define BIT_DDMACH0_CHKSUM_EN_8730A BIT(29)
#define BIT_DDMACH0_DA_W_DISABLE_8730A BIT(28)
#define BIT_DDMACH0_CHKSUM_STS_8730A BIT(27)
#define BIT_DDMACH0_DDMA_MODE_8730A BIT(26)
#define BIT_DDMACH0_RESET_CHKSUM_STS_8730A BIT(25)
#define BIT_DDMACH0_CHKSUM_CONT_8730A BIT(24)

#define BIT_SHIFT_DDMACH0_DLEN_8730A 0
#define BIT_MASK_DDMACH0_DLEN_8730A 0x3ffff
#define BIT_DDMACH0_DLEN_8730A(x) (((x) & BIT_MASK_DDMACH0_DLEN_8730A) << BIT_SHIFT_DDMACH0_DLEN_8730A)
#define BITS_DDMACH0_DLEN_8730A (BIT_MASK_DDMACH0_DLEN_8730A << BIT_SHIFT_DDMACH0_DLEN_8730A)
#define BIT_CLEAR_DDMACH0_DLEN_8730A(x) ((x) & (~BITS_DDMACH0_DLEN_8730A))
#define BIT_GET_DDMACH0_DLEN_8730A(x) (((x) >> BIT_SHIFT_DDMACH0_DLEN_8730A) & BIT_MASK_DDMACH0_DLEN_8730A)
#define BIT_SET_DDMACH0_DLEN_8730A(x, v) (BIT_CLEAR_DDMACH0_DLEN_8730A(x) | BIT_DDMACH0_DLEN_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_DDMA_CH1SA_8730A */

#define BIT_SHIFT_DDMACH1_SA_8730A 0
#define BIT_MASK_DDMACH1_SA_8730A 0xffffffffL
#define BIT_DDMACH1_SA_8730A(x) (((x) & BIT_MASK_DDMACH1_SA_8730A) << BIT_SHIFT_DDMACH1_SA_8730A)
#define BITS_DDMACH1_SA_8730A (BIT_MASK_DDMACH1_SA_8730A << BIT_SHIFT_DDMACH1_SA_8730A)
#define BIT_CLEAR_DDMACH1_SA_8730A(x) ((x) & (~BITS_DDMACH1_SA_8730A))
#define BIT_GET_DDMACH1_SA_8730A(x) (((x) >> BIT_SHIFT_DDMACH1_SA_8730A) & BIT_MASK_DDMACH1_SA_8730A)
#define BIT_SET_DDMACH1_SA_8730A(x, v) (BIT_CLEAR_DDMACH1_SA_8730A(x) | BIT_DDMACH1_SA_8730A(v))

/* 2 REG_DDMA_CH1DA_8730A */

#define BIT_SHIFT_DDMACH1_DA_8730A 0
#define BIT_MASK_DDMACH1_DA_8730A 0xffffffffL
#define BIT_DDMACH1_DA_8730A(x) (((x) & BIT_MASK_DDMACH1_DA_8730A) << BIT_SHIFT_DDMACH1_DA_8730A)
#define BITS_DDMACH1_DA_8730A (BIT_MASK_DDMACH1_DA_8730A << BIT_SHIFT_DDMACH1_DA_8730A)
#define BIT_CLEAR_DDMACH1_DA_8730A(x) ((x) & (~BITS_DDMACH1_DA_8730A))
#define BIT_GET_DDMACH1_DA_8730A(x) (((x) >> BIT_SHIFT_DDMACH1_DA_8730A) & BIT_MASK_DDMACH1_DA_8730A)
#define BIT_SET_DDMACH1_DA_8730A(x, v) (BIT_CLEAR_DDMACH1_DA_8730A(x) | BIT_DDMACH1_DA_8730A(v))

/* 2 REG_DDMA_CH1CTRL_8730A */
#define BIT_DDMACH1_OWN_8730A BIT(31)
#define BIT_DDMACH1_IDMEM_ERR_8730A BIT(30)
#define BIT_DDMACH1_CHKSUM_EN_8730A BIT(29)
#define BIT_DDMACH1_DA_W_DISABLE_8730A BIT(28)
#define BIT_DDMACH1_CHKSUM_STS_8730A BIT(27)
#define BIT_DDMACH1_DDMA_MODE_8730A BIT(26)
#define BIT_DDMACH1_RESET_CHKSUM_STS_8730A BIT(25)
#define BIT_DDMACH1_CHKSUM_CONT_8730A BIT(24)

#define BIT_SHIFT_DDMACH1_DLEN_8730A 0
#define BIT_MASK_DDMACH1_DLEN_8730A 0x3ffff
#define BIT_DDMACH1_DLEN_8730A(x) (((x) & BIT_MASK_DDMACH1_DLEN_8730A) << BIT_SHIFT_DDMACH1_DLEN_8730A)
#define BITS_DDMACH1_DLEN_8730A (BIT_MASK_DDMACH1_DLEN_8730A << BIT_SHIFT_DDMACH1_DLEN_8730A)
#define BIT_CLEAR_DDMACH1_DLEN_8730A(x) ((x) & (~BITS_DDMACH1_DLEN_8730A))
#define BIT_GET_DDMACH1_DLEN_8730A(x) (((x) >> BIT_SHIFT_DDMACH1_DLEN_8730A) & BIT_MASK_DDMACH1_DLEN_8730A)
#define BIT_SET_DDMACH1_DLEN_8730A(x, v) (BIT_CLEAR_DDMACH1_DLEN_8730A(x) | BIT_DDMACH1_DLEN_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_DDMA_CH2SA_8730A */

#define BIT_SHIFT_DDMACH2_SA_8730A 0
#define BIT_MASK_DDMACH2_SA_8730A 0xffffffffL
#define BIT_DDMACH2_SA_8730A(x) (((x) & BIT_MASK_DDMACH2_SA_8730A) << BIT_SHIFT_DDMACH2_SA_8730A)
#define BITS_DDMACH2_SA_8730A (BIT_MASK_DDMACH2_SA_8730A << BIT_SHIFT_DDMACH2_SA_8730A)
#define BIT_CLEAR_DDMACH2_SA_8730A(x) ((x) & (~BITS_DDMACH2_SA_8730A))
#define BIT_GET_DDMACH2_SA_8730A(x) (((x) >> BIT_SHIFT_DDMACH2_SA_8730A) & BIT_MASK_DDMACH2_SA_8730A)
#define BIT_SET_DDMACH2_SA_8730A(x, v) (BIT_CLEAR_DDMACH2_SA_8730A(x) | BIT_DDMACH2_SA_8730A(v))

/* 2 REG_DDMA_CH2DA_8730A */

#define BIT_SHIFT_DDMACH2_DA_8730A 0
#define BIT_MASK_DDMACH2_DA_8730A 0xffffffffL
#define BIT_DDMACH2_DA_8730A(x) (((x) & BIT_MASK_DDMACH2_DA_8730A) << BIT_SHIFT_DDMACH2_DA_8730A)
#define BITS_DDMACH2_DA_8730A (BIT_MASK_DDMACH2_DA_8730A << BIT_SHIFT_DDMACH2_DA_8730A)
#define BIT_CLEAR_DDMACH2_DA_8730A(x) ((x) & (~BITS_DDMACH2_DA_8730A))
#define BIT_GET_DDMACH2_DA_8730A(x) (((x) >> BIT_SHIFT_DDMACH2_DA_8730A) & BIT_MASK_DDMACH2_DA_8730A)
#define BIT_SET_DDMACH2_DA_8730A(x, v) (BIT_CLEAR_DDMACH2_DA_8730A(x) | BIT_DDMACH2_DA_8730A(v))

/* 2 REG_DDMA_CH2CTRL_8730A */
#define BIT_DDMACH2_OWN_8730A BIT(31)
#define BIT_DDMACH2_IDMEM_ERR_8730A BIT(30)
#define BIT_DDMACH2_CHKSUM_EN_8730A BIT(29)
#define BIT_DDMACH2_DA_W_DISABLE_8730A BIT(28)
#define BIT_DDMACH2_CHKSUM_STS_8730A BIT(27)
#define BIT_DDMACH2_DDMA_MODE_8730A BIT(26)
#define BIT_DDMACH2_RESET_CHKSUM_STS_8730A BIT(25)
#define BIT_DDMACH2_CHKSUM_CONT_8730A BIT(24)

#define BIT_SHIFT_DDMACH2_DLEN_8730A 0
#define BIT_MASK_DDMACH2_DLEN_8730A 0x3ffff
#define BIT_DDMACH2_DLEN_8730A(x) (((x) & BIT_MASK_DDMACH2_DLEN_8730A) << BIT_SHIFT_DDMACH2_DLEN_8730A)
#define BITS_DDMACH2_DLEN_8730A (BIT_MASK_DDMACH2_DLEN_8730A << BIT_SHIFT_DDMACH2_DLEN_8730A)
#define BIT_CLEAR_DDMACH2_DLEN_8730A(x) ((x) & (~BITS_DDMACH2_DLEN_8730A))
#define BIT_GET_DDMACH2_DLEN_8730A(x) (((x) >> BIT_SHIFT_DDMACH2_DLEN_8730A) & BIT_MASK_DDMACH2_DLEN_8730A)
#define BIT_SET_DDMACH2_DLEN_8730A(x, v) (BIT_CLEAR_DDMACH2_DLEN_8730A(x) | BIT_DDMACH2_DLEN_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_DDMA_CH3SA_8730A */

#define BIT_SHIFT_DDMACH3_SA_8730A 0
#define BIT_MASK_DDMACH3_SA_8730A 0xffffffffL
#define BIT_DDMACH3_SA_8730A(x) (((x) & BIT_MASK_DDMACH3_SA_8730A) << BIT_SHIFT_DDMACH3_SA_8730A)
#define BITS_DDMACH3_SA_8730A (BIT_MASK_DDMACH3_SA_8730A << BIT_SHIFT_DDMACH3_SA_8730A)
#define BIT_CLEAR_DDMACH3_SA_8730A(x) ((x) & (~BITS_DDMACH3_SA_8730A))
#define BIT_GET_DDMACH3_SA_8730A(x) (((x) >> BIT_SHIFT_DDMACH3_SA_8730A) & BIT_MASK_DDMACH3_SA_8730A)
#define BIT_SET_DDMACH3_SA_8730A(x, v) (BIT_CLEAR_DDMACH3_SA_8730A(x) | BIT_DDMACH3_SA_8730A(v))

/* 2 REG_DDMA_CH3DA_8730A */

#define BIT_SHIFT_DDMACH3_DA_8730A 0
#define BIT_MASK_DDMACH3_DA_8730A 0xffffffffL
#define BIT_DDMACH3_DA_8730A(x) (((x) & BIT_MASK_DDMACH3_DA_8730A) << BIT_SHIFT_DDMACH3_DA_8730A)
#define BITS_DDMACH3_DA_8730A (BIT_MASK_DDMACH3_DA_8730A << BIT_SHIFT_DDMACH3_DA_8730A)
#define BIT_CLEAR_DDMACH3_DA_8730A(x) ((x) & (~BITS_DDMACH3_DA_8730A))
#define BIT_GET_DDMACH3_DA_8730A(x) (((x) >> BIT_SHIFT_DDMACH3_DA_8730A) & BIT_MASK_DDMACH3_DA_8730A)
#define BIT_SET_DDMACH3_DA_8730A(x, v) (BIT_CLEAR_DDMACH3_DA_8730A(x) | BIT_DDMACH3_DA_8730A(v))

/* 2 REG_DDMA_CH3CTRL_8730A */
#define BIT_DDMACH3_OWN_8730A BIT(31)
#define BIT_DDMACH3_IDMEM_ERR_8730A BIT(30)
#define BIT_DDMACH3_CHKSUM_EN_8730A BIT(29)
#define BIT_DDMACH3_DA_W_DISABLE_8730A BIT(28)
#define BIT_DDMACH3_CHKSUM_STS_8730A BIT(27)
#define BIT_DDMACH3_DDMA_MODE_8730A BIT(26)
#define BIT_DDMACH3_RESET_CHKSUM_STS_8730A BIT(25)
#define BIT_DDMACH3_CHKSUM_CONT_8730A BIT(24)

#define BIT_SHIFT_DDMACH3_DLEN_8730A 0
#define BIT_MASK_DDMACH3_DLEN_8730A 0x3ffff
#define BIT_DDMACH3_DLEN_8730A(x) (((x) & BIT_MASK_DDMACH3_DLEN_8730A) << BIT_SHIFT_DDMACH3_DLEN_8730A)
#define BITS_DDMACH3_DLEN_8730A (BIT_MASK_DDMACH3_DLEN_8730A << BIT_SHIFT_DDMACH3_DLEN_8730A)
#define BIT_CLEAR_DDMACH3_DLEN_8730A(x) ((x) & (~BITS_DDMACH3_DLEN_8730A))
#define BIT_GET_DDMACH3_DLEN_8730A(x) (((x) >> BIT_SHIFT_DDMACH3_DLEN_8730A) & BIT_MASK_DDMACH3_DLEN_8730A)
#define BIT_SET_DDMACH3_DLEN_8730A(x, v) (BIT_CLEAR_DDMACH3_DLEN_8730A(x) | BIT_DDMACH3_DLEN_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_DDMA_CH4SA_8730A */

#define BIT_SHIFT_DDMACH4_SA_8730A 0
#define BIT_MASK_DDMACH4_SA_8730A 0xffffffffL
#define BIT_DDMACH4_SA_8730A(x) (((x) & BIT_MASK_DDMACH4_SA_8730A) << BIT_SHIFT_DDMACH4_SA_8730A)
#define BITS_DDMACH4_SA_8730A (BIT_MASK_DDMACH4_SA_8730A << BIT_SHIFT_DDMACH4_SA_8730A)
#define BIT_CLEAR_DDMACH4_SA_8730A(x) ((x) & (~BITS_DDMACH4_SA_8730A))
#define BIT_GET_DDMACH4_SA_8730A(x) (((x) >> BIT_SHIFT_DDMACH4_SA_8730A) & BIT_MASK_DDMACH4_SA_8730A)
#define BIT_SET_DDMACH4_SA_8730A(x, v) (BIT_CLEAR_DDMACH4_SA_8730A(x) | BIT_DDMACH4_SA_8730A(v))

/* 2 REG_DDMA_CH4DA_8730A */

#define BIT_SHIFT_DDMACH4_DA_8730A 0
#define BIT_MASK_DDMACH4_DA_8730A 0xffffffffL
#define BIT_DDMACH4_DA_8730A(x) (((x) & BIT_MASK_DDMACH4_DA_8730A) << BIT_SHIFT_DDMACH4_DA_8730A)
#define BITS_DDMACH4_DA_8730A (BIT_MASK_DDMACH4_DA_8730A << BIT_SHIFT_DDMACH4_DA_8730A)
#define BIT_CLEAR_DDMACH4_DA_8730A(x) ((x) & (~BITS_DDMACH4_DA_8730A))
#define BIT_GET_DDMACH4_DA_8730A(x) (((x) >> BIT_SHIFT_DDMACH4_DA_8730A) & BIT_MASK_DDMACH4_DA_8730A)
#define BIT_SET_DDMACH4_DA_8730A(x, v) (BIT_CLEAR_DDMACH4_DA_8730A(x) | BIT_DDMACH4_DA_8730A(v))

/* 2 REG_DDMA_CH4CTRL_8730A */
#define BIT_DDMACH4_OWN_8730A BIT(31)
#define BIT_DDMACH4_IDMEM_ERR_8730A BIT(30)
#define BIT_DDMACH4_CHKSUM_EN_8730A BIT(29)
#define BIT_DDMACH4_DA_W_DISABLE_8730A BIT(28)
#define BIT_DDMACH4_CHKSUM_STS_8730A BIT(27)
#define BIT_DDMACH4_DDMA_MODE_8730A BIT(26)
#define BIT_DDMACH4_RESET_CHKSUM_STS_8730A BIT(25)
#define BIT_DDMACH4_CHKSUM_CONT_8730A BIT(24)

#define BIT_SHIFT_DDMACH4_DLEN_8730A 0
#define BIT_MASK_DDMACH4_DLEN_8730A 0x3ffff
#define BIT_DDMACH4_DLEN_8730A(x) (((x) & BIT_MASK_DDMACH4_DLEN_8730A) << BIT_SHIFT_DDMACH4_DLEN_8730A)
#define BITS_DDMACH4_DLEN_8730A (BIT_MASK_DDMACH4_DLEN_8730A << BIT_SHIFT_DDMACH4_DLEN_8730A)
#define BIT_CLEAR_DDMACH4_DLEN_8730A(x) ((x) & (~BITS_DDMACH4_DLEN_8730A))
#define BIT_GET_DDMACH4_DLEN_8730A(x) (((x) >> BIT_SHIFT_DDMACH4_DLEN_8730A) & BIT_MASK_DDMACH4_DLEN_8730A)
#define BIT_SET_DDMACH4_DLEN_8730A(x, v) (BIT_CLEAR_DDMACH4_DLEN_8730A(x) | BIT_DDMACH4_DLEN_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_DDMA_CH5SA_8730A */

#define BIT_SHIFT_DDMACH5_SA_8730A 0
#define BIT_MASK_DDMACH5_SA_8730A 0xffffffffL
#define BIT_DDMACH5_SA_8730A(x) (((x) & BIT_MASK_DDMACH5_SA_8730A) << BIT_SHIFT_DDMACH5_SA_8730A)
#define BITS_DDMACH5_SA_8730A (BIT_MASK_DDMACH5_SA_8730A << BIT_SHIFT_DDMACH5_SA_8730A)
#define BIT_CLEAR_DDMACH5_SA_8730A(x) ((x) & (~BITS_DDMACH5_SA_8730A))
#define BIT_GET_DDMACH5_SA_8730A(x) (((x) >> BIT_SHIFT_DDMACH5_SA_8730A) & BIT_MASK_DDMACH5_SA_8730A)
#define BIT_SET_DDMACH5_SA_8730A(x, v) (BIT_CLEAR_DDMACH5_SA_8730A(x) | BIT_DDMACH5_SA_8730A(v))

/* 2 REG_DDMA_CH5DA_8730A */

#define BIT_SHIFT_DDMACH5_DA_8730A 0
#define BIT_MASK_DDMACH5_DA_8730A 0xffffffffL
#define BIT_DDMACH5_DA_8730A(x) (((x) & BIT_MASK_DDMACH5_DA_8730A) << BIT_SHIFT_DDMACH5_DA_8730A)
#define BITS_DDMACH5_DA_8730A (BIT_MASK_DDMACH5_DA_8730A << BIT_SHIFT_DDMACH5_DA_8730A)
#define BIT_CLEAR_DDMACH5_DA_8730A(x) ((x) & (~BITS_DDMACH5_DA_8730A))
#define BIT_GET_DDMACH5_DA_8730A(x) (((x) >> BIT_SHIFT_DDMACH5_DA_8730A) & BIT_MASK_DDMACH5_DA_8730A)
#define BIT_SET_DDMACH5_DA_8730A(x, v) (BIT_CLEAR_DDMACH5_DA_8730A(x) | BIT_DDMACH5_DA_8730A(v))

/* 2 REG_DDMA_CH5CTRL_8730A */
#define BIT_DDMACH5_OWN_8730A BIT(31)
#define BIT_DDMACH5_IDMEM_ERR_8730A BIT(30)
#define BIT_DDMACH5_CHKSUM_EN_8730A BIT(29)
#define BIT_DDMACH5_DA_W_DISABLE_8730A BIT(28)
#define BIT_DDMACH5_CHKSUM_STS_8730A BIT(27)
#define BIT_DDMACH5_DDMA_MODE_8730A BIT(26)
#define BIT_DDMACH5_RESET_CHKSUM_STS_8730A BIT(25)
#define BIT_DDMACH5_CHKSUM_CONT_8730A BIT(24)

#define BIT_SHIFT_DDMACH5_DLEN_8730A 0
#define BIT_MASK_DDMACH5_DLEN_8730A 0x3ffff
#define BIT_DDMACH5_DLEN_8730A(x) (((x) & BIT_MASK_DDMACH5_DLEN_8730A) << BIT_SHIFT_DDMACH5_DLEN_8730A)
#define BITS_DDMACH5_DLEN_8730A (BIT_MASK_DDMACH5_DLEN_8730A << BIT_SHIFT_DDMACH5_DLEN_8730A)
#define BIT_CLEAR_DDMACH5_DLEN_8730A(x) ((x) & (~BITS_DDMACH5_DLEN_8730A))
#define BIT_GET_DDMACH5_DLEN_8730A(x) (((x) >> BIT_SHIFT_DDMACH5_DLEN_8730A) & BIT_MASK_DDMACH5_DLEN_8730A)
#define BIT_SET_DDMACH5_DLEN_8730A(x, v) (BIT_CLEAR_DDMACH5_DLEN_8730A(x) | BIT_DDMACH5_DLEN_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_DDMA_INT_MSK_8730A */
#define BIT_DDMACH5_MSK_8730A BIT(5)
#define BIT_DDMACH4_MSK_8730A BIT(4)
#define BIT_DDMACH3_MSK_8730A BIT(3)
#define BIT_DDMACH2_MSK_8730A BIT(2)
#define BIT_DDMACH1_MSK_8730A BIT(1)
#define BIT_DDMACH0_MSK_8730A BIT(0)

/* 2 REG_DDMA_INT_STS_8730A */
#define BIT_DDMACH5_DDMA_DONE_8730A BIT(5)
#define BIT_DDMACH4_DDMA_DONE_8730A BIT(4)
#define BIT_DDMACH3_DDMA_DONE_8730A BIT(3)
#define BIT_DDMACH2_DDMA_DONE_8730A BIT(2)
#define BIT_DDMACH1_DDMA_DONE_8730A BIT(1)
#define BIT_DDMACH0_DDMA_DONE_8730A BIT(0)

/* 2 REG_DDMA_CHSTATUS_8730A */
#define BIT_DDMACH5_REQ_8730A BIT(5)
#define BIT_DDMACH4_REQ_8730A BIT(4)
#define BIT_DDMACH3_REQ_8730A BIT(3)
#define BIT_DDMACH2_REQ_8730A BIT(2)
#define BIT_DDMACH1_REQ_8730A BIT(1)
#define BIT_DDMACH0_REQ_8730A BIT(0)

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_DDMA_CHKSUM_8730A */

#define BIT_SHIFT_DDMA_DST_CS_8730A 22
#define BIT_MASK_DDMA_DST_CS_8730A 0x3
#define BIT_DDMA_DST_CS_8730A(x) (((x) & BIT_MASK_DDMA_DST_CS_8730A) << BIT_SHIFT_DDMA_DST_CS_8730A)
#define BITS_DDMA_DST_CS_8730A (BIT_MASK_DDMA_DST_CS_8730A << BIT_SHIFT_DDMA_DST_CS_8730A)
#define BIT_CLEAR_DDMA_DST_CS_8730A(x) ((x) & (~BITS_DDMA_DST_CS_8730A))
#define BIT_GET_DDMA_DST_CS_8730A(x) (((x) >> BIT_SHIFT_DDMA_DST_CS_8730A) & BIT_MASK_DDMA_DST_CS_8730A)
#define BIT_SET_DDMA_DST_CS_8730A(x, v) (BIT_CLEAR_DDMA_DST_CS_8730A(x) | BIT_DDMA_DST_CS_8730A(v))

#define BIT_SHIFT_DDMA_SRC_CS_8730A 20
#define BIT_MASK_DDMA_SRC_CS_8730A 0x3
#define BIT_DDMA_SRC_CS_8730A(x) (((x) & BIT_MASK_DDMA_SRC_CS_8730A) << BIT_SHIFT_DDMA_SRC_CS_8730A)
#define BITS_DDMA_SRC_CS_8730A (BIT_MASK_DDMA_SRC_CS_8730A << BIT_SHIFT_DDMA_SRC_CS_8730A)
#define BIT_CLEAR_DDMA_SRC_CS_8730A(x) ((x) & (~BITS_DDMA_SRC_CS_8730A))
#define BIT_GET_DDMA_SRC_CS_8730A(x) (((x) >> BIT_SHIFT_DDMA_SRC_CS_8730A) & BIT_MASK_DDMA_SRC_CS_8730A)
#define BIT_SET_DDMA_SRC_CS_8730A(x, v) (BIT_CLEAR_DDMA_SRC_CS_8730A(x) | BIT_DDMA_SRC_CS_8730A(v))

#define BIT_SHIFT_DDMA_ARB_CS_8730A 16
#define BIT_MASK_DDMA_ARB_CS_8730A 0xf
#define BIT_DDMA_ARB_CS_8730A(x) (((x) & BIT_MASK_DDMA_ARB_CS_8730A) << BIT_SHIFT_DDMA_ARB_CS_8730A)
#define BITS_DDMA_ARB_CS_8730A (BIT_MASK_DDMA_ARB_CS_8730A << BIT_SHIFT_DDMA_ARB_CS_8730A)
#define BIT_CLEAR_DDMA_ARB_CS_8730A(x) ((x) & (~BITS_DDMA_ARB_CS_8730A))
#define BIT_GET_DDMA_ARB_CS_8730A(x) (((x) >> BIT_SHIFT_DDMA_ARB_CS_8730A) & BIT_MASK_DDMA_ARB_CS_8730A)
#define BIT_SET_DDMA_ARB_CS_8730A(x, v) (BIT_CLEAR_DDMA_ARB_CS_8730A(x) | BIT_DDMA_ARB_CS_8730A(v))

#define BIT_SHIFT_IDDMA0_CHKSUM_8730A 0
#define BIT_MASK_IDDMA0_CHKSUM_8730A 0xffff
#define BIT_IDDMA0_CHKSUM_8730A(x) (((x) & BIT_MASK_IDDMA0_CHKSUM_8730A) << BIT_SHIFT_IDDMA0_CHKSUM_8730A)
#define BITS_IDDMA0_CHKSUM_8730A (BIT_MASK_IDDMA0_CHKSUM_8730A << BIT_SHIFT_IDDMA0_CHKSUM_8730A)
#define BIT_CLEAR_IDDMA0_CHKSUM_8730A(x) ((x) & (~BITS_IDDMA0_CHKSUM_8730A))
#define BIT_GET_IDDMA0_CHKSUM_8730A(x) (((x) >> BIT_SHIFT_IDDMA0_CHKSUM_8730A) & BIT_MASK_IDDMA0_CHKSUM_8730A)
#define BIT_SET_IDDMA0_CHKSUM_8730A(x, v) (BIT_CLEAR_IDDMA0_CHKSUM_8730A(x) | BIT_IDDMA0_CHKSUM_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_DDMA_MONITOR_8730A */
#define BIT_IDDMA0_PERMU_UNDERFLOW_8730A BIT(14)
#define BIT_IDDMA0_FIFO_UNDERFLOW_8730A BIT(13)
#define BIT_IDDMA0_FIFO_OVERFLOW_8730A BIT(12)
#define BIT_CH5_ERR_8730A BIT(5)
#define BIT_CH4_ERR_8730A BIT(4)
#define BIT_CH3_ERR_8730A BIT(3)
#define BIT_CH2_ERR_8730A BIT(2)
#define BIT_CH1_ERR_8730A BIT(1)
#define BIT_CH0_ERR_8730A BIT(0)

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_CR_8730A	-MAC TOP FUNCTION ENABLE */
#define BIT_DMACLBK_8730A BIT(28)
#define BIT_NO_TBUF_8730A BIT(27)
#define BIT_DMALBK_8730A BIT(26)
#define BIT_NO_TXPHY_8730A BIT(25)
#define BIT_DIGLBK_8730A BIT(24)

#define BIT_SHIFT_NETYPE1_8730A 18
#define BIT_MASK_NETYPE1_8730A 0x3
#define BIT_NETYPE1_8730A(x) (((x) & BIT_MASK_NETYPE1_8730A) << BIT_SHIFT_NETYPE1_8730A)
#define BITS_NETYPE1_8730A (BIT_MASK_NETYPE1_8730A << BIT_SHIFT_NETYPE1_8730A)
#define BIT_CLEAR_NETYPE1_8730A(x) ((x) & (~BITS_NETYPE1_8730A))
#define BIT_GET_NETYPE1_8730A(x) (((x) >> BIT_SHIFT_NETYPE1_8730A) & BIT_MASK_NETYPE1_8730A)
#define BIT_SET_NETYPE1_8730A(x, v) (BIT_CLEAR_NETYPE1_8730A(x) | BIT_NETYPE1_8730A(v))

#define BIT_SHIFT_NETYPE0_8730A 16
#define BIT_MASK_NETYPE0_8730A 0x3
#define BIT_NETYPE0_8730A(x) (((x) & BIT_MASK_NETYPE0_8730A) << BIT_SHIFT_NETYPE0_8730A)
#define BITS_NETYPE0_8730A (BIT_MASK_NETYPE0_8730A << BIT_SHIFT_NETYPE0_8730A)
#define BIT_CLEAR_NETYPE0_8730A(x) ((x) & (~BITS_NETYPE0_8730A))
#define BIT_GET_NETYPE0_8730A(x) (((x) >> BIT_SHIFT_NETYPE0_8730A) & BIT_MASK_NETYPE0_8730A)
#define BIT_SET_NETYPE0_8730A(x, v) (BIT_CLEAR_NETYPE0_8730A(x) | BIT_NETYPE0_8730A(v))

#define BIT_I2C_MAILBOX_EN_8730A BIT(12)
#define BIT_MAC_SEC_EN_8730A BIT(9)
#define BIT_ENSWBCN_8730A BIT(8)
#define BIT_MACRXEN_8730A BIT(7)
#define BIT_MACTXEN_8730A BIT(6)
#define BIT_SCHEDULE_EN_8730A BIT(5)
#define BIT_PROTOCOL_EN_8730A BIT(4)
#define BIT_RXDMA_EN_8730A BIT(3)
#define BIT_TXDMA_EN_8730A BIT(2)
#define BIT_HCI_RXDMA_EN_8730A BIT(1)
#define BIT_HCI_TXDMA_EN_8730A BIT(0)

/* 2 REG_PG_SIZE_8730A */

/* 2 REG_TSF_CLK_STATE_8730A	-BEACON TIME RESET VALUE */
#define BIT_CLK_TSF_IS32K_8730A BIT(15)

/* 2 REG_TXDMA_PQ_MAP_8730A	-RX DMA FUCTION ENABLE */

#define BIT_SHIFT_TXDMA_CMQ_MAP_8730A 16
#define BIT_MASK_TXDMA_CMQ_MAP_8730A 0x3
#define BIT_TXDMA_CMQ_MAP_8730A(x) (((x) & BIT_MASK_TXDMA_CMQ_MAP_8730A) << BIT_SHIFT_TXDMA_CMQ_MAP_8730A)
#define BITS_TXDMA_CMQ_MAP_8730A (BIT_MASK_TXDMA_CMQ_MAP_8730A << BIT_SHIFT_TXDMA_CMQ_MAP_8730A)
#define BIT_CLEAR_TXDMA_CMQ_MAP_8730A(x) ((x) & (~BITS_TXDMA_CMQ_MAP_8730A))
#define BIT_GET_TXDMA_CMQ_MAP_8730A(x) (((x) >> BIT_SHIFT_TXDMA_CMQ_MAP_8730A) & BIT_MASK_TXDMA_CMQ_MAP_8730A)
#define BIT_SET_TXDMA_CMQ_MAP_8730A(x, v) (BIT_CLEAR_TXDMA_CMQ_MAP_8730A(x) | BIT_TXDMA_CMQ_MAP_8730A(v))

#define BIT_SHIFT_TXDMA_HIQ_MAP_8730A 14
#define BIT_MASK_TXDMA_HIQ_MAP_8730A 0x3
#define BIT_TXDMA_HIQ_MAP_8730A(x) (((x) & BIT_MASK_TXDMA_HIQ_MAP_8730A) << BIT_SHIFT_TXDMA_HIQ_MAP_8730A)
#define BITS_TXDMA_HIQ_MAP_8730A (BIT_MASK_TXDMA_HIQ_MAP_8730A << BIT_SHIFT_TXDMA_HIQ_MAP_8730A)
#define BIT_CLEAR_TXDMA_HIQ_MAP_8730A(x) ((x) & (~BITS_TXDMA_HIQ_MAP_8730A))
#define BIT_GET_TXDMA_HIQ_MAP_8730A(x) (((x) >> BIT_SHIFT_TXDMA_HIQ_MAP_8730A) & BIT_MASK_TXDMA_HIQ_MAP_8730A)
#define BIT_SET_TXDMA_HIQ_MAP_8730A(x, v) (BIT_CLEAR_TXDMA_HIQ_MAP_8730A(x) | BIT_TXDMA_HIQ_MAP_8730A(v))

#define BIT_SHIFT_TXDMA_MGQ_MAP_8730A 12
#define BIT_MASK_TXDMA_MGQ_MAP_8730A 0x3
#define BIT_TXDMA_MGQ_MAP_8730A(x) (((x) & BIT_MASK_TXDMA_MGQ_MAP_8730A) << BIT_SHIFT_TXDMA_MGQ_MAP_8730A)
#define BITS_TXDMA_MGQ_MAP_8730A (BIT_MASK_TXDMA_MGQ_MAP_8730A << BIT_SHIFT_TXDMA_MGQ_MAP_8730A)
#define BIT_CLEAR_TXDMA_MGQ_MAP_8730A(x) ((x) & (~BITS_TXDMA_MGQ_MAP_8730A))
#define BIT_GET_TXDMA_MGQ_MAP_8730A(x) (((x) >> BIT_SHIFT_TXDMA_MGQ_MAP_8730A) & BIT_MASK_TXDMA_MGQ_MAP_8730A)
#define BIT_SET_TXDMA_MGQ_MAP_8730A(x, v) (BIT_CLEAR_TXDMA_MGQ_MAP_8730A(x) | BIT_TXDMA_MGQ_MAP_8730A(v))

#define BIT_SHIFT_TXDMA_BKQ_MAP_8730A 10
#define BIT_MASK_TXDMA_BKQ_MAP_8730A 0x3
#define BIT_TXDMA_BKQ_MAP_8730A(x) (((x) & BIT_MASK_TXDMA_BKQ_MAP_8730A) << BIT_SHIFT_TXDMA_BKQ_MAP_8730A)
#define BITS_TXDMA_BKQ_MAP_8730A (BIT_MASK_TXDMA_BKQ_MAP_8730A << BIT_SHIFT_TXDMA_BKQ_MAP_8730A)
#define BIT_CLEAR_TXDMA_BKQ_MAP_8730A(x) ((x) & (~BITS_TXDMA_BKQ_MAP_8730A))
#define BIT_GET_TXDMA_BKQ_MAP_8730A(x) (((x) >> BIT_SHIFT_TXDMA_BKQ_MAP_8730A) & BIT_MASK_TXDMA_BKQ_MAP_8730A)
#define BIT_SET_TXDMA_BKQ_MAP_8730A(x, v) (BIT_CLEAR_TXDMA_BKQ_MAP_8730A(x) | BIT_TXDMA_BKQ_MAP_8730A(v))

#define BIT_SHIFT_TXDMA_BEQ_MAP_8730A 8
#define BIT_MASK_TXDMA_BEQ_MAP_8730A 0x3
#define BIT_TXDMA_BEQ_MAP_8730A(x) (((x) & BIT_MASK_TXDMA_BEQ_MAP_8730A) << BIT_SHIFT_TXDMA_BEQ_MAP_8730A)
#define BITS_TXDMA_BEQ_MAP_8730A (BIT_MASK_TXDMA_BEQ_MAP_8730A << BIT_SHIFT_TXDMA_BEQ_MAP_8730A)
#define BIT_CLEAR_TXDMA_BEQ_MAP_8730A(x) ((x) & (~BITS_TXDMA_BEQ_MAP_8730A))
#define BIT_GET_TXDMA_BEQ_MAP_8730A(x) (((x) >> BIT_SHIFT_TXDMA_BEQ_MAP_8730A) & BIT_MASK_TXDMA_BEQ_MAP_8730A)
#define BIT_SET_TXDMA_BEQ_MAP_8730A(x, v) (BIT_CLEAR_TXDMA_BEQ_MAP_8730A(x) | BIT_TXDMA_BEQ_MAP_8730A(v))

#define BIT_SHIFT_TXDMA_VIQ_MAP_8730A 6
#define BIT_MASK_TXDMA_VIQ_MAP_8730A 0x3
#define BIT_TXDMA_VIQ_MAP_8730A(x) (((x) & BIT_MASK_TXDMA_VIQ_MAP_8730A) << BIT_SHIFT_TXDMA_VIQ_MAP_8730A)
#define BITS_TXDMA_VIQ_MAP_8730A (BIT_MASK_TXDMA_VIQ_MAP_8730A << BIT_SHIFT_TXDMA_VIQ_MAP_8730A)
#define BIT_CLEAR_TXDMA_VIQ_MAP_8730A(x) ((x) & (~BITS_TXDMA_VIQ_MAP_8730A))
#define BIT_GET_TXDMA_VIQ_MAP_8730A(x) (((x) >> BIT_SHIFT_TXDMA_VIQ_MAP_8730A) & BIT_MASK_TXDMA_VIQ_MAP_8730A)
#define BIT_SET_TXDMA_VIQ_MAP_8730A(x, v) (BIT_CLEAR_TXDMA_VIQ_MAP_8730A(x) | BIT_TXDMA_VIQ_MAP_8730A(v))

#define BIT_SHIFT_TXDMA_VOQ_MAP_8730A 4
#define BIT_MASK_TXDMA_VOQ_MAP_8730A 0x3
#define BIT_TXDMA_VOQ_MAP_8730A(x) (((x) & BIT_MASK_TXDMA_VOQ_MAP_8730A) << BIT_SHIFT_TXDMA_VOQ_MAP_8730A)
#define BITS_TXDMA_VOQ_MAP_8730A (BIT_MASK_TXDMA_VOQ_MAP_8730A << BIT_SHIFT_TXDMA_VOQ_MAP_8730A)
#define BIT_CLEAR_TXDMA_VOQ_MAP_8730A(x) ((x) & (~BITS_TXDMA_VOQ_MAP_8730A))
#define BIT_GET_TXDMA_VOQ_MAP_8730A(x) (((x) >> BIT_SHIFT_TXDMA_VOQ_MAP_8730A) & BIT_MASK_TXDMA_VOQ_MAP_8730A)
#define BIT_SET_TXDMA_VOQ_MAP_8730A(x, v) (BIT_CLEAR_TXDMA_VOQ_MAP_8730A(x) | BIT_TXDMA_VOQ_MAP_8730A(v))

#define BIT_RXDMA_AGG_EN_8730A BIT(2)
#define BIT_ENSHFT_8730A BIT(1)
#define BIT_RXDMA_BW_EN_8730A BIT(0)

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_TRXFF_BNDY_8730A	-FIFO BOUNDARY CONTROL REGISTER */

#define BIT_SHIFT_RXPKT0ENDADDR_8730A 16
#define BIT_MASK_RXPKT0ENDADDR_8730A 0xffff
#define BIT_RXPKT0ENDADDR_8730A(x) (((x) & BIT_MASK_RXPKT0ENDADDR_8730A) << BIT_SHIFT_RXPKT0ENDADDR_8730A)
#define BITS_RXPKT0ENDADDR_8730A (BIT_MASK_RXPKT0ENDADDR_8730A << BIT_SHIFT_RXPKT0ENDADDR_8730A)
#define BIT_CLEAR_RXPKT0ENDADDR_8730A(x) ((x) & (~BITS_RXPKT0ENDADDR_8730A))
#define BIT_GET_RXPKT0ENDADDR_8730A(x) (((x) >> BIT_SHIFT_RXPKT0ENDADDR_8730A) & BIT_MASK_RXPKT0ENDADDR_8730A)
#define BIT_SET_RXPKT0ENDADDR_8730A(x, v) (BIT_CLEAR_RXPKT0ENDADDR_8730A(x) | BIT_RXPKT0ENDADDR_8730A(v))

#define BIT_SHIFT_RXFFOVFL_RSV_8730A 8
#define BIT_MASK_RXFFOVFL_RSV_8730A 0xf
#define BIT_RXFFOVFL_RSV_8730A(x) (((x) & BIT_MASK_RXFFOVFL_RSV_8730A) << BIT_SHIFT_RXFFOVFL_RSV_8730A)
#define BITS_RXFFOVFL_RSV_8730A (BIT_MASK_RXFFOVFL_RSV_8730A << BIT_SHIFT_RXFFOVFL_RSV_8730A)
#define BIT_CLEAR_RXFFOVFL_RSV_8730A(x) ((x) & (~BITS_RXFFOVFL_RSV_8730A))
#define BIT_GET_RXFFOVFL_RSV_8730A(x) (((x) >> BIT_SHIFT_RXFFOVFL_RSV_8730A) & BIT_MASK_RXFFOVFL_RSV_8730A)
#define BIT_SET_RXFFOVFL_RSV_8730A(x, v) (BIT_CLEAR_RXFFOVFL_RSV_8730A(x) | BIT_RXFFOVFL_RSV_8730A(v))

#define BIT_SHIFT_TXPKT_PGBNDY_8730A 0
#define BIT_MASK_TXPKT_PGBNDY_8730A 0xff
#define BIT_TXPKT_PGBNDY_8730A(x) (((x) & BIT_MASK_TXPKT_PGBNDY_8730A) << BIT_SHIFT_TXPKT_PGBNDY_8730A)
#define BITS_TXPKT_PGBNDY_8730A (BIT_MASK_TXPKT_PGBNDY_8730A << BIT_SHIFT_TXPKT_PGBNDY_8730A)
#define BIT_CLEAR_TXPKT_PGBNDY_8730A(x) ((x) & (~BITS_TXPKT_PGBNDY_8730A))
#define BIT_GET_TXPKT_PGBNDY_8730A(x) (((x) >> BIT_SHIFT_TXPKT_PGBNDY_8730A) & BIT_MASK_TXPKT_PGBNDY_8730A)
#define BIT_SET_TXPKT_PGBNDY_8730A(x, v) (BIT_CLEAR_TXPKT_PGBNDY_8730A(x) | BIT_TXPKT_PGBNDY_8730A(v))

/* 2 REG_PTA_I2C_MBOX_8730A	-STATUS REGISTER-FIFO STATUS */

#define BIT_SHIFT_I2C_M_STATUS_8730A 8
#define BIT_MASK_I2C_M_STATUS_8730A 0xf
#define BIT_I2C_M_STATUS_8730A(x) (((x) & BIT_MASK_I2C_M_STATUS_8730A) << BIT_SHIFT_I2C_M_STATUS_8730A)
#define BITS_I2C_M_STATUS_8730A (BIT_MASK_I2C_M_STATUS_8730A << BIT_SHIFT_I2C_M_STATUS_8730A)
#define BIT_CLEAR_I2C_M_STATUS_8730A(x) ((x) & (~BITS_I2C_M_STATUS_8730A))
#define BIT_GET_I2C_M_STATUS_8730A(x) (((x) >> BIT_SHIFT_I2C_M_STATUS_8730A) & BIT_MASK_I2C_M_STATUS_8730A)
#define BIT_SET_I2C_M_STATUS_8730A(x, v) (BIT_CLEAR_I2C_M_STATUS_8730A(x) | BIT_I2C_M_STATUS_8730A(v))

#define BIT_SHIFT_I2C_M_BUS_GNT_FW_8730A 4
#define BIT_MASK_I2C_M_BUS_GNT_FW_8730A 0x7
#define BIT_I2C_M_BUS_GNT_FW_8730A(x) (((x) & BIT_MASK_I2C_M_BUS_GNT_FW_8730A) << BIT_SHIFT_I2C_M_BUS_GNT_FW_8730A)
#define BITS_I2C_M_BUS_GNT_FW_8730A (BIT_MASK_I2C_M_BUS_GNT_FW_8730A << BIT_SHIFT_I2C_M_BUS_GNT_FW_8730A)
#define BIT_CLEAR_I2C_M_BUS_GNT_FW_8730A(x) ((x) & (~BITS_I2C_M_BUS_GNT_FW_8730A))
#define BIT_GET_I2C_M_BUS_GNT_FW_8730A(x) (((x) >> BIT_SHIFT_I2C_M_BUS_GNT_FW_8730A) & BIT_MASK_I2C_M_BUS_GNT_FW_8730A)
#define BIT_SET_I2C_M_BUS_GNT_FW_8730A(x, v) (BIT_CLEAR_I2C_M_BUS_GNT_FW_8730A(x) | BIT_I2C_M_BUS_GNT_FW_8730A(v))

#define BIT_I2C_GNT_FW_8730A BIT(3)

#define BIT_SHIFT_I2C_M_SPEED_8730A 1
#define BIT_MASK_I2C_M_SPEED_8730A 0x3
#define BIT_I2C_M_SPEED_8730A(x) (((x) & BIT_MASK_I2C_M_SPEED_8730A) << BIT_SHIFT_I2C_M_SPEED_8730A)
#define BITS_I2C_M_SPEED_8730A (BIT_MASK_I2C_M_SPEED_8730A << BIT_SHIFT_I2C_M_SPEED_8730A)
#define BIT_CLEAR_I2C_M_SPEED_8730A(x) ((x) & (~BITS_I2C_M_SPEED_8730A))
#define BIT_GET_I2C_M_SPEED_8730A(x) (((x) >> BIT_SHIFT_I2C_M_SPEED_8730A) & BIT_MASK_I2C_M_SPEED_8730A)
#define BIT_SET_I2C_M_SPEED_8730A(x, v) (BIT_CLEAR_I2C_M_SPEED_8730A(x) | BIT_I2C_M_SPEED_8730A(v))

#define BIT_I2C_M_UNLOCK_8730A BIT(0)

/* 2 REG_RXFF_PTR_8730A	-RX	FIFO READ/WRITE POINTER */

#define BIT_SHIFT_RXFF0_RDPTR_8730A 16
#define BIT_MASK_RXFF0_RDPTR_8730A 0xffff
#define BIT_RXFF0_RDPTR_8730A(x) (((x) & BIT_MASK_RXFF0_RDPTR_8730A) << BIT_SHIFT_RXFF0_RDPTR_8730A)
#define BITS_RXFF0_RDPTR_8730A (BIT_MASK_RXFF0_RDPTR_8730A << BIT_SHIFT_RXFF0_RDPTR_8730A)
#define BIT_CLEAR_RXFF0_RDPTR_8730A(x) ((x) & (~BITS_RXFF0_RDPTR_8730A))
#define BIT_GET_RXFF0_RDPTR_8730A(x) (((x) >> BIT_SHIFT_RXFF0_RDPTR_8730A) & BIT_MASK_RXFF0_RDPTR_8730A)
#define BIT_SET_RXFF0_RDPTR_8730A(x, v) (BIT_CLEAR_RXFF0_RDPTR_8730A(x) | BIT_RXFF0_RDPTR_8730A(v))

#define BIT_SHIFT_RXFF0_WTPTR_8730A 0
#define BIT_MASK_RXFF0_WTPTR_8730A 0xffff
#define BIT_RXFF0_WTPTR_8730A(x) (((x) & BIT_MASK_RXFF0_WTPTR_8730A) << BIT_SHIFT_RXFF0_WTPTR_8730A)
#define BITS_RXFF0_WTPTR_8730A (BIT_MASK_RXFF0_WTPTR_8730A << BIT_SHIFT_RXFF0_WTPTR_8730A)
#define BIT_CLEAR_RXFF0_WTPTR_8730A(x) ((x) & (~BITS_RXFF0_WTPTR_8730A))
#define BIT_GET_RXFF0_WTPTR_8730A(x) (((x) >> BIT_SHIFT_RXFF0_WTPTR_8730A) & BIT_MASK_RXFF0_WTPTR_8730A)
#define BIT_SET_RXFF0_WTPTR_8730A(x, v) (BIT_CLEAR_RXFF0_WTPTR_8730A(x) | BIT_RXFF0_WTPTR_8730A(v))

/* 2 REG_FE1IMR_8730A */
#define BIT_FS_NOT_BEACON_INT_EN_8730A BIT(31)
#define BIT_FS_BB_STOP_RX_INT_EN_EN_8730A BIT(29)
#define BIT_FS_RXPLCP_CHKOK_INT_EN_EN_8730A BIT(27)
#define BIT_FS_RX_BCN_P1_INT_EN_EN_8730A BIT(22)
#define BIT_FS_RX_BCN_P0_INT_EN_8730A BIT(21)
#define BIT_FS_RX_UMD0_INT_EN_8730A BIT(20)
#define BIT_FS_RX_UMD1_INT_EN_8730A BIT(19)
#define BIT_FS_RX_BMD0_INT_EN_8730A BIT(18)
#define BIT_FS_RX_BMD1_INT_EN_8730A BIT(17)
#define BIT_FS_RXDONE0_INT_EN_8730A BIT(16)
#define BIT_FS_WWLAN_INT_EN_8730A BIT(15)
#define BIT_FS_SOUND_DONE_INT_EN_8730A BIT(14)
#define BIT_FS_LP_STBY_INT_EN_8730A BIT(13)
#define BIT_FS_BF1_PRETO_INT_EN_8730A BIT(11)
#define BIT_FS_BF0_PRETO_INT_EN_8730A BIT(10)
#define BIT_FS_PTCL_RELEASE_MACID_INT_EN_8730A BIT(9)
#define BIT_FS_PRETXERR_HANDLE_FSISR_INT_EN_8730A BIT(8)
#define BIT_FS_WLACTOFF_INT_EN_8730A BIT(5)
#define BIT_FS_WLACTON_INT_EN_8730A BIT(4)
#define BIT_FS_BTCMD_INT_EN_8730A BIT(3)
#define BIT_FS_REG_MAILBOX_TO_I2C_INT_EN_8730A BIT(2)
#define BIT_FS_TRPC_TO_INT_EN_8730A BIT(1)
#define BIT_FS_RPC_O_T_INT_EN_8730A BIT(0)

/* 2 REG_FE1ISR_8730A	-FIRMWARE EXTEND INTERRUPT STATUS REGISTER */
#define BIT_NOT_BEACON_INT_8730A BIT(31)
#define BIT_FS_BB_STOP_RX_INT_8730A BIT(29)
#define BIT_FS_RXPLCP_CHKOK_INT_8730A BIT(27)
#define BIT_FS_RX_BCN_P1_INT_8730A BIT(22)
#define BIT_FS_RX_BCN_P0_INT_8730A BIT(21)
#define BIT_FS_RX_UMD0_INT_8730A BIT(20)
#define BIT_FS_RX_UMD1_INT_8730A BIT(19)
#define BIT_FS_RX_BMD0_INT_8730A BIT(18)
#define BIT_FS_RX_BMD1_INT_8730A BIT(17)
#define BIT_FS_RXDONE0_INT_8730A BIT(16)
#define BIT_FS_WWLAN_INT_8730A BIT(15)
#define BIT_FS_SOUND_DONE_INT_8730A BIT(14)
#define BIT_FS_LP_STBY_INT_8730A BIT(13)
#define BIT_FS_BF1_PRETO_INT_8730A BIT(11)
#define BIT_FS_BF0_PRETO_INT_8730A BIT(10)
#define BIT_FS_PTCL_RELEASE_MACID_INT_8730A BIT(9)
#define BIT_FS_PRETXERR_HANDLE_FSISR_INT_8730A BIT(8)
#define BIT_FS_WLACTOFF_INT_8730A BIT(5)
#define BIT_FS_WLACTON_INT_8730A BIT(4)
#define BIT_FS_BTCMD_INT_8730A BIT(3)
#define BIT_FS_REG_MAILBOX_TO_I2C_INT_8730A BIT(2)
#define BIT_FS_TRPC_TO_INT_8730A BIT(1)
#define BIT_FS_RPC_O_T_INT_8730A BIT(0)

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_CPWM_8730A */
#define BIT_CPWM_TOGGLING_8730A BIT(31)

#define BIT_SHIFT_CPWM_MOD_8730A 24
#define BIT_MASK_CPWM_MOD_8730A 0x7f
#define BIT_CPWM_MOD_8730A(x) (((x) & BIT_MASK_CPWM_MOD_8730A) << BIT_SHIFT_CPWM_MOD_8730A)
#define BITS_CPWM_MOD_8730A (BIT_MASK_CPWM_MOD_8730A << BIT_SHIFT_CPWM_MOD_8730A)
#define BIT_CLEAR_CPWM_MOD_8730A(x) ((x) & (~BITS_CPWM_MOD_8730A))
#define BIT_GET_CPWM_MOD_8730A(x) (((x) >> BIT_SHIFT_CPWM_MOD_8730A) & BIT_MASK_CPWM_MOD_8730A)
#define BIT_SET_CPWM_MOD_8730A(x, v) (BIT_CLEAR_CPWM_MOD_8730A(x) | BIT_CPWM_MOD_8730A(v))

/* 2 REG_FWIMR_8730A	-FIRMWARE INTERRUPT MASK REGISTER */
#define BIT_FS_TXBCNOK_MB7_INT_EN_8730A BIT(31)
#define BIT_FS_TXBCNOK_MB6_INT_EN_8730A BIT(30)
#define BIT_FS_TXBCNOK_MB5_INT_EN_8730A BIT(29)
#define BIT_FS_TXBCNOK_MB4_INT_EN_8730A BIT(28)
#define BIT_FS_TXBCNOK_MB3_INT_EN_8730A BIT(27)
#define BIT_FS_TXBCNOK_MB2_INT_EN_8730A BIT(26)
#define BIT_FS_TXBCNOK_MB1_INT_EN_8730A BIT(25)
#define BIT_FS_TXBCNOK_MB0_INT_EN_8730A BIT(24)
#define BIT_FS_TXBCNERR_MB7_INT_EN_8730A BIT(23)
#define BIT_FS_TXBCNERR_MB6_INT_EN_8730A BIT(22)
#define BIT_FS_TXBCNERR_MB5_INT_EN_8730A BIT(21)
#define BIT_FS_TXBCNERR_MB4_INT_EN_8730A BIT(20)
#define BIT_FS_TXBCNERR_MB3_INT_EN_8730A BIT(19)
#define BIT_FS_TXBCNERR_MB2_INT_EN_8730A BIT(18)
#define BIT_FS_TXBCNERR_MB1_INT_EN_8730A BIT(17)
#define BIT_FS_TXBCNERR_MB0_INT_EN_8730A BIT(16)
#define BIT_FS_CPUMGN_POLLED_PKT_DONE_INT_EN_8730A BIT(15)
#define BIT_FS_MGNTQ_FF_RELEASE_INT_EN_8730A BIT(13)
#define BIT_FS_CPUMGQ_ERR_INT_EN_8730A BIT(11)
#define BIT_FS_HIOE_INT_EN_8730A BIT(10)
#define BIT_FS_DDMA0_LP_INT_EN_8730A BIT(9)
#define BIT_FS_DDMA0_HP_INT_EN_8730A BIT(8)
#define BIT_FS_TXRPT_INT_EN_8730A BIT(7)
#define BIT_FS_C2H_W_READY_INT_EN_8730A BIT(6)
#define BIT_FS_HRCV_INT_EN_8730A BIT(5)
#define BIT_FS_H2CCMD_INT_EN_8730A BIT(4)
#define BIT_FS_ERRORHDL_INT_EN_8730A BIT(2)
#define BIT_FS_TXCCX_INT_EN_8730A BIT(1)
#define BIT_FS_PTCL_HANDLE_OK_INT_EN_8730A BIT(0)

/* 2 REG_FWISR_8730A	-FIRMWARE INTERRUPT STATUS REGISTER */
#define BIT_FS_TXBCNOK_MB7_INT_8730A BIT(31)
#define BIT_FS_TXBCNOK_MB6_INT_8730A BIT(30)
#define BIT_FS_TXBCNOK_MB5_INT_8730A BIT(29)
#define BIT_FS_TXBCNOK_MB4_INT_8730A BIT(28)
#define BIT_FS_TXBCNOK_MB3_INT_8730A BIT(27)
#define BIT_FS_TXBCNOK_MB2_INT_8730A BIT(26)
#define BIT_FS_TXBCNOK_MB1_INT_8730A BIT(25)
#define BIT_FS_TXBCNOK_MB0_INT_8730A BIT(24)
#define BIT_FS_TXBCNERR_MB7_INT_8730A BIT(23)
#define BIT_FS_TXBCNERR_MB6_INT_8730A BIT(22)
#define BIT_FS_TXBCNERR_MB5_INT_8730A BIT(21)
#define BIT_FS_TXBCNERR_MB4_INT_8730A BIT(20)
#define BIT_FS_TXBCNERR_MB3_INT_8730A BIT(19)
#define BIT_FS_TXBCNERR_MB2_INT_8730A BIT(18)
#define BIT_FS_TXBCNERR_MB1_INT_8730A BIT(17)
#define BIT_FS_TXBCNERR_MB0_INT_8730A BIT(16)
#define BIT_FS_CPUMGN_POLLED_PKT_DONE_INT_8730A BIT(15)
#define BIT_FS_MGNTQ_FF_RELEASE_INT_8730A BIT(13)
#define BIT_FS_CPUMGQ_ERR_INT_8730A BIT(11)
#define BIT_FS_HIOE_INT_8730A BIT(10)
#define BIT_FS_DDMA0_LP_INT_8730A BIT(9)
#define BIT_FS_DDMA0_HP_INT_8730A BIT(8)
#define BIT_FS_TXRPT_INT_8730A BIT(7)
#define BIT_FS_C2H_W_READY_INT_8730A BIT(6)
#define BIT_FS_HRCV_INT_8730A BIT(5)
#define BIT_FS_H2CCMD_INT_8730A BIT(4)
#define BIT_FS_ERRORHDL_INT_8730A BIT(2)
#define BIT_FS_TXCCX_INT_8730A BIT(1)
#define BIT_FS_PTCL_HANDLE_OK_INT_8730A BIT(0)

/* 2 REG_FTIMR_8730A	-FIRMWARE	TIMER INTERRUPT MASK REGISTER */
#define BIT_FTSR1_INT_EN_8730A BIT(31)
#define BIT_FTSR2_INT_EN_8730A BIT(30)
#define BIT_FS_RPWM2_INT_EN_8730A BIT(29)
#define BIT_FS_RPWM_INT_EN_8730A BIT(28)
#define BIT_FS_PS_TIMER_C_EARLY_INT_EN_8730A BIT(23)
#define BIT_FS_PS_TIMER_B_EARLY_INT_EN_8730A BIT(22)
#define BIT_FS_PS_TIMER_A_EARLY_INT_EN_8730A BIT(21)
#define BIT_FS_PS_TIMER_C_INT_EN_8730A BIT(19)
#define BIT_FS_PS_TIMER_B_INT_EN_8730A BIT(18)
#define BIT_FS_PS_TIMER_A_INT_EN_8730A BIT(17)
#define BIT_FS_PS_TIMEOUT2_INT_EN_8730A BIT(15)
#define BIT_FS_PS_TIMEOUT1_INT_EN_8730A BIT(14)
#define BIT_FS_PS_TIMEOUT0_INT_EN_8730A BIT(13)
#define BIT_FS_FTM_PTT_INT_EN_8730A BIT(7)
#define BIT_FS_GTINT_EN6_INT_EN_8730A BIT(6)
#define BIT_FS_GTINT_EN5_INT_EN_8730A BIT(5)
#define BIT_FS_GTINT_EN4_INT_EN_8730A BIT(4)
#define BIT_FS_GTINT_EN3_INT_EN_8730A BIT(3)
#define BIT_FS_GTINT_EN2_INT_EN_8730A BIT(2)
#define BIT_FS_GTINT_EN1_INT_EN_8730A BIT(1)
#define BIT_FS_GTINT_EN0_INT_EN_8730A BIT(0)

/* 2 REG_FTISR_8730A	-FIRMWARE TIMER INTERRUPT STATUS REGISTER */
#define BIT_FTSR1_INT_8730A BIT(31)
#define BIT_FTSR2_INT_8730A BIT(30)
#define BIT_FS_RPWM2_INT_8730A BIT(29)
#define BIT_FS_RPWM_INT_8730A BIT(28)
#define BIT_FS_PS_TIMER_C_EARLY_INT_8730A BIT(23)
#define BIT_FS_PS_TIMER_B_EARLY_INT_8730A BIT(22)
#define BIT_FS_PS_TIMER_A_EARLY_INT_8730A BIT(21)
#define BIT_FS_PS_TIMER_C_INT_8730A BIT(19)
#define BIT_FS_PS_TIMER_B_INT_8730A BIT(18)
#define BIT_FS_PS_TIMER_A_INT_8730A BIT(17)
#define BIT_FS_PS_TIMEOUT2_INT_8730A BIT(15)
#define BIT_FS_PS_TIMEOUT1_INT_8730A BIT(14)
#define BIT_FS_PS_TIMEOUT0_INT_8730A BIT(13)
#define BIT_FS_FTM_PTT_INT_8730A BIT(7)
#define BIT_FS_GTINT6_INT_8730A BIT(6)
#define BIT_FS_GTINT5_INT_8730A BIT(5)
#define BIT_FS_GTINT4_INT_8730A BIT(4)
#define BIT_FS_GTINT3_INT_8730A BIT(3)
#define BIT_FS_GTINT2_INT_8730A BIT(2)
#define BIT_FS_GTINT1_INT_8730A BIT(1)
#define BIT_FS_GTINT0_INT_8730A BIT(0)

/* 2 REG_PKTBUF_DBG_CTRL_8730A	-PKT FIFO DEBUG CONTROL */

#define BIT_SHIFT_PKTBUF_WRITE_EN_8730A 24
#define BIT_MASK_PKTBUF_WRITE_EN_8730A 0xff
#define BIT_PKTBUF_WRITE_EN_8730A(x) (((x) & BIT_MASK_PKTBUF_WRITE_EN_8730A) << BIT_SHIFT_PKTBUF_WRITE_EN_8730A)
#define BITS_PKTBUF_WRITE_EN_8730A (BIT_MASK_PKTBUF_WRITE_EN_8730A << BIT_SHIFT_PKTBUF_WRITE_EN_8730A)
#define BIT_CLEAR_PKTBUF_WRITE_EN_8730A(x) ((x) & (~BITS_PKTBUF_WRITE_EN_8730A))
#define BIT_GET_PKTBUF_WRITE_EN_8730A(x) (((x) >> BIT_SHIFT_PKTBUF_WRITE_EN_8730A) & BIT_MASK_PKTBUF_WRITE_EN_8730A)
#define BIT_SET_PKTBUF_WRITE_EN_8730A(x, v) (BIT_CLEAR_PKTBUF_WRITE_EN_8730A(x) | BIT_PKTBUF_WRITE_EN_8730A(v))

#define BIT_TXPKT_BUF_READ_EN_8730A BIT(23)
#define BIT_TXRPT_BUF_READ_EN_8730A BIT(20)
#define BIT_RXPKT_BUF_READ_EN_8730A BIT(16)
#define BIT_FIFO_DBG_EXT_8730A BIT(13)

#define BIT_SHIFT_FIFO_DBG_AD_8730A 0
#define BIT_MASK_FIFO_DBG_AD_8730A 0x1fff
#define BIT_FIFO_DBG_AD_8730A(x) (((x) & BIT_MASK_FIFO_DBG_AD_8730A) << BIT_SHIFT_FIFO_DBG_AD_8730A)
#define BITS_FIFO_DBG_AD_8730A (BIT_MASK_FIFO_DBG_AD_8730A << BIT_SHIFT_FIFO_DBG_AD_8730A)
#define BIT_CLEAR_FIFO_DBG_AD_8730A(x) ((x) & (~BITS_FIFO_DBG_AD_8730A))
#define BIT_GET_FIFO_DBG_AD_8730A(x) (((x) >> BIT_SHIFT_FIFO_DBG_AD_8730A) & BIT_MASK_FIFO_DBG_AD_8730A)
#define BIT_SET_FIFO_DBG_AD_8730A(x, v) (BIT_CLEAR_FIFO_DBG_AD_8730A(x) | BIT_FIFO_DBG_AD_8730A(v))

/* 2 REG_PKTBUF_DBG_DATA_L_8730A	-PKT FIFO DEBUG READ DATA */

#define BIT_SHIFT_PKTBUF_DBG_DATA_L_8730A 0
#define BIT_MASK_PKTBUF_DBG_DATA_L_8730A 0xffffffffL
#define BIT_PKTBUF_DBG_DATA_L_8730A(x) (((x) & BIT_MASK_PKTBUF_DBG_DATA_L_8730A) << BIT_SHIFT_PKTBUF_DBG_DATA_L_8730A)
#define BITS_PKTBUF_DBG_DATA_L_8730A (BIT_MASK_PKTBUF_DBG_DATA_L_8730A << BIT_SHIFT_PKTBUF_DBG_DATA_L_8730A)
#define BIT_CLEAR_PKTBUF_DBG_DATA_L_8730A(x) ((x) & (~BITS_PKTBUF_DBG_DATA_L_8730A))
#define BIT_GET_PKTBUF_DBG_DATA_L_8730A(x) (((x) >> BIT_SHIFT_PKTBUF_DBG_DATA_L_8730A) & BIT_MASK_PKTBUF_DBG_DATA_L_8730A)
#define BIT_SET_PKTBUF_DBG_DATA_L_8730A(x, v) (BIT_CLEAR_PKTBUF_DBG_DATA_L_8730A(x) | BIT_PKTBUF_DBG_DATA_L_8730A(v))

/* 2 REG_PKTBUF_DBG_DATA_H_8730A */

#define BIT_SHIFT_PKTBUF_DBG_DATA_H_8730A 0
#define BIT_MASK_PKTBUF_DBG_DATA_H_8730A 0xffffffffL
#define BIT_PKTBUF_DBG_DATA_H_8730A(x) (((x) & BIT_MASK_PKTBUF_DBG_DATA_H_8730A) << BIT_SHIFT_PKTBUF_DBG_DATA_H_8730A)
#define BITS_PKTBUF_DBG_DATA_H_8730A (BIT_MASK_PKTBUF_DBG_DATA_H_8730A << BIT_SHIFT_PKTBUF_DBG_DATA_H_8730A)
#define BIT_CLEAR_PKTBUF_DBG_DATA_H_8730A(x) ((x) & (~BITS_PKTBUF_DBG_DATA_H_8730A))
#define BIT_GET_PKTBUF_DBG_DATA_H_8730A(x) (((x) >> BIT_SHIFT_PKTBUF_DBG_DATA_H_8730A) & BIT_MASK_PKTBUF_DBG_DATA_H_8730A)
#define BIT_SET_PKTBUF_DBG_DATA_H_8730A(x, v) (BIT_CLEAR_PKTBUF_DBG_DATA_H_8730A(x) | BIT_PKTBUF_DBG_DATA_H_8730A(v))

/* 2 REG_CPWM2_8730A	-REGISTER FOR HCPWM2 */

#define BIT_SHIFT_L0S_TO_RCVY_NUM_8730A 16
#define BIT_MASK_L0S_TO_RCVY_NUM_8730A 0xff
#define BIT_L0S_TO_RCVY_NUM_8730A(x) (((x) & BIT_MASK_L0S_TO_RCVY_NUM_8730A) << BIT_SHIFT_L0S_TO_RCVY_NUM_8730A)
#define BITS_L0S_TO_RCVY_NUM_8730A (BIT_MASK_L0S_TO_RCVY_NUM_8730A << BIT_SHIFT_L0S_TO_RCVY_NUM_8730A)
#define BIT_CLEAR_L0S_TO_RCVY_NUM_8730A(x) ((x) & (~BITS_L0S_TO_RCVY_NUM_8730A))
#define BIT_GET_L0S_TO_RCVY_NUM_8730A(x) (((x) >> BIT_SHIFT_L0S_TO_RCVY_NUM_8730A) & BIT_MASK_L0S_TO_RCVY_NUM_8730A)
#define BIT_SET_L0S_TO_RCVY_NUM_8730A(x, v) (BIT_CLEAR_L0S_TO_RCVY_NUM_8730A(x) | BIT_L0S_TO_RCVY_NUM_8730A(v))

#define BIT_CPWM2_TOGGLING_8730A BIT(15)

#define BIT_SHIFT_CPWM2_MOD_8730A 0
#define BIT_MASK_CPWM2_MOD_8730A 0x7fff
#define BIT_CPWM2_MOD_8730A(x) (((x) & BIT_MASK_CPWM2_MOD_8730A) << BIT_SHIFT_CPWM2_MOD_8730A)
#define BITS_CPWM2_MOD_8730A (BIT_MASK_CPWM2_MOD_8730A << BIT_SHIFT_CPWM2_MOD_8730A)
#define BIT_CLEAR_CPWM2_MOD_8730A(x) ((x) & (~BITS_CPWM2_MOD_8730A))
#define BIT_GET_CPWM2_MOD_8730A(x) (((x) >> BIT_SHIFT_CPWM2_MOD_8730A) & BIT_MASK_CPWM2_MOD_8730A)
#define BIT_SET_CPWM2_MOD_8730A(x, v) (BIT_CLEAR_CPWM2_MOD_8730A(x) | BIT_CPWM2_MOD_8730A(v))

/* 2 REG_TC0_CTRL_8730A	-COUNTER 0 DATA */
#define BIT_TC0INT_EN_8730A BIT(26)
#define BIT_TC0MODE_8730A BIT(25)
#define BIT_TC0EN_8730A BIT(24)

#define BIT_SHIFT_TC0DATA_8730A 0
#define BIT_MASK_TC0DATA_8730A 0xffffff
#define BIT_TC0DATA_8730A(x) (((x) & BIT_MASK_TC0DATA_8730A) << BIT_SHIFT_TC0DATA_8730A)
#define BITS_TC0DATA_8730A (BIT_MASK_TC0DATA_8730A << BIT_SHIFT_TC0DATA_8730A)
#define BIT_CLEAR_TC0DATA_8730A(x) ((x) & (~BITS_TC0DATA_8730A))
#define BIT_GET_TC0DATA_8730A(x) (((x) >> BIT_SHIFT_TC0DATA_8730A) & BIT_MASK_TC0DATA_8730A)
#define BIT_SET_TC0DATA_8730A(x, v) (BIT_CLEAR_TC0DATA_8730A(x) | BIT_TC0DATA_8730A(v))

/* 2 REG_TC1_CTRL_8730A	-COUNTER 1 DATA */
#define BIT_TC1INT_EN_8730A BIT(26)
#define BIT_TC1MODE_8730A BIT(25)
#define BIT_TC1EN_8730A BIT(24)

#define BIT_SHIFT_TC1DATA_8730A 0
#define BIT_MASK_TC1DATA_8730A 0xffffff
#define BIT_TC1DATA_8730A(x) (((x) & BIT_MASK_TC1DATA_8730A) << BIT_SHIFT_TC1DATA_8730A)
#define BITS_TC1DATA_8730A (BIT_MASK_TC1DATA_8730A << BIT_SHIFT_TC1DATA_8730A)
#define BIT_CLEAR_TC1DATA_8730A(x) ((x) & (~BITS_TC1DATA_8730A))
#define BIT_GET_TC1DATA_8730A(x) (((x) >> BIT_SHIFT_TC1DATA_8730A) & BIT_MASK_TC1DATA_8730A)
#define BIT_SET_TC1DATA_8730A(x, v) (BIT_CLEAR_TC1DATA_8730A(x) | BIT_TC1DATA_8730A(v))

/* 2 REG_TC2_CTRL_8730A	-COUNTER 2 DATA */
#define BIT_TC2INT_EN_8730A BIT(26)
#define BIT_TC2MODE_8730A BIT(25)
#define BIT_TC2EN_8730A BIT(24)

#define BIT_SHIFT_TC2DATA_8730A 0
#define BIT_MASK_TC2DATA_8730A 0xffffff
#define BIT_TC2DATA_8730A(x) (((x) & BIT_MASK_TC2DATA_8730A) << BIT_SHIFT_TC2DATA_8730A)
#define BITS_TC2DATA_8730A (BIT_MASK_TC2DATA_8730A << BIT_SHIFT_TC2DATA_8730A)
#define BIT_CLEAR_TC2DATA_8730A(x) ((x) & (~BITS_TC2DATA_8730A))
#define BIT_GET_TC2DATA_8730A(x) (((x) >> BIT_SHIFT_TC2DATA_8730A) & BIT_MASK_TC2DATA_8730A)
#define BIT_SET_TC2DATA_8730A(x, v) (BIT_CLEAR_TC2DATA_8730A(x) | BIT_TC2DATA_8730A(v))

/* 2 REG_TC3_CTRL_8730A	-COUNTER 3 DATA */
#define BIT_TC3INT_EN_8730A BIT(26)
#define BIT_TC3MODE_8730A BIT(25)
#define BIT_TC3EN_8730A BIT(24)

#define BIT_SHIFT_TC3DATA_8730A 0
#define BIT_MASK_TC3DATA_8730A 0xffffff
#define BIT_TC3DATA_8730A(x) (((x) & BIT_MASK_TC3DATA_8730A) << BIT_SHIFT_TC3DATA_8730A)
#define BITS_TC3DATA_8730A (BIT_MASK_TC3DATA_8730A << BIT_SHIFT_TC3DATA_8730A)
#define BIT_CLEAR_TC3DATA_8730A(x) ((x) & (~BITS_TC3DATA_8730A))
#define BIT_GET_TC3DATA_8730A(x) (((x) >> BIT_SHIFT_TC3DATA_8730A) & BIT_MASK_TC3DATA_8730A)
#define BIT_SET_TC3DATA_8730A(x, v) (BIT_CLEAR_TC3DATA_8730A(x) | BIT_TC3DATA_8730A(v))

/* 2 REG_TC4_CTRL_8730A	-COUNTER 4 DATA */
#define BIT_TC4INT_EN_8730A BIT(26)
#define BIT_TC4MODE_8730A BIT(25)
#define BIT_TC4EN_8730A BIT(24)

#define BIT_SHIFT_TC4DATA_8730A 0
#define BIT_MASK_TC4DATA_8730A 0xffffff
#define BIT_TC4DATA_8730A(x) (((x) & BIT_MASK_TC4DATA_8730A) << BIT_SHIFT_TC4DATA_8730A)
#define BITS_TC4DATA_8730A (BIT_MASK_TC4DATA_8730A << BIT_SHIFT_TC4DATA_8730A)
#define BIT_CLEAR_TC4DATA_8730A(x) ((x) & (~BITS_TC4DATA_8730A))
#define BIT_GET_TC4DATA_8730A(x) (((x) >> BIT_SHIFT_TC4DATA_8730A) & BIT_MASK_TC4DATA_8730A)
#define BIT_SET_TC4DATA_8730A(x, v) (BIT_CLEAR_TC4DATA_8730A(x) | BIT_TC4DATA_8730A(v))

/* 2 REG_TCUNIT_BASE_8730A	-CONTROL REGISTER */

#define BIT_SHIFT_TC_UNIT_BASE_8730A 0
#define BIT_MASK_TC_UNIT_BASE_8730A 0x3fff
#define BIT_TC_UNIT_BASE_8730A(x) (((x) & BIT_MASK_TC_UNIT_BASE_8730A) << BIT_SHIFT_TC_UNIT_BASE_8730A)
#define BITS_TC_UNIT_BASE_8730A (BIT_MASK_TC_UNIT_BASE_8730A << BIT_SHIFT_TC_UNIT_BASE_8730A)
#define BIT_CLEAR_TC_UNIT_BASE_8730A(x) ((x) & (~BITS_TC_UNIT_BASE_8730A))
#define BIT_GET_TC_UNIT_BASE_8730A(x) (((x) >> BIT_SHIFT_TC_UNIT_BASE_8730A) & BIT_MASK_TC_UNIT_BASE_8730A)
#define BIT_SET_TC_UNIT_BASE_8730A(x, v) (BIT_CLEAR_TC_UNIT_BASE_8730A(x) | BIT_TC_UNIT_BASE_8730A(v))

/* 2 REG_TC5_CTRL_8730A	-COUNTER 5 DATA */
#define BIT_TC50INT_EN_8730A BIT(26)
#define BIT_TC5MODE_8730A BIT(25)
#define BIT_TC5EN_8730A BIT(24)

#define BIT_SHIFT_TC5DATA_8730A 0
#define BIT_MASK_TC5DATA_8730A 0xffffff
#define BIT_TC5DATA_8730A(x) (((x) & BIT_MASK_TC5DATA_8730A) << BIT_SHIFT_TC5DATA_8730A)
#define BITS_TC5DATA_8730A (BIT_MASK_TC5DATA_8730A << BIT_SHIFT_TC5DATA_8730A)
#define BIT_CLEAR_TC5DATA_8730A(x) ((x) & (~BITS_TC5DATA_8730A))
#define BIT_GET_TC5DATA_8730A(x) (((x) >> BIT_SHIFT_TC5DATA_8730A) & BIT_MASK_TC5DATA_8730A)
#define BIT_SET_TC5DATA_8730A(x, v) (BIT_CLEAR_TC5DATA_8730A(x) | BIT_TC5DATA_8730A(v))

/* 2 REG_TC6_CTRL_8730A	-COUNTER 6 DATA */
#define BIT_TC60INT_EN_8730A BIT(26)
#define BIT_TC6MODE_8730A BIT(25)
#define BIT_TC6EN_8730A BIT(24)

#define BIT_SHIFT_TC6DATA_8730A 0
#define BIT_MASK_TC6DATA_8730A 0xffffff
#define BIT_TC6DATA_8730A(x) (((x) & BIT_MASK_TC6DATA_8730A) << BIT_SHIFT_TC6DATA_8730A)
#define BITS_TC6DATA_8730A (BIT_MASK_TC6DATA_8730A << BIT_SHIFT_TC6DATA_8730A)
#define BIT_CLEAR_TC6DATA_8730A(x) ((x) & (~BITS_TC6DATA_8730A))
#define BIT_GET_TC6DATA_8730A(x) (((x) >> BIT_SHIFT_TC6DATA_8730A) & BIT_MASK_TC6DATA_8730A)
#define BIT_SET_TC6DATA_8730A(x, v) (BIT_CLEAR_TC6DATA_8730A(x) | BIT_TC6DATA_8730A(v))

/* 2 REG_MBIST_DRF_FAIL_8730A */

#define BIT_SHIFT_WLON_MBIST_DRF_FAIL_8730A 30
#define BIT_MASK_WLON_MBIST_DRF_FAIL_8730A 0x3
#define BIT_WLON_MBIST_DRF_FAIL_8730A(x) (((x) & BIT_MASK_WLON_MBIST_DRF_FAIL_8730A) << BIT_SHIFT_WLON_MBIST_DRF_FAIL_8730A)
#define BITS_WLON_MBIST_DRF_FAIL_8730A (BIT_MASK_WLON_MBIST_DRF_FAIL_8730A << BIT_SHIFT_WLON_MBIST_DRF_FAIL_8730A)
#define BIT_CLEAR_WLON_MBIST_DRF_FAIL_8730A(x) ((x) & (~BITS_WLON_MBIST_DRF_FAIL_8730A))
#define BIT_GET_WLON_MBIST_DRF_FAIL_8730A(x) (((x) >> BIT_SHIFT_WLON_MBIST_DRF_FAIL_8730A) & BIT_MASK_WLON_MBIST_DRF_FAIL_8730A)
#define BIT_SET_WLON_MBIST_DRF_FAIL_8730A(x, v) (BIT_CLEAR_WLON_MBIST_DRF_FAIL_8730A(x) | BIT_WLON_MBIST_DRF_FAIL_8730A(v))

#define BIT_SHIFT_WLOFF_MBIST_DRF_FAIL_8730A 16
#define BIT_MASK_WLOFF_MBIST_DRF_FAIL_8730A 0x3fff
#define BIT_WLOFF_MBIST_DRF_FAIL_8730A(x) (((x) & BIT_MASK_WLOFF_MBIST_DRF_FAIL_8730A) << BIT_SHIFT_WLOFF_MBIST_DRF_FAIL_8730A)
#define BITS_WLOFF_MBIST_DRF_FAIL_8730A (BIT_MASK_WLOFF_MBIST_DRF_FAIL_8730A << BIT_SHIFT_WLOFF_MBIST_DRF_FAIL_8730A)
#define BIT_CLEAR_WLOFF_MBIST_DRF_FAIL_8730A(x) ((x) & (~BITS_WLOFF_MBIST_DRF_FAIL_8730A))
#define BIT_GET_WLOFF_MBIST_DRF_FAIL_8730A(x) (((x) >> BIT_SHIFT_WLOFF_MBIST_DRF_FAIL_8730A) & BIT_MASK_WLOFF_MBIST_DRF_FAIL_8730A)
#define BIT_SET_WLOFF_MBIST_DRF_FAIL_8730A(x, v) (BIT_CLEAR_WLOFF_MBIST_DRF_FAIL_8730A(x) | BIT_WLOFF_MBIST_DRF_FAIL_8730A(v))

#define BIT_SHIFT_PCIE_MBIST_DRF_FAIL_V1_8730A 11
#define BIT_MASK_PCIE_MBIST_DRF_FAIL_V1_8730A 0x1f
#define BIT_PCIE_MBIST_DRF_FAIL_V1_8730A(x) (((x) & BIT_MASK_PCIE_MBIST_DRF_FAIL_V1_8730A) << BIT_SHIFT_PCIE_MBIST_DRF_FAIL_V1_8730A)
#define BITS_PCIE_MBIST_DRF_FAIL_V1_8730A (BIT_MASK_PCIE_MBIST_DRF_FAIL_V1_8730A << BIT_SHIFT_PCIE_MBIST_DRF_FAIL_V1_8730A)
#define BIT_CLEAR_PCIE_MBIST_DRF_FAIL_V1_8730A(x) ((x) & (~BITS_PCIE_MBIST_DRF_FAIL_V1_8730A))
#define BIT_GET_PCIE_MBIST_DRF_FAIL_V1_8730A(x) (((x) >> BIT_SHIFT_PCIE_MBIST_DRF_FAIL_V1_8730A) & BIT_MASK_PCIE_MBIST_DRF_FAIL_V1_8730A)
#define BIT_SET_PCIE_MBIST_DRF_FAIL_V1_8730A(x, v) (BIT_CLEAR_PCIE_MBIST_DRF_FAIL_V1_8730A(x) | BIT_PCIE_MBIST_DRF_FAIL_V1_8730A(v))

#define BIT_SHIFT_USB_MBIST_DRF_FAIL_V1_8730A 4
#define BIT_MASK_USB_MBIST_DRF_FAIL_V1_8730A 0x7f
#define BIT_USB_MBIST_DRF_FAIL_V1_8730A(x) (((x) & BIT_MASK_USB_MBIST_DRF_FAIL_V1_8730A) << BIT_SHIFT_USB_MBIST_DRF_FAIL_V1_8730A)
#define BITS_USB_MBIST_DRF_FAIL_V1_8730A (BIT_MASK_USB_MBIST_DRF_FAIL_V1_8730A << BIT_SHIFT_USB_MBIST_DRF_FAIL_V1_8730A)
#define BIT_CLEAR_USB_MBIST_DRF_FAIL_V1_8730A(x) ((x) & (~BITS_USB_MBIST_DRF_FAIL_V1_8730A))
#define BIT_GET_USB_MBIST_DRF_FAIL_V1_8730A(x) (((x) >> BIT_SHIFT_USB_MBIST_DRF_FAIL_V1_8730A) & BIT_MASK_USB_MBIST_DRF_FAIL_V1_8730A)
#define BIT_SET_USB_MBIST_DRF_FAIL_V1_8730A(x, v) (BIT_CLEAR_USB_MBIST_DRF_FAIL_V1_8730A(x) | BIT_USB_MBIST_DRF_FAIL_V1_8730A(v))

#define BIT_SHIFT_USB_WLON_MBIST_DRF_FAIL_8730A 0
#define BIT_MASK_USB_WLON_MBIST_DRF_FAIL_8730A 0xf
#define BIT_USB_WLON_MBIST_DRF_FAIL_8730A(x) (((x) & BIT_MASK_USB_WLON_MBIST_DRF_FAIL_8730A) << BIT_SHIFT_USB_WLON_MBIST_DRF_FAIL_8730A)
#define BITS_USB_WLON_MBIST_DRF_FAIL_8730A (BIT_MASK_USB_WLON_MBIST_DRF_FAIL_8730A << BIT_SHIFT_USB_WLON_MBIST_DRF_FAIL_8730A)
#define BIT_CLEAR_USB_WLON_MBIST_DRF_FAIL_8730A(x) ((x) & (~BITS_USB_WLON_MBIST_DRF_FAIL_8730A))
#define BIT_GET_USB_WLON_MBIST_DRF_FAIL_8730A(x) (((x) >> BIT_SHIFT_USB_WLON_MBIST_DRF_FAIL_8730A) & BIT_MASK_USB_WLON_MBIST_DRF_FAIL_8730A)
#define BIT_SET_USB_WLON_MBIST_DRF_FAIL_8730A(x, v) (BIT_CLEAR_USB_WLON_MBIST_DRF_FAIL_8730A(x) | BIT_USB_WLON_MBIST_DRF_FAIL_8730A(v))

/* 2 REG_MBIST_START_PAUSE_8730A */

#define BIT_SHIFT_WLON_MBIST_START_PAUSE_V1_8730A 9
#define BIT_MASK_WLON_MBIST_START_PAUSE_V1_8730A 0x3
#define BIT_WLON_MBIST_START_PAUSE_V1_8730A(x) (((x) & BIT_MASK_WLON_MBIST_START_PAUSE_V1_8730A) << BIT_SHIFT_WLON_MBIST_START_PAUSE_V1_8730A)
#define BITS_WLON_MBIST_START_PAUSE_V1_8730A (BIT_MASK_WLON_MBIST_START_PAUSE_V1_8730A << BIT_SHIFT_WLON_MBIST_START_PAUSE_V1_8730A)
#define BIT_CLEAR_WLON_MBIST_START_PAUSE_V1_8730A(x) ((x) & (~BITS_WLON_MBIST_START_PAUSE_V1_8730A))
#define BIT_GET_WLON_MBIST_START_PAUSE_V1_8730A(x) (((x) >> BIT_SHIFT_WLON_MBIST_START_PAUSE_V1_8730A) & BIT_MASK_WLON_MBIST_START_PAUSE_V1_8730A)
#define BIT_SET_WLON_MBIST_START_PAUSE_V1_8730A(x, v) (BIT_CLEAR_WLON_MBIST_START_PAUSE_V1_8730A(x) | BIT_WLON_MBIST_START_PAUSE_V1_8730A(v))

#define BIT_SHIFT_WLOFF_MBIST_START_PAUSE_V1_8730A 4
#define BIT_MASK_WLOFF_MBIST_START_PAUSE_V1_8730A 0x1f
#define BIT_WLOFF_MBIST_START_PAUSE_V1_8730A(x) (((x) & BIT_MASK_WLOFF_MBIST_START_PAUSE_V1_8730A) << BIT_SHIFT_WLOFF_MBIST_START_PAUSE_V1_8730A)
#define BITS_WLOFF_MBIST_START_PAUSE_V1_8730A (BIT_MASK_WLOFF_MBIST_START_PAUSE_V1_8730A << BIT_SHIFT_WLOFF_MBIST_START_PAUSE_V1_8730A)
#define BIT_CLEAR_WLOFF_MBIST_START_PAUSE_V1_8730A(x) ((x) & (~BITS_WLOFF_MBIST_START_PAUSE_V1_8730A))
#define BIT_GET_WLOFF_MBIST_START_PAUSE_V1_8730A(x) (((x) >> BIT_SHIFT_WLOFF_MBIST_START_PAUSE_V1_8730A) & BIT_MASK_WLOFF_MBIST_START_PAUSE_V1_8730A)
#define BIT_SET_WLOFF_MBIST_START_PAUSE_V1_8730A(x, v) (BIT_CLEAR_WLOFF_MBIST_START_PAUSE_V1_8730A(x) | BIT_WLOFF_MBIST_START_PAUSE_V1_8730A(v))

#define BIT_SHIFT_PCIE_MBIST_START_PAUSE_V2_8730A 2
#define BIT_MASK_PCIE_MBIST_START_PAUSE_V2_8730A 0x3
#define BIT_PCIE_MBIST_START_PAUSE_V2_8730A(x) (((x) & BIT_MASK_PCIE_MBIST_START_PAUSE_V2_8730A) << BIT_SHIFT_PCIE_MBIST_START_PAUSE_V2_8730A)
#define BITS_PCIE_MBIST_START_PAUSE_V2_8730A (BIT_MASK_PCIE_MBIST_START_PAUSE_V2_8730A << BIT_SHIFT_PCIE_MBIST_START_PAUSE_V2_8730A)
#define BIT_CLEAR_PCIE_MBIST_START_PAUSE_V2_8730A(x) ((x) & (~BITS_PCIE_MBIST_START_PAUSE_V2_8730A))
#define BIT_GET_PCIE_MBIST_START_PAUSE_V2_8730A(x) (((x) >> BIT_SHIFT_PCIE_MBIST_START_PAUSE_V2_8730A) & BIT_MASK_PCIE_MBIST_START_PAUSE_V2_8730A)
#define BIT_SET_PCIE_MBIST_START_PAUSE_V2_8730A(x, v) (BIT_CLEAR_PCIE_MBIST_START_PAUSE_V2_8730A(x) | BIT_PCIE_MBIST_START_PAUSE_V2_8730A(v))

#define BIT_SHIFT_USB_MBIST_START_PAUSE_V2_8730A 0
#define BIT_MASK_USB_MBIST_START_PAUSE_V2_8730A 0x3
#define BIT_USB_MBIST_START_PAUSE_V2_8730A(x) (((x) & BIT_MASK_USB_MBIST_START_PAUSE_V2_8730A) << BIT_SHIFT_USB_MBIST_START_PAUSE_V2_8730A)
#define BITS_USB_MBIST_START_PAUSE_V2_8730A (BIT_MASK_USB_MBIST_START_PAUSE_V2_8730A << BIT_SHIFT_USB_MBIST_START_PAUSE_V2_8730A)
#define BIT_CLEAR_USB_MBIST_START_PAUSE_V2_8730A(x) ((x) & (~BITS_USB_MBIST_START_PAUSE_V2_8730A))
#define BIT_GET_USB_MBIST_START_PAUSE_V2_8730A(x) (((x) >> BIT_SHIFT_USB_MBIST_START_PAUSE_V2_8730A) & BIT_MASK_USB_MBIST_START_PAUSE_V2_8730A)
#define BIT_SET_USB_MBIST_START_PAUSE_V2_8730A(x, v) (BIT_CLEAR_USB_MBIST_START_PAUSE_V2_8730A(x) | BIT_USB_MBIST_START_PAUSE_V2_8730A(v))

/* 2 REG_MBIST_DONE_8730A */

#define BIT_SHIFT_WLON_MBIST_DONE_V1_8730A 9
#define BIT_MASK_WLON_MBIST_DONE_V1_8730A 0x3
#define BIT_WLON_MBIST_DONE_V1_8730A(x) (((x) & BIT_MASK_WLON_MBIST_DONE_V1_8730A) << BIT_SHIFT_WLON_MBIST_DONE_V1_8730A)
#define BITS_WLON_MBIST_DONE_V1_8730A (BIT_MASK_WLON_MBIST_DONE_V1_8730A << BIT_SHIFT_WLON_MBIST_DONE_V1_8730A)
#define BIT_CLEAR_WLON_MBIST_DONE_V1_8730A(x) ((x) & (~BITS_WLON_MBIST_DONE_V1_8730A))
#define BIT_GET_WLON_MBIST_DONE_V1_8730A(x) (((x) >> BIT_SHIFT_WLON_MBIST_DONE_V1_8730A) & BIT_MASK_WLON_MBIST_DONE_V1_8730A)
#define BIT_SET_WLON_MBIST_DONE_V1_8730A(x, v) (BIT_CLEAR_WLON_MBIST_DONE_V1_8730A(x) | BIT_WLON_MBIST_DONE_V1_8730A(v))

#define BIT_SHIFT_WLOFF_MBIST_DONE_V1_8730A 4
#define BIT_MASK_WLOFF_MBIST_DONE_V1_8730A 0x1f
#define BIT_WLOFF_MBIST_DONE_V1_8730A(x) (((x) & BIT_MASK_WLOFF_MBIST_DONE_V1_8730A) << BIT_SHIFT_WLOFF_MBIST_DONE_V1_8730A)
#define BITS_WLOFF_MBIST_DONE_V1_8730A (BIT_MASK_WLOFF_MBIST_DONE_V1_8730A << BIT_SHIFT_WLOFF_MBIST_DONE_V1_8730A)
#define BIT_CLEAR_WLOFF_MBIST_DONE_V1_8730A(x) ((x) & (~BITS_WLOFF_MBIST_DONE_V1_8730A))
#define BIT_GET_WLOFF_MBIST_DONE_V1_8730A(x) (((x) >> BIT_SHIFT_WLOFF_MBIST_DONE_V1_8730A) & BIT_MASK_WLOFF_MBIST_DONE_V1_8730A)
#define BIT_SET_WLOFF_MBIST_DONE_V1_8730A(x, v) (BIT_CLEAR_WLOFF_MBIST_DONE_V1_8730A(x) | BIT_WLOFF_MBIST_DONE_V1_8730A(v))

#define BIT_SHIFT_PCIE_MBIST_DONE_V2_8730A 2
#define BIT_MASK_PCIE_MBIST_DONE_V2_8730A 0x3
#define BIT_PCIE_MBIST_DONE_V2_8730A(x) (((x) & BIT_MASK_PCIE_MBIST_DONE_V2_8730A) << BIT_SHIFT_PCIE_MBIST_DONE_V2_8730A)
#define BITS_PCIE_MBIST_DONE_V2_8730A (BIT_MASK_PCIE_MBIST_DONE_V2_8730A << BIT_SHIFT_PCIE_MBIST_DONE_V2_8730A)
#define BIT_CLEAR_PCIE_MBIST_DONE_V2_8730A(x) ((x) & (~BITS_PCIE_MBIST_DONE_V2_8730A))
#define BIT_GET_PCIE_MBIST_DONE_V2_8730A(x) (((x) >> BIT_SHIFT_PCIE_MBIST_DONE_V2_8730A) & BIT_MASK_PCIE_MBIST_DONE_V2_8730A)
#define BIT_SET_PCIE_MBIST_DONE_V2_8730A(x, v) (BIT_CLEAR_PCIE_MBIST_DONE_V2_8730A(x) | BIT_PCIE_MBIST_DONE_V2_8730A(v))

#define BIT_SHIFT_USB_MBIST_DONE_V2_8730A 0
#define BIT_MASK_USB_MBIST_DONE_V2_8730A 0x3
#define BIT_USB_MBIST_DONE_V2_8730A(x) (((x) & BIT_MASK_USB_MBIST_DONE_V2_8730A) << BIT_SHIFT_USB_MBIST_DONE_V2_8730A)
#define BITS_USB_MBIST_DONE_V2_8730A (BIT_MASK_USB_MBIST_DONE_V2_8730A << BIT_SHIFT_USB_MBIST_DONE_V2_8730A)
#define BIT_CLEAR_USB_MBIST_DONE_V2_8730A(x) ((x) & (~BITS_USB_MBIST_DONE_V2_8730A))
#define BIT_GET_USB_MBIST_DONE_V2_8730A(x) (((x) >> BIT_SHIFT_USB_MBIST_DONE_V2_8730A) & BIT_MASK_USB_MBIST_DONE_V2_8730A)
#define BIT_SET_USB_MBIST_DONE_V2_8730A(x, v) (BIT_CLEAR_USB_MBIST_DONE_V2_8730A(x) | BIT_USB_MBIST_DONE_V2_8730A(v))

/* 2 REG_MBIST_NRML_FAIL_8730A */

#define BIT_SHIFT_WLON_MBIST_NRML_FAIL_8730A 30
#define BIT_MASK_WLON_MBIST_NRML_FAIL_8730A 0x3
#define BIT_WLON_MBIST_NRML_FAIL_8730A(x) (((x) & BIT_MASK_WLON_MBIST_NRML_FAIL_8730A) << BIT_SHIFT_WLON_MBIST_NRML_FAIL_8730A)
#define BITS_WLON_MBIST_NRML_FAIL_8730A (BIT_MASK_WLON_MBIST_NRML_FAIL_8730A << BIT_SHIFT_WLON_MBIST_NRML_FAIL_8730A)
#define BIT_CLEAR_WLON_MBIST_NRML_FAIL_8730A(x) ((x) & (~BITS_WLON_MBIST_NRML_FAIL_8730A))
#define BIT_GET_WLON_MBIST_NRML_FAIL_8730A(x) (((x) >> BIT_SHIFT_WLON_MBIST_NRML_FAIL_8730A) & BIT_MASK_WLON_MBIST_NRML_FAIL_8730A)
#define BIT_SET_WLON_MBIST_NRML_FAIL_8730A(x, v) (BIT_CLEAR_WLON_MBIST_NRML_FAIL_8730A(x) | BIT_WLON_MBIST_NRML_FAIL_8730A(v))

#define BIT_SHIFT_WLOFF_MBIST_NRML_FAIL_8730A 16
#define BIT_MASK_WLOFF_MBIST_NRML_FAIL_8730A 0x3fff
#define BIT_WLOFF_MBIST_NRML_FAIL_8730A(x) (((x) & BIT_MASK_WLOFF_MBIST_NRML_FAIL_8730A) << BIT_SHIFT_WLOFF_MBIST_NRML_FAIL_8730A)
#define BITS_WLOFF_MBIST_NRML_FAIL_8730A (BIT_MASK_WLOFF_MBIST_NRML_FAIL_8730A << BIT_SHIFT_WLOFF_MBIST_NRML_FAIL_8730A)
#define BIT_CLEAR_WLOFF_MBIST_NRML_FAIL_8730A(x) ((x) & (~BITS_WLOFF_MBIST_NRML_FAIL_8730A))
#define BIT_GET_WLOFF_MBIST_NRML_FAIL_8730A(x) (((x) >> BIT_SHIFT_WLOFF_MBIST_NRML_FAIL_8730A) & BIT_MASK_WLOFF_MBIST_NRML_FAIL_8730A)
#define BIT_SET_WLOFF_MBIST_NRML_FAIL_8730A(x, v) (BIT_CLEAR_WLOFF_MBIST_NRML_FAIL_8730A(x) | BIT_WLOFF_MBIST_NRML_FAIL_8730A(v))

#define BIT_SHIFT_PCIE_MBIST_NRML_FAIL_8730A 11
#define BIT_MASK_PCIE_MBIST_NRML_FAIL_8730A 0x1f
#define BIT_PCIE_MBIST_NRML_FAIL_8730A(x) (((x) & BIT_MASK_PCIE_MBIST_NRML_FAIL_8730A) << BIT_SHIFT_PCIE_MBIST_NRML_FAIL_8730A)
#define BITS_PCIE_MBIST_NRML_FAIL_8730A (BIT_MASK_PCIE_MBIST_NRML_FAIL_8730A << BIT_SHIFT_PCIE_MBIST_NRML_FAIL_8730A)
#define BIT_CLEAR_PCIE_MBIST_NRML_FAIL_8730A(x) ((x) & (~BITS_PCIE_MBIST_NRML_FAIL_8730A))
#define BIT_GET_PCIE_MBIST_NRML_FAIL_8730A(x) (((x) >> BIT_SHIFT_PCIE_MBIST_NRML_FAIL_8730A) & BIT_MASK_PCIE_MBIST_NRML_FAIL_8730A)
#define BIT_SET_PCIE_MBIST_NRML_FAIL_8730A(x, v) (BIT_CLEAR_PCIE_MBIST_NRML_FAIL_8730A(x) | BIT_PCIE_MBIST_NRML_FAIL_8730A(v))

#define BIT_SHIFT_USB_MBIST_NRML_FAIL_8730A 4
#define BIT_MASK_USB_MBIST_NRML_FAIL_8730A 0x7f
#define BIT_USB_MBIST_NRML_FAIL_8730A(x) (((x) & BIT_MASK_USB_MBIST_NRML_FAIL_8730A) << BIT_SHIFT_USB_MBIST_NRML_FAIL_8730A)
#define BITS_USB_MBIST_NRML_FAIL_8730A (BIT_MASK_USB_MBIST_NRML_FAIL_8730A << BIT_SHIFT_USB_MBIST_NRML_FAIL_8730A)
#define BIT_CLEAR_USB_MBIST_NRML_FAIL_8730A(x) ((x) & (~BITS_USB_MBIST_NRML_FAIL_8730A))
#define BIT_GET_USB_MBIST_NRML_FAIL_8730A(x) (((x) >> BIT_SHIFT_USB_MBIST_NRML_FAIL_8730A) & BIT_MASK_USB_MBIST_NRML_FAIL_8730A)
#define BIT_SET_USB_MBIST_NRML_FAIL_8730A(x, v) (BIT_CLEAR_USB_MBIST_NRML_FAIL_8730A(x) | BIT_USB_MBIST_NRML_FAIL_8730A(v))

#define BIT_SHIFT_USB_WLON_MBIST_NRML_FAIL_8730A 0
#define BIT_MASK_USB_WLON_MBIST_NRML_FAIL_8730A 0xf
#define BIT_USB_WLON_MBIST_NRML_FAIL_8730A(x) (((x) & BIT_MASK_USB_WLON_MBIST_NRML_FAIL_8730A) << BIT_SHIFT_USB_WLON_MBIST_NRML_FAIL_8730A)
#define BITS_USB_WLON_MBIST_NRML_FAIL_8730A (BIT_MASK_USB_WLON_MBIST_NRML_FAIL_8730A << BIT_SHIFT_USB_WLON_MBIST_NRML_FAIL_8730A)
#define BIT_CLEAR_USB_WLON_MBIST_NRML_FAIL_8730A(x) ((x) & (~BITS_USB_WLON_MBIST_NRML_FAIL_8730A))
#define BIT_GET_USB_WLON_MBIST_NRML_FAIL_8730A(x) (((x) >> BIT_SHIFT_USB_WLON_MBIST_NRML_FAIL_8730A) & BIT_MASK_USB_WLON_MBIST_NRML_FAIL_8730A)
#define BIT_SET_USB_WLON_MBIST_NRML_FAIL_8730A(x, v) (BIT_CLEAR_USB_WLON_MBIST_NRML_FAIL_8730A(x) | BIT_USB_WLON_MBIST_NRML_FAIL_8730A(v))

/* 2 REG_AES_DECRPT_DATA_8730A	-IPS CONFIG CONTROL REGISTER */

#define BIT_SHIFT_IPS_CFG_ADDR_8730A 0
#define BIT_MASK_IPS_CFG_ADDR_8730A 0xff
#define BIT_IPS_CFG_ADDR_8730A(x) (((x) & BIT_MASK_IPS_CFG_ADDR_8730A) << BIT_SHIFT_IPS_CFG_ADDR_8730A)
#define BITS_IPS_CFG_ADDR_8730A (BIT_MASK_IPS_CFG_ADDR_8730A << BIT_SHIFT_IPS_CFG_ADDR_8730A)
#define BIT_CLEAR_IPS_CFG_ADDR_8730A(x) ((x) & (~BITS_IPS_CFG_ADDR_8730A))
#define BIT_GET_IPS_CFG_ADDR_8730A(x) (((x) >> BIT_SHIFT_IPS_CFG_ADDR_8730A) & BIT_MASK_IPS_CFG_ADDR_8730A)
#define BIT_SET_IPS_CFG_ADDR_8730A(x, v) (BIT_CLEAR_IPS_CFG_ADDR_8730A(x) | BIT_IPS_CFG_ADDR_8730A(v))

/* 2 REG_AES_DECRPT_CFG_8730A	-IPS CONFIG REGISTER READ/WRITE DATA */

#define BIT_SHIFT_IPS_CFGWD_8730A 0
#define BIT_MASK_IPS_CFGWD_8730A 0xffffffffL
#define BIT_IPS_CFGWD_8730A(x) (((x) & BIT_MASK_IPS_CFGWD_8730A) << BIT_SHIFT_IPS_CFGWD_8730A)
#define BITS_IPS_CFGWD_8730A (BIT_MASK_IPS_CFGWD_8730A << BIT_SHIFT_IPS_CFGWD_8730A)
#define BIT_CLEAR_IPS_CFGWD_8730A(x) ((x) & (~BITS_IPS_CFGWD_8730A))
#define BIT_GET_IPS_CFGWD_8730A(x) (((x) >> BIT_SHIFT_IPS_CFGWD_8730A) & BIT_MASK_IPS_CFGWD_8730A)
#define BIT_SET_IPS_CFGWD_8730A(x, v) (BIT_CLEAR_IPS_CFGWD_8730A(x) | BIT_IPS_CFGWD_8730A(v))

/* 2 REG_NOT_VALID_8730A */

#define BIT_SHIFT_MACREG_READ_BIST_RPT_8730A 0
#define BIT_MASK_MACREG_READ_BIST_RPT_8730A 0xffffffffL
#define BIT_MACREG_READ_BIST_RPT_8730A(x) (((x) & BIT_MASK_MACREG_READ_BIST_RPT_8730A) << BIT_SHIFT_MACREG_READ_BIST_RPT_8730A)
#define BITS_MACREG_READ_BIST_RPT_8730A (BIT_MASK_MACREG_READ_BIST_RPT_8730A << BIT_SHIFT_MACREG_READ_BIST_RPT_8730A)
#define BIT_CLEAR_MACREG_READ_BIST_RPT_8730A(x) ((x) & (~BITS_MACREG_READ_BIST_RPT_8730A))
#define BIT_GET_MACREG_READ_BIST_RPT_8730A(x) (((x) >> BIT_SHIFT_MACREG_READ_BIST_RPT_8730A) & BIT_MASK_MACREG_READ_BIST_RPT_8730A)
#define BIT_SET_MACREG_READ_BIST_RPT_8730A(x, v) (BIT_CLEAR_MACREG_READ_BIST_RPT_8730A(x) | BIT_MACREG_READ_BIST_RPT_8730A(v))

/* 2 REG_MACCLKFRQ_8730A	-MAC CLK FREQUENCY VALUE REGISTER FOR 32K CIRCUIT */

#define BIT_SHIFT_MACCLK_FREQ_L32_8730A 0
#define BIT_MASK_MACCLK_FREQ_L32_8730A 0xffffffffL
#define BIT_MACCLK_FREQ_L32_8730A(x) (((x) & BIT_MASK_MACCLK_FREQ_L32_8730A) << BIT_SHIFT_MACCLK_FREQ_L32_8730A)
#define BITS_MACCLK_FREQ_L32_8730A (BIT_MASK_MACCLK_FREQ_L32_8730A << BIT_SHIFT_MACCLK_FREQ_L32_8730A)
#define BIT_CLEAR_MACCLK_FREQ_L32_8730A(x) ((x) & (~BITS_MACCLK_FREQ_L32_8730A))
#define BIT_GET_MACCLK_FREQ_L32_8730A(x) (((x) >> BIT_SHIFT_MACCLK_FREQ_L32_8730A) & BIT_MASK_MACCLK_FREQ_L32_8730A)
#define BIT_SET_MACCLK_FREQ_L32_8730A(x, v) (BIT_CLEAR_MACCLK_FREQ_L32_8730A(x) | BIT_MACCLK_FREQ_L32_8730A(v))

/* 2 REG_TMETER_8730A */

#define BIT_SHIFT_NCO_OUTCLK_FREQ_8730A 12
#define BIT_MASK_NCO_OUTCLK_FREQ_8730A 0xfffff
#define BIT_NCO_OUTCLK_FREQ_8730A(x) (((x) & BIT_MASK_NCO_OUTCLK_FREQ_8730A) << BIT_SHIFT_NCO_OUTCLK_FREQ_8730A)
#define BITS_NCO_OUTCLK_FREQ_8730A (BIT_MASK_NCO_OUTCLK_FREQ_8730A << BIT_SHIFT_NCO_OUTCLK_FREQ_8730A)
#define BIT_CLEAR_NCO_OUTCLK_FREQ_8730A(x) ((x) & (~BITS_NCO_OUTCLK_FREQ_8730A))
#define BIT_GET_NCO_OUTCLK_FREQ_8730A(x) (((x) >> BIT_SHIFT_NCO_OUTCLK_FREQ_8730A) & BIT_MASK_NCO_OUTCLK_FREQ_8730A)
#define BIT_SET_NCO_OUTCLK_FREQ_8730A(x, v) (BIT_CLEAR_NCO_OUTCLK_FREQ_8730A(x) | BIT_NCO_OUTCLK_FREQ_8730A(v))

#define BIT_SHIFT_MACCLK_FREQ_HIGH10_8730A 0
#define BIT_MASK_MACCLK_FREQ_HIGH10_8730A 0x3ff
#define BIT_MACCLK_FREQ_HIGH10_8730A(x) (((x) & BIT_MASK_MACCLK_FREQ_HIGH10_8730A) << BIT_SHIFT_MACCLK_FREQ_HIGH10_8730A)
#define BITS_MACCLK_FREQ_HIGH10_8730A (BIT_MASK_MACCLK_FREQ_HIGH10_8730A << BIT_SHIFT_MACCLK_FREQ_HIGH10_8730A)
#define BIT_CLEAR_MACCLK_FREQ_HIGH10_8730A(x) ((x) & (~BITS_MACCLK_FREQ_HIGH10_8730A))
#define BIT_GET_MACCLK_FREQ_HIGH10_8730A(x) (((x) >> BIT_SHIFT_MACCLK_FREQ_HIGH10_8730A) & BIT_MASK_MACCLK_FREQ_HIGH10_8730A)
#define BIT_SET_MACCLK_FREQ_HIGH10_8730A(x, v) (BIT_CLEAR_MACCLK_FREQ_HIGH10_8730A(x) | BIT_MACCLK_FREQ_HIGH10_8730A(v))

/* 2 REG_OSC_32K_CTRL_8730A */
#define BIT_32K_CLK_OUT_RDY_8730A BIT(12)

#define BIT_SHIFT_MONITOR_CYCLE_LOG2_8730A 8
#define BIT_MASK_MONITOR_CYCLE_LOG2_8730A 0xf
#define BIT_MONITOR_CYCLE_LOG2_8730A(x) (((x) & BIT_MASK_MONITOR_CYCLE_LOG2_8730A) << BIT_SHIFT_MONITOR_CYCLE_LOG2_8730A)
#define BITS_MONITOR_CYCLE_LOG2_8730A (BIT_MASK_MONITOR_CYCLE_LOG2_8730A << BIT_SHIFT_MONITOR_CYCLE_LOG2_8730A)
#define BIT_CLEAR_MONITOR_CYCLE_LOG2_8730A(x) ((x) & (~BITS_MONITOR_CYCLE_LOG2_8730A))
#define BIT_GET_MONITOR_CYCLE_LOG2_8730A(x) (((x) >> BIT_SHIFT_MONITOR_CYCLE_LOG2_8730A) & BIT_MASK_MONITOR_CYCLE_LOG2_8730A)
#define BIT_SET_MONITOR_CYCLE_LOG2_8730A(x, v) (BIT_CLEAR_MONITOR_CYCLE_LOG2_8730A(x) | BIT_MONITOR_CYCLE_LOG2_8730A(v))

/* 2 REG_32K_CAL_REG0_8730A */

#define BIT_SHIFT_FREQVALUE_UNREGCLK_8730A 8
#define BIT_MASK_FREQVALUE_UNREGCLK_8730A 0xffffff
#define BIT_FREQVALUE_UNREGCLK_8730A(x) (((x) & BIT_MASK_FREQVALUE_UNREGCLK_8730A) << BIT_SHIFT_FREQVALUE_UNREGCLK_8730A)
#define BITS_FREQVALUE_UNREGCLK_8730A (BIT_MASK_FREQVALUE_UNREGCLK_8730A << BIT_SHIFT_FREQVALUE_UNREGCLK_8730A)
#define BIT_CLEAR_FREQVALUE_UNREGCLK_8730A(x) ((x) & (~BITS_FREQVALUE_UNREGCLK_8730A))
#define BIT_GET_FREQVALUE_UNREGCLK_8730A(x) (((x) >> BIT_SHIFT_FREQVALUE_UNREGCLK_8730A) & BIT_MASK_FREQVALUE_UNREGCLK_8730A)
#define BIT_SET_FREQVALUE_UNREGCLK_8730A(x, v) (BIT_CLEAR_FREQVALUE_UNREGCLK_8730A(x) | BIT_FREQVALUE_UNREGCLK_8730A(v))

#define BIT_CAL32K_DBGMOD_8730A BIT(7)

#define BIT_SHIFT_NCO_THRS_8730A 0
#define BIT_MASK_NCO_THRS_8730A 0x7f
#define BIT_NCO_THRS_8730A(x) (((x) & BIT_MASK_NCO_THRS_8730A) << BIT_SHIFT_NCO_THRS_8730A)
#define BITS_NCO_THRS_8730A (BIT_MASK_NCO_THRS_8730A << BIT_SHIFT_NCO_THRS_8730A)
#define BIT_CLEAR_NCO_THRS_8730A(x) ((x) & (~BITS_NCO_THRS_8730A))
#define BIT_GET_NCO_THRS_8730A(x) (((x) >> BIT_SHIFT_NCO_THRS_8730A) & BIT_MASK_NCO_THRS_8730A)
#define BIT_SET_NCO_THRS_8730A(x, v) (BIT_CLEAR_NCO_THRS_8730A(x) | BIT_NCO_THRS_8730A(v))

/* 2 REG_32K_XTAL_CR_8730A */

#define BIT_SHIFT_XTAL_DIV_FREQ_8730A 0
#define BIT_MASK_XTAL_DIV_FREQ_8730A 0xffff
#define BIT_XTAL_DIV_FREQ_8730A(x) (((x) & BIT_MASK_XTAL_DIV_FREQ_8730A) << BIT_SHIFT_XTAL_DIV_FREQ_8730A)
#define BITS_XTAL_DIV_FREQ_8730A (BIT_MASK_XTAL_DIV_FREQ_8730A << BIT_SHIFT_XTAL_DIV_FREQ_8730A)
#define BIT_CLEAR_XTAL_DIV_FREQ_8730A(x) ((x) & (~BITS_XTAL_DIV_FREQ_8730A))
#define BIT_GET_XTAL_DIV_FREQ_8730A(x) (((x) >> BIT_SHIFT_XTAL_DIV_FREQ_8730A) & BIT_MASK_XTAL_DIV_FREQ_8730A)
#define BIT_SET_XTAL_DIV_FREQ_8730A(x, v) (BIT_CLEAR_XTAL_DIV_FREQ_8730A(x) | BIT_XTAL_DIV_FREQ_8730A(v))

/* 2 REG_C2HEVT_8730A	-SD RESVEVED REGISTER FOR C2H INFORMATION (RESERVED) */

#define BIT_SHIFT_C2HEVT_MSG_V1_8730A 0
#define BIT_MASK_C2HEVT_MSG_V1_8730A 0xffffffffL
#define BIT_C2HEVT_MSG_V1_8730A(x) (((x) & BIT_MASK_C2HEVT_MSG_V1_8730A) << BIT_SHIFT_C2HEVT_MSG_V1_8730A)
#define BITS_C2HEVT_MSG_V1_8730A (BIT_MASK_C2HEVT_MSG_V1_8730A << BIT_SHIFT_C2HEVT_MSG_V1_8730A)
#define BIT_CLEAR_C2HEVT_MSG_V1_8730A(x) ((x) & (~BITS_C2HEVT_MSG_V1_8730A))
#define BIT_GET_C2HEVT_MSG_V1_8730A(x) (((x) >> BIT_SHIFT_C2HEVT_MSG_V1_8730A) & BIT_MASK_C2HEVT_MSG_V1_8730A)
#define BIT_SET_C2HEVT_MSG_V1_8730A(x, v) (BIT_CLEAR_C2HEVT_MSG_V1_8730A(x) | BIT_C2HEVT_MSG_V1_8730A(v))

/* 2 REG_C2HEVT_1_8730A	-SD RESVEVED REGISTER FOR C2H INFORMATION (RESERVED) */

#define BIT_SHIFT_C2HEVT_MSG_1_8730A 0
#define BIT_MASK_C2HEVT_MSG_1_8730A 0xffffffffL
#define BIT_C2HEVT_MSG_1_8730A(x) (((x) & BIT_MASK_C2HEVT_MSG_1_8730A) << BIT_SHIFT_C2HEVT_MSG_1_8730A)
#define BITS_C2HEVT_MSG_1_8730A (BIT_MASK_C2HEVT_MSG_1_8730A << BIT_SHIFT_C2HEVT_MSG_1_8730A)
#define BIT_CLEAR_C2HEVT_MSG_1_8730A(x) ((x) & (~BITS_C2HEVT_MSG_1_8730A))
#define BIT_GET_C2HEVT_MSG_1_8730A(x) (((x) >> BIT_SHIFT_C2HEVT_MSG_1_8730A) & BIT_MASK_C2HEVT_MSG_1_8730A)
#define BIT_SET_C2HEVT_MSG_1_8730A(x, v) (BIT_CLEAR_C2HEVT_MSG_1_8730A(x) | BIT_C2HEVT_MSG_1_8730A(v))

/* 2 REG_C2HEVT_2_8730A	-SD RESVEVED REGISTER FOR C2H INFORMATION (RESERVED) */

#define BIT_SHIFT_C2HEVT_MSG_2_8730A 0
#define BIT_MASK_C2HEVT_MSG_2_8730A 0xffffffffL
#define BIT_C2HEVT_MSG_2_8730A(x) (((x) & BIT_MASK_C2HEVT_MSG_2_8730A) << BIT_SHIFT_C2HEVT_MSG_2_8730A)
#define BITS_C2HEVT_MSG_2_8730A (BIT_MASK_C2HEVT_MSG_2_8730A << BIT_SHIFT_C2HEVT_MSG_2_8730A)
#define BIT_CLEAR_C2HEVT_MSG_2_8730A(x) ((x) & (~BITS_C2HEVT_MSG_2_8730A))
#define BIT_GET_C2HEVT_MSG_2_8730A(x) (((x) >> BIT_SHIFT_C2HEVT_MSG_2_8730A) & BIT_MASK_C2HEVT_MSG_2_8730A)
#define BIT_SET_C2HEVT_MSG_2_8730A(x, v) (BIT_CLEAR_C2HEVT_MSG_2_8730A(x) | BIT_C2HEVT_MSG_2_8730A(v))

/* 2 REG_C2HEVT_3_8730A	-SD RESVEVED REGISTER FOR C2H INFORMATION (RESERVED) */

#define BIT_SHIFT_C2HEVT_MSG_3_8730A 0
#define BIT_MASK_C2HEVT_MSG_3_8730A 0xffffffffL
#define BIT_C2HEVT_MSG_3_8730A(x) (((x) & BIT_MASK_C2HEVT_MSG_3_8730A) << BIT_SHIFT_C2HEVT_MSG_3_8730A)
#define BITS_C2HEVT_MSG_3_8730A (BIT_MASK_C2HEVT_MSG_3_8730A << BIT_SHIFT_C2HEVT_MSG_3_8730A)
#define BIT_CLEAR_C2HEVT_MSG_3_8730A(x) ((x) & (~BITS_C2HEVT_MSG_3_8730A))
#define BIT_GET_C2HEVT_MSG_3_8730A(x) (((x) >> BIT_SHIFT_C2HEVT_MSG_3_8730A) & BIT_MASK_C2HEVT_MSG_3_8730A)
#define BIT_SET_C2HEVT_MSG_3_8730A(x, v) (BIT_CLEAR_C2HEVT_MSG_3_8730A(x) | BIT_C2HEVT_MSG_3_8730A(v))

/* 2 REG_HW_IOE_CR_8730A	-HW IO ENGINE CONFIGURE REGISTER */
#define BIT_HIOE_ACTIVE_8730A BIT(31)
#define BIT_HIOE_RESTORE_REQ_8730A BIT(25)
#define BIT_HIOE_BACKUP_REQ_8730A BIT(24)

#define BIT_SHIFT_HIOE_END_ADDR_8730A 12
#define BIT_MASK_HIOE_END_ADDR_8730A 0xfff
#define BIT_HIOE_END_ADDR_8730A(x) (((x) & BIT_MASK_HIOE_END_ADDR_8730A) << BIT_SHIFT_HIOE_END_ADDR_8730A)
#define BITS_HIOE_END_ADDR_8730A (BIT_MASK_HIOE_END_ADDR_8730A << BIT_SHIFT_HIOE_END_ADDR_8730A)
#define BIT_CLEAR_HIOE_END_ADDR_8730A(x) ((x) & (~BITS_HIOE_END_ADDR_8730A))
#define BIT_GET_HIOE_END_ADDR_8730A(x) (((x) >> BIT_SHIFT_HIOE_END_ADDR_8730A) & BIT_MASK_HIOE_END_ADDR_8730A)
#define BIT_SET_HIOE_END_ADDR_8730A(x, v) (BIT_CLEAR_HIOE_END_ADDR_8730A(x) | BIT_HIOE_END_ADDR_8730A(v))

#define BIT_SHIFT_HIOE_STR_ADDR_8730A 0
#define BIT_MASK_HIOE_STR_ADDR_8730A 0xfff
#define BIT_HIOE_STR_ADDR_8730A(x) (((x) & BIT_MASK_HIOE_STR_ADDR_8730A) << BIT_SHIFT_HIOE_STR_ADDR_8730A)
#define BITS_HIOE_STR_ADDR_8730A (BIT_MASK_HIOE_STR_ADDR_8730A << BIT_SHIFT_HIOE_STR_ADDR_8730A)
#define BIT_CLEAR_HIOE_STR_ADDR_8730A(x) ((x) & (~BITS_HIOE_STR_ADDR_8730A))
#define BIT_GET_HIOE_STR_ADDR_8730A(x) (((x) >> BIT_SHIFT_HIOE_STR_ADDR_8730A) & BIT_MASK_HIOE_STR_ADDR_8730A)
#define BIT_SET_HIOE_STR_ADDR_8730A(x, v) (BIT_CLEAR_HIOE_STR_ADDR_8730A(x) | BIT_HIOE_STR_ADDR_8730A(v))

/* 2 REG_BB_RFC_ATR_8730A	-BB/RFC REG ACCESS TIME REGISTER */

#define BIT_SHIFT_PHYRE_CNT_8730A 12
#define BIT_MASK_PHYRE_CNT_8730A 0xf
#define BIT_PHYRE_CNT_8730A(x) (((x) & BIT_MASK_PHYRE_CNT_8730A) << BIT_SHIFT_PHYRE_CNT_8730A)
#define BITS_PHYRE_CNT_8730A (BIT_MASK_PHYRE_CNT_8730A << BIT_SHIFT_PHYRE_CNT_8730A)
#define BIT_CLEAR_PHYRE_CNT_8730A(x) ((x) & (~BITS_PHYRE_CNT_8730A))
#define BIT_GET_PHYRE_CNT_8730A(x) (((x) >> BIT_SHIFT_PHYRE_CNT_8730A) & BIT_MASK_PHYRE_CNT_8730A)
#define BIT_SET_PHYRE_CNT_8730A(x, v) (BIT_CLEAR_PHYRE_CNT_8730A(x) | BIT_PHYRE_CNT_8730A(v))

#define BIT_SHIFT_PHYWR_SETUP_CNT_8730A 8
#define BIT_MASK_PHYWR_SETUP_CNT_8730A 0xf
#define BIT_PHYWR_SETUP_CNT_8730A(x) (((x) & BIT_MASK_PHYWR_SETUP_CNT_8730A) << BIT_SHIFT_PHYWR_SETUP_CNT_8730A)
#define BITS_PHYWR_SETUP_CNT_8730A (BIT_MASK_PHYWR_SETUP_CNT_8730A << BIT_SHIFT_PHYWR_SETUP_CNT_8730A)
#define BIT_CLEAR_PHYWR_SETUP_CNT_8730A(x) ((x) & (~BITS_PHYWR_SETUP_CNT_8730A))
#define BIT_GET_PHYWR_SETUP_CNT_8730A(x) (((x) >> BIT_SHIFT_PHYWR_SETUP_CNT_8730A) & BIT_MASK_PHYWR_SETUP_CNT_8730A)
#define BIT_SET_PHYWR_SETUP_CNT_8730A(x, v) (BIT_CLEAR_PHYWR_SETUP_CNT_8730A(x) | BIT_PHYWR_SETUP_CNT_8730A(v))

#define BIT_SHIFT_PHYWR_HOLD_CNT_8730A 4
#define BIT_MASK_PHYWR_HOLD_CNT_8730A 0xf
#define BIT_PHYWR_HOLD_CNT_8730A(x) (((x) & BIT_MASK_PHYWR_HOLD_CNT_8730A) << BIT_SHIFT_PHYWR_HOLD_CNT_8730A)
#define BITS_PHYWR_HOLD_CNT_8730A (BIT_MASK_PHYWR_HOLD_CNT_8730A << BIT_SHIFT_PHYWR_HOLD_CNT_8730A)
#define BIT_CLEAR_PHYWR_HOLD_CNT_8730A(x) ((x) & (~BITS_PHYWR_HOLD_CNT_8730A))
#define BIT_GET_PHYWR_HOLD_CNT_8730A(x) (((x) >> BIT_SHIFT_PHYWR_HOLD_CNT_8730A) & BIT_MASK_PHYWR_HOLD_CNT_8730A)
#define BIT_SET_PHYWR_HOLD_CNT_8730A(x, v) (BIT_CLEAR_PHYWR_HOLD_CNT_8730A(x) | BIT_PHYWR_HOLD_CNT_8730A(v))

#define BIT_SHIFT_PHYRD_WAIT_CNT_8730A 0
#define BIT_MASK_PHYRD_WAIT_CNT_8730A 0xf
#define BIT_PHYRD_WAIT_CNT_8730A(x) (((x) & BIT_MASK_PHYRD_WAIT_CNT_8730A) << BIT_SHIFT_PHYRD_WAIT_CNT_8730A)
#define BITS_PHYRD_WAIT_CNT_8730A (BIT_MASK_PHYRD_WAIT_CNT_8730A << BIT_SHIFT_PHYRD_WAIT_CNT_8730A)
#define BIT_CLEAR_PHYRD_WAIT_CNT_8730A(x) ((x) & (~BITS_PHYRD_WAIT_CNT_8730A))
#define BIT_GET_PHYRD_WAIT_CNT_8730A(x) (((x) >> BIT_SHIFT_PHYRD_WAIT_CNT_8730A) & BIT_MASK_PHYRD_WAIT_CNT_8730A)
#define BIT_SET_PHYRD_WAIT_CNT_8730A(x, v) (BIT_CLEAR_PHYRD_WAIT_CNT_8730A(x) | BIT_PHYRD_WAIT_CNT_8730A(v))

/* 2 REG_SW_DEFINED_PAGE1_8730A	-SD RESERVED REGISTER FOR 8051 INFORMATION */

#define BIT_SHIFT_SW_DEFINED_PAGE1_V1_8730A 0
#define BIT_MASK_SW_DEFINED_PAGE1_V1_8730A 0xffffffffL
#define BIT_SW_DEFINED_PAGE1_V1_8730A(x) (((x) & BIT_MASK_SW_DEFINED_PAGE1_V1_8730A) << BIT_SHIFT_SW_DEFINED_PAGE1_V1_8730A)
#define BITS_SW_DEFINED_PAGE1_V1_8730A (BIT_MASK_SW_DEFINED_PAGE1_V1_8730A << BIT_SHIFT_SW_DEFINED_PAGE1_V1_8730A)
#define BIT_CLEAR_SW_DEFINED_PAGE1_V1_8730A(x) ((x) & (~BITS_SW_DEFINED_PAGE1_V1_8730A))
#define BIT_GET_SW_DEFINED_PAGE1_V1_8730A(x) (((x) >> BIT_SHIFT_SW_DEFINED_PAGE1_V1_8730A) & BIT_MASK_SW_DEFINED_PAGE1_V1_8730A)
#define BIT_SET_SW_DEFINED_PAGE1_V1_8730A(x, v) (BIT_CLEAR_SW_DEFINED_PAGE1_V1_8730A(x) | BIT_SW_DEFINED_PAGE1_V1_8730A(v))

/* 2 REG_SW_DEFINED_PAGE2_8730A	-SD RESERVED REGISTER FOR 8051 INFORMATION */

#define BIT_SHIFT_SW_DEFINED_PAGE2_8730A 0
#define BIT_MASK_SW_DEFINED_PAGE2_8730A 0xffffffffL
#define BIT_SW_DEFINED_PAGE2_8730A(x) (((x) & BIT_MASK_SW_DEFINED_PAGE2_8730A) << BIT_SHIFT_SW_DEFINED_PAGE2_8730A)
#define BITS_SW_DEFINED_PAGE2_8730A (BIT_MASK_SW_DEFINED_PAGE2_8730A << BIT_SHIFT_SW_DEFINED_PAGE2_8730A)
#define BIT_CLEAR_SW_DEFINED_PAGE2_8730A(x) ((x) & (~BITS_SW_DEFINED_PAGE2_8730A))
#define BIT_GET_SW_DEFINED_PAGE2_8730A(x) (((x) >> BIT_SHIFT_SW_DEFINED_PAGE2_8730A) & BIT_MASK_SW_DEFINED_PAGE2_8730A)
#define BIT_SET_SW_DEFINED_PAGE2_8730A(x, v) (BIT_CLEAR_SW_DEFINED_PAGE2_8730A(x) | BIT_SW_DEFINED_PAGE2_8730A(v))

/* 2 REG_MCUTST_I_8730A	-TEST REGISTER */

#define BIT_SHIFT_MCUDMSG_I_8730A 0
#define BIT_MASK_MCUDMSG_I_8730A 0xffffffffL
#define BIT_MCUDMSG_I_8730A(x) (((x) & BIT_MASK_MCUDMSG_I_8730A) << BIT_SHIFT_MCUDMSG_I_8730A)
#define BITS_MCUDMSG_I_8730A (BIT_MASK_MCUDMSG_I_8730A << BIT_SHIFT_MCUDMSG_I_8730A)
#define BIT_CLEAR_MCUDMSG_I_8730A(x) ((x) & (~BITS_MCUDMSG_I_8730A))
#define BIT_GET_MCUDMSG_I_8730A(x) (((x) >> BIT_SHIFT_MCUDMSG_I_8730A) & BIT_MASK_MCUDMSG_I_8730A)
#define BIT_SET_MCUDMSG_I_8730A(x, v) (BIT_CLEAR_MCUDMSG_I_8730A(x) | BIT_MCUDMSG_I_8730A(v))

/* 2 REG_MCUTST_II_8730A	-TEST REGISTER */

#define BIT_SHIFT_MCUDMSG_II_8730A 0
#define BIT_MASK_MCUDMSG_II_8730A 0xffffffffL
#define BIT_MCUDMSG_II_8730A(x) (((x) & BIT_MASK_MCUDMSG_II_8730A) << BIT_SHIFT_MCUDMSG_II_8730A)
#define BITS_MCUDMSG_II_8730A (BIT_MASK_MCUDMSG_II_8730A << BIT_SHIFT_MCUDMSG_II_8730A)
#define BIT_CLEAR_MCUDMSG_II_8730A(x) ((x) & (~BITS_MCUDMSG_II_8730A))
#define BIT_GET_MCUDMSG_II_8730A(x) (((x) >> BIT_SHIFT_MCUDMSG_II_8730A) & BIT_MASK_MCUDMSG_II_8730A)
#define BIT_SET_MCUDMSG_II_8730A(x, v) (BIT_CLEAR_MCUDMSG_II_8730A(x) | BIT_MCUDMSG_II_8730A(v))

/* 2 REG_FMETHR_8730A	-FIRMWARE MESSAGE MAIL BOX REGISTER */
#define BIT_FWMSG_INTPS_8730A BIT(31)

#define BIT_SHIFT_FW_MSG_8730A 0
#define BIT_MASK_FW_MSG_8730A 0x7fffffffL
#define BIT_FW_MSG_8730A(x) (((x) & BIT_MASK_FW_MSG_8730A) << BIT_SHIFT_FW_MSG_8730A)
#define BITS_FW_MSG_8730A (BIT_MASK_FW_MSG_8730A << BIT_SHIFT_FW_MSG_8730A)
#define BIT_CLEAR_FW_MSG_8730A(x) ((x) & (~BITS_FW_MSG_8730A))
#define BIT_GET_FW_MSG_8730A(x) (((x) >> BIT_SHIFT_FW_MSG_8730A) & BIT_MASK_FW_MSG_8730A)
#define BIT_SET_FW_MSG_8730A(x, v) (BIT_CLEAR_FW_MSG_8730A(x) | BIT_FW_MSG_8730A(v))

/* 2 REG_HMETFR_8730A	-HOST MESSAGE MAIL BOX STATUS REGISTER */

#define BIT_SHIFT_HRCV_MSG_8730A 24
#define BIT_MASK_HRCV_MSG_8730A 0xff
#define BIT_HRCV_MSG_8730A(x) (((x) & BIT_MASK_HRCV_MSG_8730A) << BIT_SHIFT_HRCV_MSG_8730A)
#define BITS_HRCV_MSG_8730A (BIT_MASK_HRCV_MSG_8730A << BIT_SHIFT_HRCV_MSG_8730A)
#define BIT_CLEAR_HRCV_MSG_8730A(x) ((x) & (~BITS_HRCV_MSG_8730A))
#define BIT_GET_HRCV_MSG_8730A(x) (((x) >> BIT_SHIFT_HRCV_MSG_8730A) & BIT_MASK_HRCV_MSG_8730A)
#define BIT_SET_HRCV_MSG_8730A(x, v) (BIT_CLEAR_HRCV_MSG_8730A(x) | BIT_HRCV_MSG_8730A(v))

#define BIT_H3MSG_VLD_8730A BIT(3)
#define BIT_H2MSG_VLD_8730A BIT(2)
#define BIT_H1MSG_VLD_8730A BIT(1)
#define BIT_H0MSG_VLD_8730A BIT(0)

/* 2 REG_HMEBOX0_8730A */

#define BIT_SHIFT_HOST_MSG_0_8730A 0
#define BIT_MASK_HOST_MSG_0_8730A 0xffffffffL
#define BIT_HOST_MSG_0_8730A(x) (((x) & BIT_MASK_HOST_MSG_0_8730A) << BIT_SHIFT_HOST_MSG_0_8730A)
#define BITS_HOST_MSG_0_8730A (BIT_MASK_HOST_MSG_0_8730A << BIT_SHIFT_HOST_MSG_0_8730A)
#define BIT_CLEAR_HOST_MSG_0_8730A(x) ((x) & (~BITS_HOST_MSG_0_8730A))
#define BIT_GET_HOST_MSG_0_8730A(x) (((x) >> BIT_SHIFT_HOST_MSG_0_8730A) & BIT_MASK_HOST_MSG_0_8730A)
#define BIT_SET_HOST_MSG_0_8730A(x, v) (BIT_CLEAR_HOST_MSG_0_8730A(x) | BIT_HOST_MSG_0_8730A(v))

/* 2 REG_HMEBOX1_8730A */

#define BIT_SHIFT_HOST_MSG_1_8730A 0
#define BIT_MASK_HOST_MSG_1_8730A 0xffffffffL
#define BIT_HOST_MSG_1_8730A(x) (((x) & BIT_MASK_HOST_MSG_1_8730A) << BIT_SHIFT_HOST_MSG_1_8730A)
#define BITS_HOST_MSG_1_8730A (BIT_MASK_HOST_MSG_1_8730A << BIT_SHIFT_HOST_MSG_1_8730A)
#define BIT_CLEAR_HOST_MSG_1_8730A(x) ((x) & (~BITS_HOST_MSG_1_8730A))
#define BIT_GET_HOST_MSG_1_8730A(x) (((x) >> BIT_SHIFT_HOST_MSG_1_8730A) & BIT_MASK_HOST_MSG_1_8730A)
#define BIT_SET_HOST_MSG_1_8730A(x, v) (BIT_CLEAR_HOST_MSG_1_8730A(x) | BIT_HOST_MSG_1_8730A(v))

/* 2 REG_HMEBOX2_8730A */

#define BIT_SHIFT_HOST_MSG_2_8730A 0
#define BIT_MASK_HOST_MSG_2_8730A 0xffffffffL
#define BIT_HOST_MSG_2_8730A(x) (((x) & BIT_MASK_HOST_MSG_2_8730A) << BIT_SHIFT_HOST_MSG_2_8730A)
#define BITS_HOST_MSG_2_8730A (BIT_MASK_HOST_MSG_2_8730A << BIT_SHIFT_HOST_MSG_2_8730A)
#define BIT_CLEAR_HOST_MSG_2_8730A(x) ((x) & (~BITS_HOST_MSG_2_8730A))
#define BIT_GET_HOST_MSG_2_8730A(x) (((x) >> BIT_SHIFT_HOST_MSG_2_8730A) & BIT_MASK_HOST_MSG_2_8730A)
#define BIT_SET_HOST_MSG_2_8730A(x, v) (BIT_CLEAR_HOST_MSG_2_8730A(x) | BIT_HOST_MSG_2_8730A(v))

/* 2 REG_HMEBOX3_8730A */

#define BIT_SHIFT_HOST_MSG_3_8730A 0
#define BIT_MASK_HOST_MSG_3_8730A 0xffffffffL
#define BIT_HOST_MSG_3_8730A(x) (((x) & BIT_MASK_HOST_MSG_3_8730A) << BIT_SHIFT_HOST_MSG_3_8730A)
#define BITS_HOST_MSG_3_8730A (BIT_MASK_HOST_MSG_3_8730A << BIT_SHIFT_HOST_MSG_3_8730A)
#define BIT_CLEAR_HOST_MSG_3_8730A(x) ((x) & (~BITS_HOST_MSG_3_8730A))
#define BIT_GET_HOST_MSG_3_8730A(x) (((x) >> BIT_SHIFT_HOST_MSG_3_8730A) & BIT_MASK_HOST_MSG_3_8730A)
#define BIT_SET_HOST_MSG_3_8730A(x, v) (BIT_CLEAR_HOST_MSG_3_8730A(x) | BIT_HOST_MSG_3_8730A(v))

/* 2 REG_LLT_IND_ACCESS_8730A */

#define BIT_SHIFT_LLTE_RWM_8730A 30
#define BIT_MASK_LLTE_RWM_8730A 0x3
#define BIT_LLTE_RWM_8730A(x) (((x) & BIT_MASK_LLTE_RWM_8730A) << BIT_SHIFT_LLTE_RWM_8730A)
#define BITS_LLTE_RWM_8730A (BIT_MASK_LLTE_RWM_8730A << BIT_SHIFT_LLTE_RWM_8730A)
#define BIT_CLEAR_LLTE_RWM_8730A(x) ((x) & (~BITS_LLTE_RWM_8730A))
#define BIT_GET_LLTE_RWM_8730A(x) (((x) >> BIT_SHIFT_LLTE_RWM_8730A) & BIT_MASK_LLTE_RWM_8730A)
#define BIT_SET_LLTE_RWM_8730A(x, v) (BIT_CLEAR_LLTE_RWM_8730A(x) | BIT_LLTE_RWM_8730A(v))

#define BIT_SHIFT_LLTINI_PWM_RDATA_8730A 16
#define BIT_MASK_LLTINI_PWM_RDATA_8730A 0xff
#define BIT_LLTINI_PWM_RDATA_8730A(x) (((x) & BIT_MASK_LLTINI_PWM_RDATA_8730A) << BIT_SHIFT_LLTINI_PWM_RDATA_8730A)
#define BITS_LLTINI_PWM_RDATA_8730A (BIT_MASK_LLTINI_PWM_RDATA_8730A << BIT_SHIFT_LLTINI_PWM_RDATA_8730A)
#define BIT_CLEAR_LLTINI_PWM_RDATA_8730A(x) ((x) & (~BITS_LLTINI_PWM_RDATA_8730A))
#define BIT_GET_LLTINI_PWM_RDATA_8730A(x) (((x) >> BIT_SHIFT_LLTINI_PWM_RDATA_8730A) & BIT_MASK_LLTINI_PWM_RDATA_8730A)
#define BIT_SET_LLTINI_PWM_RDATA_8730A(x, v) (BIT_CLEAR_LLTINI_PWM_RDATA_8730A(x) | BIT_LLTINI_PWM_RDATA_8730A(v))

#define BIT_SHIFT_LLTINI_ADDR_8730A 8
#define BIT_MASK_LLTINI_ADDR_8730A 0xff
#define BIT_LLTINI_ADDR_8730A(x) (((x) & BIT_MASK_LLTINI_ADDR_8730A) << BIT_SHIFT_LLTINI_ADDR_8730A)
#define BITS_LLTINI_ADDR_8730A (BIT_MASK_LLTINI_ADDR_8730A << BIT_SHIFT_LLTINI_ADDR_8730A)
#define BIT_CLEAR_LLTINI_ADDR_8730A(x) ((x) & (~BITS_LLTINI_ADDR_8730A))
#define BIT_GET_LLTINI_ADDR_8730A(x) (((x) >> BIT_SHIFT_LLTINI_ADDR_8730A) & BIT_MASK_LLTINI_ADDR_8730A)
#define BIT_SET_LLTINI_ADDR_8730A(x, v) (BIT_CLEAR_LLTINI_ADDR_8730A(x) | BIT_LLTINI_ADDR_8730A(v))

#define BIT_SHIFT_LLTINI_HCI_RDATA_8730A 0
#define BIT_MASK_LLTINI_HCI_RDATA_8730A 0xff
#define BIT_LLTINI_HCI_RDATA_8730A(x) (((x) & BIT_MASK_LLTINI_HCI_RDATA_8730A) << BIT_SHIFT_LLTINI_HCI_RDATA_8730A)
#define BITS_LLTINI_HCI_RDATA_8730A (BIT_MASK_LLTINI_HCI_RDATA_8730A << BIT_SHIFT_LLTINI_HCI_RDATA_8730A)
#define BIT_CLEAR_LLTINI_HCI_RDATA_8730A(x) ((x) & (~BITS_LLTINI_HCI_RDATA_8730A))
#define BIT_GET_LLTINI_HCI_RDATA_8730A(x) (((x) >> BIT_SHIFT_LLTINI_HCI_RDATA_8730A) & BIT_MASK_LLTINI_HCI_RDATA_8730A)
#define BIT_SET_LLTINI_HCI_RDATA_8730A(x, v) (BIT_CLEAR_LLTINI_HCI_RDATA_8730A(x) | BIT_LLTINI_HCI_RDATA_8730A(v))

/* 2 REG_GENTST_8730A */

#define BIT_SHIFT_GENTST_8730A 0
#define BIT_MASK_GENTST_8730A 0xffffffffL
#define BIT_GENTST_8730A(x) (((x) & BIT_MASK_GENTST_8730A) << BIT_SHIFT_GENTST_8730A)
#define BITS_GENTST_8730A (BIT_MASK_GENTST_8730A << BIT_SHIFT_GENTST_8730A)
#define BIT_CLEAR_GENTST_8730A(x) ((x) & (~BITS_GENTST_8730A))
#define BIT_GET_GENTST_8730A(x) (((x) >> BIT_SHIFT_GENTST_8730A) & BIT_MASK_GENTST_8730A)
#define BIT_SET_GENTST_8730A(x, v) (BIT_CLEAR_GENTST_8730A(x) | BIT_GENTST_8730A(v))

/* 2 REG_BB_ACCESS_CTRL_8730A */

#define BIT_SHIFT_BB_WRITE_READ_8730A 30
#define BIT_MASK_BB_WRITE_READ_8730A 0x3
#define BIT_BB_WRITE_READ_8730A(x) (((x) & BIT_MASK_BB_WRITE_READ_8730A) << BIT_SHIFT_BB_WRITE_READ_8730A)
#define BITS_BB_WRITE_READ_8730A (BIT_MASK_BB_WRITE_READ_8730A << BIT_SHIFT_BB_WRITE_READ_8730A)
#define BIT_CLEAR_BB_WRITE_READ_8730A(x) ((x) & (~BITS_BB_WRITE_READ_8730A))
#define BIT_GET_BB_WRITE_READ_8730A(x) (((x) >> BIT_SHIFT_BB_WRITE_READ_8730A) & BIT_MASK_BB_WRITE_READ_8730A)
#define BIT_SET_BB_WRITE_READ_8730A(x, v) (BIT_CLEAR_BB_WRITE_READ_8730A(x) | BIT_BB_WRITE_READ_8730A(v))

#define BIT_SHIFT_BB_WRITE_EN_V1_8730A 15
#define BIT_MASK_BB_WRITE_EN_V1_8730A 0xf
#define BIT_BB_WRITE_EN_V1_8730A(x) (((x) & BIT_MASK_BB_WRITE_EN_V1_8730A) << BIT_SHIFT_BB_WRITE_EN_V1_8730A)
#define BITS_BB_WRITE_EN_V1_8730A (BIT_MASK_BB_WRITE_EN_V1_8730A << BIT_SHIFT_BB_WRITE_EN_V1_8730A)
#define BIT_CLEAR_BB_WRITE_EN_V1_8730A(x) ((x) & (~BITS_BB_WRITE_EN_V1_8730A))
#define BIT_GET_BB_WRITE_EN_V1_8730A(x) (((x) >> BIT_SHIFT_BB_WRITE_EN_V1_8730A) & BIT_MASK_BB_WRITE_EN_V1_8730A)
#define BIT_SET_BB_WRITE_EN_V1_8730A(x, v) (BIT_CLEAR_BB_WRITE_EN_V1_8730A(x) | BIT_BB_WRITE_EN_V1_8730A(v))

#define BIT_SHIFT_BB_ADDR_V1_8730A 2
#define BIT_MASK_BB_ADDR_V1_8730A 0x1fff
#define BIT_BB_ADDR_V1_8730A(x) (((x) & BIT_MASK_BB_ADDR_V1_8730A) << BIT_SHIFT_BB_ADDR_V1_8730A)
#define BITS_BB_ADDR_V1_8730A (BIT_MASK_BB_ADDR_V1_8730A << BIT_SHIFT_BB_ADDR_V1_8730A)
#define BIT_CLEAR_BB_ADDR_V1_8730A(x) ((x) & (~BITS_BB_ADDR_V1_8730A))
#define BIT_GET_BB_ADDR_V1_8730A(x) (((x) >> BIT_SHIFT_BB_ADDR_V1_8730A) & BIT_MASK_BB_ADDR_V1_8730A)
#define BIT_SET_BB_ADDR_V1_8730A(x, v) (BIT_CLEAR_BB_ADDR_V1_8730A(x) | BIT_BB_ADDR_V1_8730A(v))

#define BIT_BB_ERRACC_8730A BIT(0)

/* 2 REG_BB_ACCESS_DATA_8730A */

#define BIT_SHIFT_BB_DATA_8730A 0
#define BIT_MASK_BB_DATA_8730A 0xffffffffL
#define BIT_BB_DATA_8730A(x) (((x) & BIT_MASK_BB_DATA_8730A) << BIT_SHIFT_BB_DATA_8730A)
#define BITS_BB_DATA_8730A (BIT_MASK_BB_DATA_8730A << BIT_SHIFT_BB_DATA_8730A)
#define BIT_CLEAR_BB_DATA_8730A(x) ((x) & (~BITS_BB_DATA_8730A))
#define BIT_GET_BB_DATA_8730A(x) (((x) >> BIT_SHIFT_BB_DATA_8730A) & BIT_MASK_BB_DATA_8730A)
#define BIT_SET_BB_DATA_8730A(x, v) (BIT_CLEAR_BB_DATA_8730A(x) | BIT_BB_DATA_8730A(v))

/* 2 REG_HMEBOX_E0_8730A	-HOST MESSAGE MAIL BOX 4 REGISTER */

#define BIT_SHIFT_HMEBOX_E0_8730A 0
#define BIT_MASK_HMEBOX_E0_8730A 0xffffffffL
#define BIT_HMEBOX_E0_8730A(x) (((x) & BIT_MASK_HMEBOX_E0_8730A) << BIT_SHIFT_HMEBOX_E0_8730A)
#define BITS_HMEBOX_E0_8730A (BIT_MASK_HMEBOX_E0_8730A << BIT_SHIFT_HMEBOX_E0_8730A)
#define BIT_CLEAR_HMEBOX_E0_8730A(x) ((x) & (~BITS_HMEBOX_E0_8730A))
#define BIT_GET_HMEBOX_E0_8730A(x) (((x) >> BIT_SHIFT_HMEBOX_E0_8730A) & BIT_MASK_HMEBOX_E0_8730A)
#define BIT_SET_HMEBOX_E0_8730A(x, v) (BIT_CLEAR_HMEBOX_E0_8730A(x) | BIT_HMEBOX_E0_8730A(v))

/* 2 REG_HMEBOX_E1_8730A	-HOST MESSAGE MAIL BOX 5 REGISTER */

#define BIT_SHIFT_HMEBOX_E1_8730A 0
#define BIT_MASK_HMEBOX_E1_8730A 0xffffffffL
#define BIT_HMEBOX_E1_8730A(x) (((x) & BIT_MASK_HMEBOX_E1_8730A) << BIT_SHIFT_HMEBOX_E1_8730A)
#define BITS_HMEBOX_E1_8730A (BIT_MASK_HMEBOX_E1_8730A << BIT_SHIFT_HMEBOX_E1_8730A)
#define BIT_CLEAR_HMEBOX_E1_8730A(x) ((x) & (~BITS_HMEBOX_E1_8730A))
#define BIT_GET_HMEBOX_E1_8730A(x) (((x) >> BIT_SHIFT_HMEBOX_E1_8730A) & BIT_MASK_HMEBOX_E1_8730A)
#define BIT_SET_HMEBOX_E1_8730A(x, v) (BIT_CLEAR_HMEBOX_E1_8730A(x) | BIT_HMEBOX_E1_8730A(v))

/* 2 REG_HMEBOX_E2_8730A	-HOST MESSAGE MAIL BOX 6 REGISTER */

#define BIT_SHIFT_HMEBOX_E2_8730A 0
#define BIT_MASK_HMEBOX_E2_8730A 0xffffffffL
#define BIT_HMEBOX_E2_8730A(x) (((x) & BIT_MASK_HMEBOX_E2_8730A) << BIT_SHIFT_HMEBOX_E2_8730A)
#define BITS_HMEBOX_E2_8730A (BIT_MASK_HMEBOX_E2_8730A << BIT_SHIFT_HMEBOX_E2_8730A)
#define BIT_CLEAR_HMEBOX_E2_8730A(x) ((x) & (~BITS_HMEBOX_E2_8730A))
#define BIT_GET_HMEBOX_E2_8730A(x) (((x) >> BIT_SHIFT_HMEBOX_E2_8730A) & BIT_MASK_HMEBOX_E2_8730A)
#define BIT_SET_HMEBOX_E2_8730A(x, v) (BIT_CLEAR_HMEBOX_E2_8730A(x) | BIT_HMEBOX_E2_8730A(v))

/* 2 REG_HMEBOX_E3_8730A	-HOST MESSAGE MAIL BOX 7 REGISTER */

#define BIT_SHIFT_HMEBOX_E3_8730A 0
#define BIT_MASK_HMEBOX_E3_8730A 0xffffffffL
#define BIT_HMEBOX_E3_8730A(x) (((x) & BIT_MASK_HMEBOX_E3_8730A) << BIT_SHIFT_HMEBOX_E3_8730A)
#define BITS_HMEBOX_E3_8730A (BIT_MASK_HMEBOX_E3_8730A << BIT_SHIFT_HMEBOX_E3_8730A)
#define BIT_CLEAR_HMEBOX_E3_8730A(x) ((x) & (~BITS_HMEBOX_E3_8730A))
#define BIT_GET_HMEBOX_E3_8730A(x) (((x) >> BIT_SHIFT_HMEBOX_E3_8730A) & BIT_MASK_HMEBOX_E3_8730A)
#define BIT_SET_HMEBOX_E3_8730A(x, v) (BIT_CLEAR_HMEBOX_E3_8730A(x) | BIT_HMEBOX_E3_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_ZB2WL_MAILBOX_8730A */

#define BIT_SHIFT_ZB2WL_MAILBOX_8730A 0
#define BIT_MASK_ZB2WL_MAILBOX_8730A 0xffffffffL
#define BIT_ZB2WL_MAILBOX_8730A(x) (((x) & BIT_MASK_ZB2WL_MAILBOX_8730A) << BIT_SHIFT_ZB2WL_MAILBOX_8730A)
#define BITS_ZB2WL_MAILBOX_8730A (BIT_MASK_ZB2WL_MAILBOX_8730A << BIT_SHIFT_ZB2WL_MAILBOX_8730A)
#define BIT_CLEAR_ZB2WL_MAILBOX_8730A(x) ((x) & (~BITS_ZB2WL_MAILBOX_8730A))
#define BIT_GET_ZB2WL_MAILBOX_8730A(x) (((x) >> BIT_SHIFT_ZB2WL_MAILBOX_8730A) & BIT_MASK_ZB2WL_MAILBOX_8730A)
#define BIT_SET_ZB2WL_MAILBOX_8730A(x, v) (BIT_CLEAR_ZB2WL_MAILBOX_8730A(x) | BIT_ZB2WL_MAILBOX_8730A(v))

/* 2 REG_WL2ZB_MAILBOX_8730A */

#define BIT_SHIFT_WL2ZB_MAILBOX_8730A 0
#define BIT_MASK_WL2ZB_MAILBOX_8730A 0xffffffffL
#define BIT_WL2ZB_MAILBOX_8730A(x) (((x) & BIT_MASK_WL2ZB_MAILBOX_8730A) << BIT_SHIFT_WL2ZB_MAILBOX_8730A)
#define BITS_WL2ZB_MAILBOX_8730A (BIT_MASK_WL2ZB_MAILBOX_8730A << BIT_SHIFT_WL2ZB_MAILBOX_8730A)
#define BIT_CLEAR_WL2ZB_MAILBOX_8730A(x) ((x) & (~BITS_WL2ZB_MAILBOX_8730A))
#define BIT_GET_WL2ZB_MAILBOX_8730A(x) (((x) >> BIT_SHIFT_WL2ZB_MAILBOX_8730A) & BIT_MASK_WL2ZB_MAILBOX_8730A)
#define BIT_SET_WL2ZB_MAILBOX_8730A(x, v) (BIT_CLEAR_WL2ZB_MAILBOX_8730A(x) | BIT_WL2ZB_MAILBOX_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_FE2IMR_8730A */
#define BIT__FE3ISR__INT_EN_8730A BIT(29)
#define BIT_FS_ATIM_PORT1_INT_EN_8730A BIT(24)
#define BIT_FS_ATIM_MB7_INT_EN_8730A BIT(23)
#define BIT_FS_ATIM_MB6_INT_EN_8730A BIT(22)
#define BIT_FS_ATIM_MB5_INT_EN_8730A BIT(21)
#define BIT_FS_ATIM_MB4_INT_EN_8730A BIT(20)
#define BIT_FS_ATIM_MB3_INT_EN_8730A BIT(19)
#define BIT_FS_ATIM_MB2_INT_EN_8730A BIT(18)
#define BIT_FS_ATIM_MB1_INT_EN_8730A BIT(17)
#define BIT_FS_ATIM_MB0_INT_EN_8730A BIT(16)
#define BIT_FS_CTWE_INT2_EN_8730A BIT(15)
#define BIT_FS_CTWE_INT_EN0_8730A BIT(14)
#define BIT_FS_CTWE_INT_EN1_8730A BIT(13)
#define BIT_FS_TBTTALL_INT_EN_8730A BIT(12)
#define BIT_FS_TBTT4INT_EN_8730A BIT(11)
#define BIT_FS_TBTT3INT_EN_8730A BIT(10)
#define BIT_FS_TBTT2INT_EN_8730A BIT(9)
#define BIT_FS_TBTT1INT_EN_8730A BIT(8)
#define BIT_FS_TBTT0_MB7INT_EN_8730A BIT(7)
#define BIT_FS_TBTT0_MB6INT_EN_8730A BIT(6)
#define BIT_FS_TBTT0_MB5INT_EN_8730A BIT(5)
#define BIT_FS_TBTT0_MB4INT_EN_8730A BIT(4)
#define BIT_FS_TBTT0_MB3INT_EN_8730A BIT(3)
#define BIT_FS_TBTT0_MB2INT_EN_8730A BIT(2)
#define BIT_FS_TBTT0_MB1INT_EN_8730A BIT(1)
#define BIT_FS_TBTT0_INT_EN_8730A BIT(0)

/* 2 REG_FE2ISR_8730A */
#define BIT__FE3ISR__INT_8730A BIT(29)
#define BIT_FS_ATIM_PORT1_INT_8730A BIT(24)
#define BIT_FS_ATIM_MB7_INT_8730A BIT(23)
#define BIT_FS_ATIM_MB6_INT_8730A BIT(22)
#define BIT_FS_ATIM_MB5_INT_8730A BIT(21)
#define BIT_FS_ATIM_MB4_INT_8730A BIT(20)
#define BIT_FS_ATIM_MB3_INT_8730A BIT(19)
#define BIT_FS_ATIM_MB2_INT_8730A BIT(18)
#define BIT_FS_ATIM_MB1_INT_8730A BIT(17)
#define BIT_FS_ATIM_MB0_INT_8730A BIT(16)
#define BIT_FS_CTWE_INT2_8730A BIT(15)
#define BIT_FS_CTWE_INT0_8730A BIT(14)
#define BIT_FS_CTWE_INT1_8730A BIT(13)
#define BIT_FS_TBTTALL_INT_8730A BIT(12)
#define BIT_FS_TBTT4INT_8730A BIT(11)
#define BIT_FS_TBTT3INT_8730A BIT(10)
#define BIT_FS_TBTT2INT_8730A BIT(9)
#define BIT_FS_TBTT1INT_8730A BIT(8)
#define BIT_FS_TBTT0_MB7INT_8730A BIT(7)
#define BIT_FS_TBTT0_MB6INT_8730A BIT(6)
#define BIT_FS_TBTT0_MB5INT_8730A BIT(5)
#define BIT_FS_TBTT0_MB4INT_8730A BIT(4)
#define BIT_FS_TBTT0_MB3INT_8730A BIT(3)
#define BIT_FS_TBTT0_MB2INT_8730A BIT(2)
#define BIT_FS_TBTT0_MB1INT_8730A BIT(1)
#define BIT_FS_TBTT0_INT_8730A BIT(0)

/* 2 REG_FE3IMR_8730A */
#define BIT_FE1ISR_INT_EN_8730A BIT(31)
#define BIT_FE2ISR_INT_EN_8730A BIT(30)
#define BIT_FE4ISR_INT_EN_8730A BIT(29)
#define BIT_FE5ISR_INT_EN_8730A BIT(28)
#define BIT_FE6ISR_INT_EN_8730A BIT(27)
#define BIT_FISR_INT_EN_8730A BIT(26)
#define BIT_FISR1_INT_EN_8730A BIT(25)
#define BIT_FS_BCNELY2_AGGR_INT_EN_8730A BIT(17)
#define BIT_FS_BCNELY1_AGGR_INT_EN_8730A BIT(16)
#define BIT_FS_BCNELY0_AGGR_INT_EN_8730A BIT(15)
#define BIT_FS_ON_SCK_INT_EN_8730A BIT(14)
#define BIT_FS_BCNERLY4_INT_EN_8730A BIT(11)
#define BIT_FS_BCNERLY3_INT_EN_8730A BIT(10)
#define BIT_FS_BCNERLY2_INT_EN_8730A BIT(9)
#define BIT_FS_BCNERLY1_INT_EN_8730A BIT(8)
#define BIT_FS_BCNERLY0_MB7INT_EN_8730A BIT(7)
#define BIT_FS_BCNERLY0_MB6INT_EN_8730A BIT(6)
#define BIT_FS_BCNERLY0_MB5INT_EN_8730A BIT(5)
#define BIT_FS_BCNERLY0_MB4INT_EN_8730A BIT(4)
#define BIT_FS_BCNERLY0_MB3INT_EN_8730A BIT(3)
#define BIT_FS_BCNERLY0_MB2INT_EN_8730A BIT(2)
#define BIT_FS_BCNERLY0_MB1INT_EN_8730A BIT(1)
#define BIT_FS_BCNERLY0_INT_EN_8730A BIT(0)

/* 2 REG_FE3ISR_8730A */
#define BIT_FE1ISR_INT_8730A BIT(31)
#define BIT_FE2ISR_INT_8730A BIT(30)
#define BIT_FE4ISR_INT_8730A BIT(29)
#define BIT_FE5ISR_INT_8730A BIT(28)
#define BIT_FE6ISR_INT_8730A BIT(27)
#define BIT_FISR_INT_8730A BIT(26)
#define BIT_FISR1_INT_8730A BIT(25)
#define BIT_FS_BCNELY2_AGGR_INT_8730A BIT(17)
#define BIT_FS_BCNELY1_AGGR_INT_8730A BIT(16)
#define BIT_FS_BCNELY0_AGGR_INT_8730A BIT(15)
#define BIT_FS_ON_SCK_INT_8730A BIT(14)
#define BIT_FS_BCNERLY4_INT_8730A BIT(11)
#define BIT_FS_BCNERLY3_INT_8730A BIT(10)
#define BIT_FS_BCNERLY2_INT_8730A BIT(9)
#define BIT_FS_BCNERLY1_INT_8730A BIT(8)
#define BIT_FS_BCNERLY0_MB7INT_8730A BIT(7)
#define BIT_FS_BCNERLY0_MB6INT_8730A BIT(6)
#define BIT_FS_BCNERLY0_MB5INT_8730A BIT(5)
#define BIT_FS_BCNERLY0_MB4INT_8730A BIT(4)
#define BIT_FS_BCNERLY0_MB3INT_8730A BIT(3)
#define BIT_FS_BCNERLY0_MB2INT_8730A BIT(2)
#define BIT_FS_BCNERLY0_MB1INT_8730A BIT(1)
#define BIT_FS_BCNERLY0_INT_8730A BIT(0)

/* 2 REG_FE4IMR_8730A */
#define BIT_FS_PCIE_BCNDMAERR_INT_EN_8730A BIT(31)
#define BIT_FS_BCNDMA1_INT_EN_8730A BIT(30)
#define BIT_FS_BCNDMA0_MB7_INT_EN_8730A BIT(29)
#define BIT_FS_BCNDMA0_MB6_INT_EN_8730A BIT(28)
#define BIT_FS_BCNDMA0_MB5_INT_EN_8730A BIT(27)
#define BIT_FS_BCNDMA0_MB4_INT_EN_8730A BIT(26)
#define BIT_FS_BCNDMA0_MB3_INT_EN_8730A BIT(25)
#define BIT_FS_BCNDMA0_MB2_INT_EN_8730A BIT(24)
#define BIT_FS_BCNDMA0_MB1_INT_EN_8730A BIT(23)
#define BIT_FS_BCNDMA0_INT_EN_8730A BIT(22)
#define BIT_FS_BCNDMA2_INT_EN_8730A BIT(21)
#define BIT_PORT4_PKTIN_INT_EN_8730A BIT(19)
#define BIT_PORT3_PKTIN_INT_EN_8730A BIT(18)
#define BIT_PORT0_PKTIN_INT_EN_8730A BIT(17)
#define BIT_PORT1_PKTIN_INT_EN_8730A BIT(16)
#define BIT_PORT4_RXUCMD0_OK_INT_EN_8730A BIT(15)
#define BIT_PORT4_RXUCMD1_OK_INT_EN_8730A BIT(14)
#define BIT_PORT4_RXBCMD0_OK_INT_EN_8730A BIT(13)
#define BIT_PORT4_RXBCMD1_OK_INT_EN_8730A BIT(12)
#define BIT_PORT3_RXUCMD0_OK_INT_EN_8730A BIT(11)
#define BIT_PORT3_RXUCMD1_OK_INT_EN_8730A BIT(10)
#define BIT_PORT3_RXBCMD0_OK_INT_EN_8730A BIT(9)
#define BIT_PORT3_RXBCMD1_OK_INT_EN_8730A BIT(8)
#define BIT_PORT2_RXUCMD0_OK_INT_EN_8730A BIT(7)
#define BIT_PORT2_RXUCMD1_OK_INT_EN_8730A BIT(6)
#define BIT_PORT2_RXBCMD0_OK_INT_EN_8730A BIT(5)
#define BIT_PORT2_RXBCMD1_OK_INT_EN_8730A BIT(4)
#define BIT_PORT1_RXUCMD0_OK_INT_EN_8730A BIT(3)
#define BIT_PORT1_RXUCMD1_OK_INT_EN_8730A BIT(2)
#define BIT_PORT1_RXBCMD0_OK_INT_EN_8730A BIT(1)
#define BIT_PORT1_RXBCMD1_OK_INT_EN_8730A BIT(0)

/* 2 REG_FE4ISR_8730A */
#define BIT_FS_PCIE_BCNDMAERR_INT_8730A BIT(31)
#define BIT_FS_BCNDMA1_INT_8730A BIT(30)
#define BIT_FS_BCNDMA0_MB7_INT_8730A BIT(29)
#define BIT_FS_BCNDMA0_MB6_INT_8730A BIT(28)
#define BIT_FS_BCNDMA0_MB5_INT_8730A BIT(27)
#define BIT_FS_BCNDMA0_MB4_INT_8730A BIT(26)
#define BIT_FS_BCNDMA0_MB3_INT_8730A BIT(25)
#define BIT_FS_BCNDMA0_MB2_INT_8730A BIT(24)
#define BIT_FS_BCNDMA0_MB1_INT_8730A BIT(23)
#define BIT_FS_BCNDMA0_INT_8730A BIT(22)
#define BIT_FS_BCNDMA2_INT_8730A BIT(21)
#define BIT_PORT4_PKTIN_INT_8730A BIT(19)
#define BIT_PORT3_PKTIN_INT_8730A BIT(18)
#define BIT_PORT0_PKTIN_INT_8730A BIT(17)
#define BIT_PORT1_PKTIN_INT_8730A BIT(16)
#define BIT_PORT4_RXUCMD0_OK_INT_8730A BIT(15)
#define BIT_PORT4_RXUCMD1_OK_INT_8730A BIT(14)
#define BIT_PORT4_RXBCMD0_OK_INT_8730A BIT(13)
#define BIT_PORT4_RXBCMD1_OK_INT_8730A BIT(12)
#define BIT_PORT3_RXUCMD0_OK_INT_8730A BIT(11)
#define BIT_PORT3_RXUCMD1_OK_INT_8730A BIT(10)
#define BIT_PORT3_RXBCMD0_OK_INT_8730A BIT(9)
#define BIT_PORT3_RXBCMD1_OK_INT_8730A BIT(8)
#define BIT_PORT2_RXUCMD0_OK_INT_8730A BIT(7)
#define BIT_PORT2_RXUCMD1_OK_INT_8730A BIT(6)
#define BIT_PORT2_RXBCMD0_OK_INT_8730A BIT(5)
#define BIT_PORT2_RXBCMD1_OK_INT_8730A BIT(4)
#define BIT_PORT1_RXUCMD0_OK_INT_8730A BIT(3)
#define BIT_PORT1_RXUCMD1_OK_INT_8730A BIT(2)
#define BIT_PORT1_RXBCMD0_OK_INT_8730A BIT(1)
#define BIT_PORT1_RXBCMD1_OK_INT_8730A BIT(0)

/* 2 REG_FT1IMR_8730A */
#define BIT_FT2ISR__INT_EN_8730A BIT(30)
#define BIT_FS_RXFTMREQ_INT_EN_8730A BIT(28)
#define BIT_FS_RXFTM_INT_EN_8730A BIT(27)
#define BIT_FS_TXFTM_INT_EN_8730A BIT(26)
#define BIT_FS_RXTMREQ_INT_EN_8730A BIT(25)
#define BIT_FS_RXTM_INT_EN_8730A BIT(24)
#define BIT_FS_TXTM_INT_EN_8730A BIT(23)
#define BIT_FS_CTWEND2_INT_EN_8730A BIT(17)
#define BIT_FS_CTWEND1_INT_EN_8730A BIT(16)
#define BIT_FS_CTWEND0_INT_EN_8730A BIT(15)
#define BIT_FS_TX_NULL1_P0_INT_EN_8730A BIT(14)
#define BIT_FS_TX_NULL0_P0_INT_EN_8730A BIT(13)
#define BIT_FS_NOA0_TSF_BIT32_INT_EN_8730A BIT(12)
#define BIT_FS_P2P_RFON2_INT_EN_8730A BIT(11)
#define BIT_FS_P2P_RFOFF2_INT_EN_8730A BIT(10)
#define BIT_FS_P2P_RFON1_INT_EN_8730A BIT(9)
#define BIT_FS_P2P_RFOFF1_INT_EN_8730A BIT(8)
#define BIT_FS_P2P_RFON0_INT_EN_8730A BIT(7)
#define BIT_FS_P2P_RFOFF0_INT_EN_8730A BIT(6)
#define BIT_FS_RX_UAPSDMD1_INT_EN_8730A BIT(5)
#define BIT_FS_RX_UAPSDMD0_INT_EN_8730A BIT(4)
#define BIT_FS_TRIGGER_PKT_INT_EN_8730A BIT(3)
#define BIT_FS_EOSP_INT_EN_8730A BIT(2)

/* 2 REG_FT1ISR_8730A */
#define BIT_FS_RXFTMREQ_INT_8730A BIT(28)
#define BIT_FS_RXFTM_INT_8730A BIT(27)
#define BIT_FS_TXFTM_INT_8730A BIT(26)
#define BIT_FS_RXTMREQ_INT_8730A BIT(25)
#define BIT_FS_RXTM_INT_8730A BIT(24)
#define BIT_FS_TXTM_INT_8730A BIT(23)
#define BIT_FS_CTWEND2_INT_8730A BIT(17)
#define BIT_FS_CTWEND1_INT_8730A BIT(16)
#define BIT_FS_CTWEND0_INT_8730A BIT(15)
#define BIT_FS_TX_NULL1_P0_INT_8730A BIT(14)
#define BIT_FS_TX_NULL0_P0_INT_8730A BIT(13)
#define BIT_FS_NOA0_TSF_BIT32_INT_8730A BIT(12)
#define BIT_FS_P2P_RFON2_INT_8730A BIT(11)
#define BIT_FS_P2P_RFOFF2_INT_8730A BIT(10)
#define BIT_FS_P2P_RFON1_INT_8730A BIT(9)
#define BIT_FS_P2P_RFOFF1_INT_8730A BIT(8)
#define BIT_FS_P2P_RFON0_INT_8730A BIT(7)
#define BIT_FS_P2P_RFOFF0_INT_8730A BIT(6)
#define BIT_FS_RX_UAPSDMD1_INT_8730A BIT(5)
#define BIT_FS_RX_UAPSDMD0_INT_8730A BIT(4)
#define BIT_FS_TRIGGER_PKT_INT_8730A BIT(3)
#define BIT_FS_EOSP_INT_8730A BIT(2)

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_FE5IMR_8730A */
#define BIT_FS_ZIGBEE2WLAN_MAILBOX_MSK_8730A BIT(31)
#define BIT_FS_EXT_INTF4_EN_MSK_8730A BIT(5)
#define BIT_FS_GNT_BT_BB_FALL_MSK_8730A BIT(4)
#define BIT_FS_GNT_BT_BB_RISE_MSK_8730A BIT(3)
#define BIT_FS_BT2WL_STS_INT_MSK_8730A BIT(2)
#define BIT_FS_BT_MAILBOX_I2C_MSK_8730A BIT(1)
#define BIT_FS_I2C_INTF4_EN_MSK_8730A BIT(0)

/* 2 REG_FE5ISR_8730A */
#define BIT_FS_ZIGBEE2WLAN_MAILBOX_8730A BIT(31)
#define BIT_FS_EXT_INTF4_EN_8730A BIT(5)
#define BIT_FS_GNT_BT_BB_FALL_8730A BIT(4)
#define BIT_FS_GNT_BT_BB_RISE_8730A BIT(3)
#define BIT_FS_BT2WL_STS_INT_8730A BIT(2)
#define BIT_FS_BT_MAILBOX_I2C_8730A BIT(1)
#define BIT_FS_I2C_INTF4_EN_8730A BIT(0)

/* 2 REG_FE6IMR_8730A */

/* 2 REG_FE6ISR_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_FWIMR1_8730A */
#define BIT_FS_TXBCNOK_PORT1_INT_EN_8730A BIT(31)
#define BIT_FS_TXBCNERR_PORT1_INT_EN_8730A BIT(30)
#define BIT_FS_TXBCNOK_PORT2_INT_EN_8730A BIT(29)
#define BIT_FS_TXBCNERR_PORT2_INT_EN_8730A BIT(28)
#define BIT_FS_EVTQ_TXDONE_INT_EN_8730A BIT(27)
#define BIT_FS_EVTQ_START_INT_EN_8730A BIT(26)
#define BIT_FS_DWWIN_END_INT_EN_8730A BIT(25)
#define BIT_FS_BCN_IE_0_HIT_INT_EN_8730A BIT(24)
#define BIT_FS_BCN_IE_1_HIT_INT_EN_8730A BIT(23)

/* 2 REG_FWISR1_8730A */
#define BIT_FS_TXBCNOK_PORT1_INT_8730A BIT(31)
#define BIT_FS_TXBCNERR_PORT1_INT_8730A BIT(30)
#define BIT_FS_TXBCNOK_PORT2_INT_8730A BIT(29)
#define BIT_FS_TXBCNERR_PORT2_INT_8730A BIT(28)
#define BIT_FS_EVTQ_TXDONE_INT_8730A BIT(27)
#define BIT_FS_EVTQ_START_INT_8730A BIT(26)
#define BIT_FS_DWWIN_END_INT_8730A BIT(25)
#define BIT_FS_BCN_IE_0_HIT_INT_8730A BIT(24)
#define BIT_FS_BCN_IE_1_HIT_INT_8730A BIT(23)

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_FT2IMR_8730A */
#define BIT_PORT4_RX_UCMD1_UAPSD0_OK_INT_EN_8730A BIT(31)
#define BIT_PORT4_RX_UCMD0_UAPSD0_OK_INT_EN_8730A BIT(30)
#define BIT_PORT4_TRIPKT_OK_INT_EN_8730A BIT(29)
#define BIT_PORT4_RX_EOSP_OK_INT_EN_8730A BIT(28)
#define BIT_PORT3_RX_UCMD1_UAPSD0_OK_INT_EN_8730A BIT(27)
#define BIT_PORT3_RX_UCMD0_UAPSD0_OK_INT_EN_8730A BIT(26)
#define BIT_PORT3_TRIPKT_OK_INT_EN_8730A BIT(25)
#define BIT_PORT3_RX_EOSP_OK_INT_EN_8730A BIT(24)
#define BIT_PORT2_RX_UCMD1_UAPSD0_OK_INT_EN_8730A BIT(23)
#define BIT_PORT2_RX_UCMD0_UAPSD0_OK_INT_EN_8730A BIT(22)
#define BIT_PORT2_TRIPKT_OK_INT_EN_8730A BIT(21)
#define BIT_PORT2_RX_EOSP_OK_INT_EN_8730A BIT(20)
#define BIT_PORT1_RX_UCMD1_UAPSD0_OK_INT_EN_8730A BIT(19)
#define BIT_PORT1_RX_UCMD0_UAPSD0_OK_INT_EN_8730A BIT(18)
#define BIT_PORT1_TRIPKT_OK_INT_EN_8730A BIT(17)
#define BIT_PORT1_RX_EOSP_OK_INT_EN_8730A BIT(16)
#define BIT_FS_TXPRPT_CNT_FULL_INT_EN_8730A BIT(10)
#define BIT_FS_NOA2_TSFT_BIT32_INT_EN_8730A BIT(9)
#define BIT_FS_NOA1_TSFT_BIT32_INT_EN_8730A BIT(8)
#define BIT_PORT4_TX_NULL1_DONE_INT_EN_8730A BIT(7)
#define BIT_PORT4_TX_NULL0_DONE_INT_EN_8730A BIT(6)
#define BIT_PORT3_TX_NULL1_DONE_INT_EN_8730A BIT(5)
#define BIT_PORT3_TX_NULL0_DONE_INT_EN_8730A BIT(4)
#define BIT_PORT2_TX_NULL1_DONE_INT_EN_8730A BIT(3)
#define BIT_PORT2_TX_NULL0_DONE_INT_EN_8730A BIT(2)
#define BIT_PORT1_TX_NULL1_DONE_INT_EN_8730A BIT(1)
#define BIT_PORT1_TX_NULL0_DONE_INT_EN_8730A BIT(0)

/* 2 REG_FT2ISR_8730A */
#define BIT_PORT4_RX_UCMD1_UAPSD0_OK_INT_8730A BIT(31)
#define BIT_PORT4_RX_UCMD0_UAPSD0_OK_INT_8730A BIT(30)
#define BIT_PORT4_TRIPKT_OK_INT_8730A BIT(29)
#define BIT_PORT4_RX_EOSP_OK_INT_8730A BIT(28)
#define BIT_PORT3_RX_UCMD1_UAPSD0_OK_INT_8730A BIT(27)
#define BIT_PORT3_RX_UCMD0_UAPSD0_OK_INT_8730A BIT(26)
#define BIT_PORT3_TRIPKT_OK_INT_8730A BIT(25)
#define BIT_PORT3_RX_EOSP_OK_INT_8730A BIT(24)
#define BIT_PORT2_RX_UCMD1_UAPSD0_OK_INT_8730A BIT(23)
#define BIT_PORT2_RX_UCMD0_UAPSD0_OK_INT_8730A BIT(22)
#define BIT_PORT2_TRIPKT_OK_INT_8730A BIT(21)
#define BIT_PORT2_RX_EOSP_OK_INT_8730A BIT(20)
#define BIT_PORT1_RX_UCMD1_UAPSD0_OK_INT_8730A BIT(19)
#define BIT_PORT1_RX_UCMD0_UAPSD0_OK_INT_8730A BIT(18)
#define BIT_PORT1_TRIPKT_OK_INT_8730A BIT(17)
#define BIT_PORT1_RX_EOSP_OK_INT_8730A BIT(16)
#define BIT_FS_TXPRPT_CNT_FULL_INT_8730A BIT(10)
#define BIT_FS_NOA2_TSFT_BIT32_INT_8730A BIT(9)
#define BIT_FS_NOA1_TSFT_BIT32_INT_8730A BIT(8)
#define BIT_PORT4_TX_NULL1_DONE_INT_8730A BIT(7)
#define BIT_PORT4_TX_NULL0_DONE_INT_8730A BIT(6)
#define BIT_PORT3_TX_NULL1_DONE_INT_8730A BIT(5)
#define BIT_PORT3_TX_NULL0_DONE_INT_8730A BIT(4)
#define BIT_PORT2_TX_NULL1_DONE_INT_8730A BIT(3)
#define BIT_PORT2_TX_NULL0_DONE_INT_8730A BIT(2)
#define BIT_PORT1_TX_NULL1_DONE_INT_8730A BIT(1)
#define BIT_PORT1_TX_NULL0_DONE_INT_8730A BIT(0)

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_RQPN_CTRL_HLPQ_8730A */
#define BIT_LOAD_R_PGNUM_8730A BIT(31)
#define BIT_EPQ_PUBLIC_DIS_8730A BIT(27)
#define BIT_NPQ_PUBLIC_DIS_8730A BIT(26)
#define BIT_LPQ_PUBLIC_DIS_8730A BIT(25)
#define BIT_HPQ_PUBLIC_DIS_8730A BIT(24)

#define BIT_SHIFT_PUBQ_8730A 16
#define BIT_MASK_PUBQ_8730A 0xff
#define BIT_PUBQ_8730A(x) (((x) & BIT_MASK_PUBQ_8730A) << BIT_SHIFT_PUBQ_8730A)
#define BITS_PUBQ_8730A (BIT_MASK_PUBQ_8730A << BIT_SHIFT_PUBQ_8730A)
#define BIT_CLEAR_PUBQ_8730A(x) ((x) & (~BITS_PUBQ_8730A))
#define BIT_GET_PUBQ_8730A(x) (((x) >> BIT_SHIFT_PUBQ_8730A) & BIT_MASK_PUBQ_8730A)
#define BIT_SET_PUBQ_8730A(x, v) (BIT_CLEAR_PUBQ_8730A(x) | BIT_PUBQ_8730A(v))

#define BIT_SHIFT_LPQ_8730A 8
#define BIT_MASK_LPQ_8730A 0xff
#define BIT_LPQ_8730A(x) (((x) & BIT_MASK_LPQ_8730A) << BIT_SHIFT_LPQ_8730A)
#define BITS_LPQ_8730A (BIT_MASK_LPQ_8730A << BIT_SHIFT_LPQ_8730A)
#define BIT_CLEAR_LPQ_8730A(x) ((x) & (~BITS_LPQ_8730A))
#define BIT_GET_LPQ_8730A(x) (((x) >> BIT_SHIFT_LPQ_8730A) & BIT_MASK_LPQ_8730A)
#define BIT_SET_LPQ_8730A(x, v) (BIT_CLEAR_LPQ_8730A(x) | BIT_LPQ_8730A(v))

#define BIT_SHIFT_HPQ_8730A 0
#define BIT_MASK_HPQ_8730A 0xff
#define BIT_HPQ_8730A(x) (((x) & BIT_MASK_HPQ_8730A) << BIT_SHIFT_HPQ_8730A)
#define BITS_HPQ_8730A (BIT_MASK_HPQ_8730A << BIT_SHIFT_HPQ_8730A)
#define BIT_CLEAR_HPQ_8730A(x) ((x) & (~BITS_HPQ_8730A))
#define BIT_GET_HPQ_8730A(x) (((x) >> BIT_SHIFT_HPQ_8730A) & BIT_MASK_HPQ_8730A)
#define BIT_SET_HPQ_8730A(x, v) (BIT_CLEAR_HPQ_8730A(x) | BIT_HPQ_8730A(v))

/* 2 REG_FIFOPAGE_INFO_8730A */

#define BIT_SHIFT_TXPKTNUM_8730A 24
#define BIT_MASK_TXPKTNUM_8730A 0xff
#define BIT_TXPKTNUM_8730A(x) (((x) & BIT_MASK_TXPKTNUM_8730A) << BIT_SHIFT_TXPKTNUM_8730A)
#define BITS_TXPKTNUM_8730A (BIT_MASK_TXPKTNUM_8730A << BIT_SHIFT_TXPKTNUM_8730A)
#define BIT_CLEAR_TXPKTNUM_8730A(x) ((x) & (~BITS_TXPKTNUM_8730A))
#define BIT_GET_TXPKTNUM_8730A(x) (((x) >> BIT_SHIFT_TXPKTNUM_8730A) & BIT_MASK_TXPKTNUM_8730A)
#define BIT_SET_TXPKTNUM_8730A(x, v) (BIT_CLEAR_TXPKTNUM_8730A(x) | BIT_TXPKTNUM_8730A(v))

#define BIT_SHIFT_PUBQ_AVAL_PG_8730A 16
#define BIT_MASK_PUBQ_AVAL_PG_8730A 0xff
#define BIT_PUBQ_AVAL_PG_8730A(x) (((x) & BIT_MASK_PUBQ_AVAL_PG_8730A) << BIT_SHIFT_PUBQ_AVAL_PG_8730A)
#define BITS_PUBQ_AVAL_PG_8730A (BIT_MASK_PUBQ_AVAL_PG_8730A << BIT_SHIFT_PUBQ_AVAL_PG_8730A)
#define BIT_CLEAR_PUBQ_AVAL_PG_8730A(x) ((x) & (~BITS_PUBQ_AVAL_PG_8730A))
#define BIT_GET_PUBQ_AVAL_PG_8730A(x) (((x) >> BIT_SHIFT_PUBQ_AVAL_PG_8730A) & BIT_MASK_PUBQ_AVAL_PG_8730A)
#define BIT_SET_PUBQ_AVAL_PG_8730A(x, v) (BIT_CLEAR_PUBQ_AVAL_PG_8730A(x) | BIT_PUBQ_AVAL_PG_8730A(v))

#define BIT_SHIFT_LPQ_AVAL_PG_8730A 8
#define BIT_MASK_LPQ_AVAL_PG_8730A 0xff
#define BIT_LPQ_AVAL_PG_8730A(x) (((x) & BIT_MASK_LPQ_AVAL_PG_8730A) << BIT_SHIFT_LPQ_AVAL_PG_8730A)
#define BITS_LPQ_AVAL_PG_8730A (BIT_MASK_LPQ_AVAL_PG_8730A << BIT_SHIFT_LPQ_AVAL_PG_8730A)
#define BIT_CLEAR_LPQ_AVAL_PG_8730A(x) ((x) & (~BITS_LPQ_AVAL_PG_8730A))
#define BIT_GET_LPQ_AVAL_PG_8730A(x) (((x) >> BIT_SHIFT_LPQ_AVAL_PG_8730A) & BIT_MASK_LPQ_AVAL_PG_8730A)
#define BIT_SET_LPQ_AVAL_PG_8730A(x, v) (BIT_CLEAR_LPQ_AVAL_PG_8730A(x) | BIT_LPQ_AVAL_PG_8730A(v))

#define BIT_SHIFT_HPQ_AVAL_PG_8730A 0
#define BIT_MASK_HPQ_AVAL_PG_8730A 0xff
#define BIT_HPQ_AVAL_PG_8730A(x) (((x) & BIT_MASK_HPQ_AVAL_PG_8730A) << BIT_SHIFT_HPQ_AVAL_PG_8730A)
#define BITS_HPQ_AVAL_PG_8730A (BIT_MASK_HPQ_AVAL_PG_8730A << BIT_SHIFT_HPQ_AVAL_PG_8730A)
#define BIT_CLEAR_HPQ_AVAL_PG_8730A(x) ((x) & (~BITS_HPQ_AVAL_PG_8730A))
#define BIT_GET_HPQ_AVAL_PG_8730A(x) (((x) >> BIT_SHIFT_HPQ_AVAL_PG_8730A) & BIT_MASK_HPQ_AVAL_PG_8730A)
#define BIT_SET_HPQ_AVAL_PG_8730A(x, v) (BIT_CLEAR_HPQ_AVAL_PG_8730A(x) | BIT_HPQ_AVAL_PG_8730A(v))

/* 2 REG_DWBCN0_CTRL_8730A */

#define BIT_SHIFT_LLT_FREE_PAGE_8730A 24
#define BIT_MASK_LLT_FREE_PAGE_8730A 0xff
#define BIT_LLT_FREE_PAGE_8730A(x) (((x) & BIT_MASK_LLT_FREE_PAGE_8730A) << BIT_SHIFT_LLT_FREE_PAGE_8730A)
#define BITS_LLT_FREE_PAGE_8730A (BIT_MASK_LLT_FREE_PAGE_8730A << BIT_SHIFT_LLT_FREE_PAGE_8730A)
#define BIT_CLEAR_LLT_FREE_PAGE_8730A(x) ((x) & (~BITS_LLT_FREE_PAGE_8730A))
#define BIT_GET_LLT_FREE_PAGE_8730A(x) (((x) >> BIT_SHIFT_LLT_FREE_PAGE_8730A) & BIT_MASK_LLT_FREE_PAGE_8730A)
#define BIT_SET_LLT_FREE_PAGE_8730A(x, v) (BIT_CLEAR_LLT_FREE_PAGE_8730A(x) | BIT_LLT_FREE_PAGE_8730A(v))

#define BIT_SHIFT_RSVD_BYTE1_8730A 17
#define BIT_MASK_RSVD_BYTE1_8730A 0x7f
#define BIT_RSVD_BYTE1_8730A(x) (((x) & BIT_MASK_RSVD_BYTE1_8730A) << BIT_SHIFT_RSVD_BYTE1_8730A)
#define BITS_RSVD_BYTE1_8730A (BIT_MASK_RSVD_BYTE1_8730A << BIT_SHIFT_RSVD_BYTE1_8730A)
#define BIT_CLEAR_RSVD_BYTE1_8730A(x) ((x) & (~BITS_RSVD_BYTE1_8730A))
#define BIT_GET_RSVD_BYTE1_8730A(x) (((x) >> BIT_SHIFT_RSVD_BYTE1_8730A) & BIT_MASK_RSVD_BYTE1_8730A)
#define BIT_SET_RSVD_BYTE1_8730A(x, v) (BIT_CLEAR_RSVD_BYTE1_8730A(x) | BIT_RSVD_BYTE1_8730A(v))

#define BIT_BCN_VALID_8730A BIT(16)

#define BIT_SHIFT_BCN_HEAD_8730A 8
#define BIT_MASK_BCN_HEAD_8730A 0xff
#define BIT_BCN_HEAD_8730A(x) (((x) & BIT_MASK_BCN_HEAD_8730A) << BIT_SHIFT_BCN_HEAD_8730A)
#define BITS_BCN_HEAD_8730A (BIT_MASK_BCN_HEAD_8730A << BIT_SHIFT_BCN_HEAD_8730A)
#define BIT_CLEAR_BCN_HEAD_8730A(x) ((x) & (~BITS_BCN_HEAD_8730A))
#define BIT_GET_BCN_HEAD_8730A(x) (((x) >> BIT_SHIFT_BCN_HEAD_8730A) & BIT_MASK_BCN_HEAD_8730A)
#define BIT_SET_BCN_HEAD_8730A(x, v) (BIT_CLEAR_BCN_HEAD_8730A(x) | BIT_BCN_HEAD_8730A(v))

#define BIT_SHIFT_BLK_DESC_NUM_8730A 4
#define BIT_MASK_BLK_DESC_NUM_8730A 0xf
#define BIT_BLK_DESC_NUM_8730A(x) (((x) & BIT_MASK_BLK_DESC_NUM_8730A) << BIT_SHIFT_BLK_DESC_NUM_8730A)
#define BITS_BLK_DESC_NUM_8730A (BIT_MASK_BLK_DESC_NUM_8730A << BIT_SHIFT_BLK_DESC_NUM_8730A)
#define BIT_CLEAR_BLK_DESC_NUM_8730A(x) ((x) & (~BITS_BLK_DESC_NUM_8730A))
#define BIT_GET_BLK_DESC_NUM_8730A(x) (((x) >> BIT_SHIFT_BLK_DESC_NUM_8730A) & BIT_MASK_BLK_DESC_NUM_8730A)
#define BIT_SET_BLK_DESC_NUM_8730A(x, v) (BIT_CLEAR_BLK_DESC_NUM_8730A(x) | BIT_BLK_DESC_NUM_8730A(v))

#define BIT_BLK_DESC_OPT_8730A BIT(0)

/* 2 REG_TXDMA_OFFSET_CHK_8730A */
#define BIT_EN_CHKERR_FINISH_8730A BIT(31)
#define BIT_EN_DMA_PERMU_P_8730A BIT(30)
#define BIT_EN_TXQUE_CLR_8730A BIT(29)
#define BIT_EN_PCIE_FIFO_8730A BIT(28)

#define BIT_SHIFT_PG_UNDER_TH_8730A 16
#define BIT_MASK_PG_UNDER_TH_8730A 0xff
#define BIT_PG_UNDER_TH_8730A(x) (((x) & BIT_MASK_PG_UNDER_TH_8730A) << BIT_SHIFT_PG_UNDER_TH_8730A)
#define BITS_PG_UNDER_TH_8730A (BIT_MASK_PG_UNDER_TH_8730A << BIT_SHIFT_PG_UNDER_TH_8730A)
#define BIT_CLEAR_PG_UNDER_TH_8730A(x) ((x) & (~BITS_PG_UNDER_TH_8730A))
#define BIT_GET_PG_UNDER_TH_8730A(x) (((x) >> BIT_SHIFT_PG_UNDER_TH_8730A) & BIT_MASK_PG_UNDER_TH_8730A)
#define BIT_SET_PG_UNDER_TH_8730A(x, v) (BIT_CLEAR_PG_UNDER_TH_8730A(x) | BIT_PG_UNDER_TH_8730A(v))

#define BIT_DSC_CHKSUM_EN_8730A BIT(13)
#define BIT_RST_RDPTR_8730A BIT(12)
#define BIT_RST_WRPTR_8730A BIT(11)
#define BIT_CHK_PG_TH_EN_8730A BIT(10)
#define BIT_DROP_DATA_EN_8730A BIT(9)
#define BIT_CHECK_OFFSET_EN_8730A BIT(8)

#define BIT_SHIFT_CHK_OFFSET_8730A 0
#define BIT_MASK_CHK_OFFSET_8730A 0xff
#define BIT_CHK_OFFSET_8730A(x) (((x) & BIT_MASK_CHK_OFFSET_8730A) << BIT_SHIFT_CHK_OFFSET_8730A)
#define BITS_CHK_OFFSET_8730A (BIT_MASK_CHK_OFFSET_8730A << BIT_SHIFT_CHK_OFFSET_8730A)
#define BIT_CLEAR_CHK_OFFSET_8730A(x) ((x) & (~BITS_CHK_OFFSET_8730A))
#define BIT_GET_CHK_OFFSET_8730A(x) (((x) >> BIT_SHIFT_CHK_OFFSET_8730A) & BIT_MASK_CHK_OFFSET_8730A)
#define BIT_SET_CHK_OFFSET_8730A(x, v) (BIT_CLEAR_CHK_OFFSET_8730A(x) | BIT_CHK_OFFSET_8730A(v))

/* 2 REG_TXDMA_STATUS_8730A */
#define BIT_HI_OQT_UDN_8730A BIT(17)
#define BIT_HI_OQT_OVF_8730A BIT(16)
#define BIT_PAYLOAD_CHKSUM_ERR_8730A BIT(15)
#define BIT_PAYLOAD_UDN_8730A BIT(14)
#define BIT_PAYLOAD_OVF_8730A BIT(13)
#define BIT_DSC_CHKSUM_FAIL_8730A BIT(12)
#define BIT_UNKNOWN_QSEL_8730A BIT(11)
#define BIT_EP_QSEL_DIFF_8730A BIT(10)
#define BIT_TX_OFFS_UNMATCH_8730A BIT(9)
#define BIT_TXOQT_UDN_8730A BIT(8)
#define BIT_TXOQT_OVF_8730A BIT(7)
#define BIT_SFF_UDN_8730A BIT(6)
#define BIT_SFF_OVF_8730A BIT(5)
#define BIT_FREE_PG_FF_8730A BIT(4)
#define BIT_PAGE_UNDER_8730A BIT(3)
#define BIT_PAGE_OVER_8730A BIT(2)
#define BIT_PG_UDN_8730A BIT(1)
#define BIT_PG_OVF_8730A BIT(0)

/* 2 REG_RQPN_NPQ_8730A */

#define BIT_SHIFT_EPQ_PGNUM_8730A 24
#define BIT_MASK_EPQ_PGNUM_8730A 0xff
#define BIT_EPQ_PGNUM_8730A(x) (((x) & BIT_MASK_EPQ_PGNUM_8730A) << BIT_SHIFT_EPQ_PGNUM_8730A)
#define BITS_EPQ_PGNUM_8730A (BIT_MASK_EPQ_PGNUM_8730A << BIT_SHIFT_EPQ_PGNUM_8730A)
#define BIT_CLEAR_EPQ_PGNUM_8730A(x) ((x) & (~BITS_EPQ_PGNUM_8730A))
#define BIT_GET_EPQ_PGNUM_8730A(x) (((x) >> BIT_SHIFT_EPQ_PGNUM_8730A) & BIT_MASK_EPQ_PGNUM_8730A)
#define BIT_SET_EPQ_PGNUM_8730A(x, v) (BIT_CLEAR_EPQ_PGNUM_8730A(x) | BIT_EPQ_PGNUM_8730A(v))

#define BIT_SHIFT_EPQ_R_PGNUM_8730A 16
#define BIT_MASK_EPQ_R_PGNUM_8730A 0xff
#define BIT_EPQ_R_PGNUM_8730A(x) (((x) & BIT_MASK_EPQ_R_PGNUM_8730A) << BIT_SHIFT_EPQ_R_PGNUM_8730A)
#define BITS_EPQ_R_PGNUM_8730A (BIT_MASK_EPQ_R_PGNUM_8730A << BIT_SHIFT_EPQ_R_PGNUM_8730A)
#define BIT_CLEAR_EPQ_R_PGNUM_8730A(x) ((x) & (~BITS_EPQ_R_PGNUM_8730A))
#define BIT_GET_EPQ_R_PGNUM_8730A(x) (((x) >> BIT_SHIFT_EPQ_R_PGNUM_8730A) & BIT_MASK_EPQ_R_PGNUM_8730A)
#define BIT_SET_EPQ_R_PGNUM_8730A(x, v) (BIT_CLEAR_EPQ_R_PGNUM_8730A(x) | BIT_EPQ_R_PGNUM_8730A(v))

#define BIT_SHIFT_NPQ_PGNUM_8730A 8
#define BIT_MASK_NPQ_PGNUM_8730A 0xff
#define BIT_NPQ_PGNUM_8730A(x) (((x) & BIT_MASK_NPQ_PGNUM_8730A) << BIT_SHIFT_NPQ_PGNUM_8730A)
#define BITS_NPQ_PGNUM_8730A (BIT_MASK_NPQ_PGNUM_8730A << BIT_SHIFT_NPQ_PGNUM_8730A)
#define BIT_CLEAR_NPQ_PGNUM_8730A(x) ((x) & (~BITS_NPQ_PGNUM_8730A))
#define BIT_GET_NPQ_PGNUM_8730A(x) (((x) >> BIT_SHIFT_NPQ_PGNUM_8730A) & BIT_MASK_NPQ_PGNUM_8730A)
#define BIT_SET_NPQ_PGNUM_8730A(x, v) (BIT_CLEAR_NPQ_PGNUM_8730A(x) | BIT_NPQ_PGNUM_8730A(v))

#define BIT_SHIFT_NPQ_R_PGNUM_8730A 0
#define BIT_MASK_NPQ_R_PGNUM_8730A 0xff
#define BIT_NPQ_R_PGNUM_8730A(x) (((x) & BIT_MASK_NPQ_R_PGNUM_8730A) << BIT_SHIFT_NPQ_R_PGNUM_8730A)
#define BITS_NPQ_R_PGNUM_8730A (BIT_MASK_NPQ_R_PGNUM_8730A << BIT_SHIFT_NPQ_R_PGNUM_8730A)
#define BIT_CLEAR_NPQ_R_PGNUM_8730A(x) ((x) & (~BITS_NPQ_R_PGNUM_8730A))
#define BIT_GET_NPQ_R_PGNUM_8730A(x) (((x) >> BIT_SHIFT_NPQ_R_PGNUM_8730A) & BIT_MASK_NPQ_R_PGNUM_8730A)
#define BIT_SET_NPQ_R_PGNUM_8730A(x, v) (BIT_CLEAR_NPQ_R_PGNUM_8730A(x) | BIT_NPQ_R_PGNUM_8730A(v))

/* 2 REG_TQPNT1_8730A */

#define BIT_SHIFT_NPQ_HIGH_TH_8730A 24
#define BIT_MASK_NPQ_HIGH_TH_8730A 0xff
#define BIT_NPQ_HIGH_TH_8730A(x) (((x) & BIT_MASK_NPQ_HIGH_TH_8730A) << BIT_SHIFT_NPQ_HIGH_TH_8730A)
#define BITS_NPQ_HIGH_TH_8730A (BIT_MASK_NPQ_HIGH_TH_8730A << BIT_SHIFT_NPQ_HIGH_TH_8730A)
#define BIT_CLEAR_NPQ_HIGH_TH_8730A(x) ((x) & (~BITS_NPQ_HIGH_TH_8730A))
#define BIT_GET_NPQ_HIGH_TH_8730A(x) (((x) >> BIT_SHIFT_NPQ_HIGH_TH_8730A) & BIT_MASK_NPQ_HIGH_TH_8730A)
#define BIT_SET_NPQ_HIGH_TH_8730A(x, v) (BIT_CLEAR_NPQ_HIGH_TH_8730A(x) | BIT_NPQ_HIGH_TH_8730A(v))

#define BIT_SHIFT_NPQ_LOW_TH_8730A 16
#define BIT_MASK_NPQ_LOW_TH_8730A 0xff
#define BIT_NPQ_LOW_TH_8730A(x) (((x) & BIT_MASK_NPQ_LOW_TH_8730A) << BIT_SHIFT_NPQ_LOW_TH_8730A)
#define BITS_NPQ_LOW_TH_8730A (BIT_MASK_NPQ_LOW_TH_8730A << BIT_SHIFT_NPQ_LOW_TH_8730A)
#define BIT_CLEAR_NPQ_LOW_TH_8730A(x) ((x) & (~BITS_NPQ_LOW_TH_8730A))
#define BIT_GET_NPQ_LOW_TH_8730A(x) (((x) >> BIT_SHIFT_NPQ_LOW_TH_8730A) & BIT_MASK_NPQ_LOW_TH_8730A)
#define BIT_SET_NPQ_LOW_TH_8730A(x, v) (BIT_CLEAR_NPQ_LOW_TH_8730A(x) | BIT_NPQ_LOW_TH_8730A(v))

#define BIT_SHIFT_HPQ_HIGH_TH_8730A 8
#define BIT_MASK_HPQ_HIGH_TH_8730A 0xff
#define BIT_HPQ_HIGH_TH_8730A(x) (((x) & BIT_MASK_HPQ_HIGH_TH_8730A) << BIT_SHIFT_HPQ_HIGH_TH_8730A)
#define BITS_HPQ_HIGH_TH_8730A (BIT_MASK_HPQ_HIGH_TH_8730A << BIT_SHIFT_HPQ_HIGH_TH_8730A)
#define BIT_CLEAR_HPQ_HIGH_TH_8730A(x) ((x) & (~BITS_HPQ_HIGH_TH_8730A))
#define BIT_GET_HPQ_HIGH_TH_8730A(x) (((x) >> BIT_SHIFT_HPQ_HIGH_TH_8730A) & BIT_MASK_HPQ_HIGH_TH_8730A)
#define BIT_SET_HPQ_HIGH_TH_8730A(x, v) (BIT_CLEAR_HPQ_HIGH_TH_8730A(x) | BIT_HPQ_HIGH_TH_8730A(v))

#define BIT_SHIFT_HPQ_LOW_TH_8730A 0
#define BIT_MASK_HPQ_LOW_TH_8730A 0xff
#define BIT_HPQ_LOW_TH_8730A(x) (((x) & BIT_MASK_HPQ_LOW_TH_8730A) << BIT_SHIFT_HPQ_LOW_TH_8730A)
#define BITS_HPQ_LOW_TH_8730A (BIT_MASK_HPQ_LOW_TH_8730A << BIT_SHIFT_HPQ_LOW_TH_8730A)
#define BIT_CLEAR_HPQ_LOW_TH_8730A(x) ((x) & (~BITS_HPQ_LOW_TH_8730A))
#define BIT_GET_HPQ_LOW_TH_8730A(x) (((x) >> BIT_SHIFT_HPQ_LOW_TH_8730A) & BIT_MASK_HPQ_LOW_TH_8730A)
#define BIT_SET_HPQ_LOW_TH_8730A(x, v) (BIT_CLEAR_HPQ_LOW_TH_8730A(x) | BIT_HPQ_LOW_TH_8730A(v))

/* 2 REG_TQPNT2_8730A */

#define BIT_SHIFT_EXQ_HIGH_TH_8730A 24
#define BIT_MASK_EXQ_HIGH_TH_8730A 0xff
#define BIT_EXQ_HIGH_TH_8730A(x) (((x) & BIT_MASK_EXQ_HIGH_TH_8730A) << BIT_SHIFT_EXQ_HIGH_TH_8730A)
#define BITS_EXQ_HIGH_TH_8730A (BIT_MASK_EXQ_HIGH_TH_8730A << BIT_SHIFT_EXQ_HIGH_TH_8730A)
#define BIT_CLEAR_EXQ_HIGH_TH_8730A(x) ((x) & (~BITS_EXQ_HIGH_TH_8730A))
#define BIT_GET_EXQ_HIGH_TH_8730A(x) (((x) >> BIT_SHIFT_EXQ_HIGH_TH_8730A) & BIT_MASK_EXQ_HIGH_TH_8730A)
#define BIT_SET_EXQ_HIGH_TH_8730A(x, v) (BIT_CLEAR_EXQ_HIGH_TH_8730A(x) | BIT_EXQ_HIGH_TH_8730A(v))

#define BIT_SHIFT_EXQ_LOW_TH_8730A 16
#define BIT_MASK_EXQ_LOW_TH_8730A 0xff
#define BIT_EXQ_LOW_TH_8730A(x) (((x) & BIT_MASK_EXQ_LOW_TH_8730A) << BIT_SHIFT_EXQ_LOW_TH_8730A)
#define BITS_EXQ_LOW_TH_8730A (BIT_MASK_EXQ_LOW_TH_8730A << BIT_SHIFT_EXQ_LOW_TH_8730A)
#define BIT_CLEAR_EXQ_LOW_TH_8730A(x) ((x) & (~BITS_EXQ_LOW_TH_8730A))
#define BIT_GET_EXQ_LOW_TH_8730A(x) (((x) >> BIT_SHIFT_EXQ_LOW_TH_8730A) & BIT_MASK_EXQ_LOW_TH_8730A)
#define BIT_SET_EXQ_LOW_TH_8730A(x, v) (BIT_CLEAR_EXQ_LOW_TH_8730A(x) | BIT_EXQ_LOW_TH_8730A(v))

#define BIT_SHIFT_LPQ_HIGH_TH_8730A 8
#define BIT_MASK_LPQ_HIGH_TH_8730A 0xff
#define BIT_LPQ_HIGH_TH_8730A(x) (((x) & BIT_MASK_LPQ_HIGH_TH_8730A) << BIT_SHIFT_LPQ_HIGH_TH_8730A)
#define BITS_LPQ_HIGH_TH_8730A (BIT_MASK_LPQ_HIGH_TH_8730A << BIT_SHIFT_LPQ_HIGH_TH_8730A)
#define BIT_CLEAR_LPQ_HIGH_TH_8730A(x) ((x) & (~BITS_LPQ_HIGH_TH_8730A))
#define BIT_GET_LPQ_HIGH_TH_8730A(x) (((x) >> BIT_SHIFT_LPQ_HIGH_TH_8730A) & BIT_MASK_LPQ_HIGH_TH_8730A)
#define BIT_SET_LPQ_HIGH_TH_8730A(x, v) (BIT_CLEAR_LPQ_HIGH_TH_8730A(x) | BIT_LPQ_HIGH_TH_8730A(v))

#define BIT_SHIFT_LPQ_LOW_TH_8730A 0
#define BIT_MASK_LPQ_LOW_TH_8730A 0xff
#define BIT_LPQ_LOW_TH_8730A(x) (((x) & BIT_MASK_LPQ_LOW_TH_8730A) << BIT_SHIFT_LPQ_LOW_TH_8730A)
#define BITS_LPQ_LOW_TH_8730A (BIT_MASK_LPQ_LOW_TH_8730A << BIT_SHIFT_LPQ_LOW_TH_8730A)
#define BIT_CLEAR_LPQ_LOW_TH_8730A(x) ((x) & (~BITS_LPQ_LOW_TH_8730A))
#define BIT_GET_LPQ_LOW_TH_8730A(x) (((x) >> BIT_SHIFT_LPQ_LOW_TH_8730A) & BIT_MASK_LPQ_LOW_TH_8730A)
#define BIT_SET_LPQ_LOW_TH_8730A(x, v) (BIT_CLEAR_LPQ_LOW_TH_8730A(x) | BIT_LPQ_LOW_TH_8730A(v))

/* 2 REG_TDE_DEBUG_8730A */

#define BIT_SHIFT_TDE_DEBUG_8730A 0
#define BIT_MASK_TDE_DEBUG_8730A 0xffffffffL
#define BIT_TDE_DEBUG_8730A(x) (((x) & BIT_MASK_TDE_DEBUG_8730A) << BIT_SHIFT_TDE_DEBUG_8730A)
#define BITS_TDE_DEBUG_8730A (BIT_MASK_TDE_DEBUG_8730A << BIT_SHIFT_TDE_DEBUG_8730A)
#define BIT_CLEAR_TDE_DEBUG_8730A(x) ((x) & (~BITS_TDE_DEBUG_8730A))
#define BIT_GET_TDE_DEBUG_8730A(x) (((x) >> BIT_SHIFT_TDE_DEBUG_8730A) & BIT_MASK_TDE_DEBUG_8730A)
#define BIT_SET_TDE_DEBUG_8730A(x, v) (BIT_CLEAR_TDE_DEBUG_8730A(x) | BIT_TDE_DEBUG_8730A(v))

/* 2 REG_AUTO_LLT_8730A */

#define BIT_SHIFT_TXPKTNUM_H_8730A 24
#define BIT_MASK_TXPKTNUM_H_8730A 0xff
#define BIT_TXPKTNUM_H_8730A(x) (((x) & BIT_MASK_TXPKTNUM_H_8730A) << BIT_SHIFT_TXPKTNUM_H_8730A)
#define BITS_TXPKTNUM_H_8730A (BIT_MASK_TXPKTNUM_H_8730A << BIT_SHIFT_TXPKTNUM_H_8730A)
#define BIT_CLEAR_TXPKTNUM_H_8730A(x) ((x) & (~BITS_TXPKTNUM_H_8730A))
#define BIT_GET_TXPKTNUM_H_8730A(x) (((x) >> BIT_SHIFT_TXPKTNUM_H_8730A) & BIT_MASK_TXPKTNUM_H_8730A)
#define BIT_SET_TXPKTNUM_H_8730A(x, v) (BIT_CLEAR_TXPKTNUM_H_8730A(x) | BIT_TXPKTNUM_H_8730A(v))

#define BIT_TDE_DBG_SEL_8730A BIT(23)
#define BIT_MASK_QSEL_DIFF_8730A BIT(22)
#define BIT_AUTO_INIT_LLT_8730A BIT(16)

#define BIT_SHIFT_TX_OQT_HE_FREE_SPACE_8730A 8
#define BIT_MASK_TX_OQT_HE_FREE_SPACE_8730A 0xff
#define BIT_TX_OQT_HE_FREE_SPACE_8730A(x) (((x) & BIT_MASK_TX_OQT_HE_FREE_SPACE_8730A) << BIT_SHIFT_TX_OQT_HE_FREE_SPACE_8730A)
#define BITS_TX_OQT_HE_FREE_SPACE_8730A (BIT_MASK_TX_OQT_HE_FREE_SPACE_8730A << BIT_SHIFT_TX_OQT_HE_FREE_SPACE_8730A)
#define BIT_CLEAR_TX_OQT_HE_FREE_SPACE_8730A(x) ((x) & (~BITS_TX_OQT_HE_FREE_SPACE_8730A))
#define BIT_GET_TX_OQT_HE_FREE_SPACE_8730A(x) (((x) >> BIT_SHIFT_TX_OQT_HE_FREE_SPACE_8730A) & BIT_MASK_TX_OQT_HE_FREE_SPACE_8730A)
#define BIT_SET_TX_OQT_HE_FREE_SPACE_8730A(x, v) (BIT_CLEAR_TX_OQT_HE_FREE_SPACE_8730A(x) | BIT_TX_OQT_HE_FREE_SPACE_8730A(v))

#define BIT_SHIFT_TX_OQT_NL_FREE_SPACE_8730A 0
#define BIT_MASK_TX_OQT_NL_FREE_SPACE_8730A 0xff
#define BIT_TX_OQT_NL_FREE_SPACE_8730A(x) (((x) & BIT_MASK_TX_OQT_NL_FREE_SPACE_8730A) << BIT_SHIFT_TX_OQT_NL_FREE_SPACE_8730A)
#define BITS_TX_OQT_NL_FREE_SPACE_8730A (BIT_MASK_TX_OQT_NL_FREE_SPACE_8730A << BIT_SHIFT_TX_OQT_NL_FREE_SPACE_8730A)
#define BIT_CLEAR_TX_OQT_NL_FREE_SPACE_8730A(x) ((x) & (~BITS_TX_OQT_NL_FREE_SPACE_8730A))
#define BIT_GET_TX_OQT_NL_FREE_SPACE_8730A(x) (((x) >> BIT_SHIFT_TX_OQT_NL_FREE_SPACE_8730A) & BIT_MASK_TX_OQT_NL_FREE_SPACE_8730A)
#define BIT_SET_TX_OQT_NL_FREE_SPACE_8730A(x, v) (BIT_CLEAR_TX_OQT_NL_FREE_SPACE_8730A(x) | BIT_TX_OQT_NL_FREE_SPACE_8730A(v))

/* 2 REG_DWBCN1_CTRL_8730A */

#define BIT_SHIFT_BCN_HEAD_2_8730A 24
#define BIT_MASK_BCN_HEAD_2_8730A 0xff
#define BIT_BCN_HEAD_2_8730A(x) (((x) & BIT_MASK_BCN_HEAD_2_8730A) << BIT_SHIFT_BCN_HEAD_2_8730A)
#define BITS_BCN_HEAD_2_8730A (BIT_MASK_BCN_HEAD_2_8730A << BIT_SHIFT_BCN_HEAD_2_8730A)
#define BIT_CLEAR_BCN_HEAD_2_8730A(x) ((x) & (~BITS_BCN_HEAD_2_8730A))
#define BIT_GET_BCN_HEAD_2_8730A(x) (((x) >> BIT_SHIFT_BCN_HEAD_2_8730A) & BIT_MASK_BCN_HEAD_2_8730A)
#define BIT_SET_BCN_HEAD_2_8730A(x, v) (BIT_CLEAR_BCN_HEAD_2_8730A(x) | BIT_BCN_HEAD_2_8730A(v))

#define BIT_SHIFT_SW_BCN_SEL_8730A 20
#define BIT_MASK_SW_BCN_SEL_8730A 0x3
#define BIT_SW_BCN_SEL_8730A(x) (((x) & BIT_MASK_SW_BCN_SEL_8730A) << BIT_SHIFT_SW_BCN_SEL_8730A)
#define BITS_SW_BCN_SEL_8730A (BIT_MASK_SW_BCN_SEL_8730A << BIT_SHIFT_SW_BCN_SEL_8730A)
#define BIT_CLEAR_SW_BCN_SEL_8730A(x) ((x) & (~BITS_SW_BCN_SEL_8730A))
#define BIT_GET_SW_BCN_SEL_8730A(x) (((x) >> BIT_SHIFT_SW_BCN_SEL_8730A) & BIT_MASK_SW_BCN_SEL_8730A)
#define BIT_SET_SW_BCN_SEL_8730A(x, v) (BIT_CLEAR_SW_BCN_SEL_8730A(x) | BIT_SW_BCN_SEL_8730A(v))

#define BIT_BCN_VALID_2_8730A BIT(18)
#define BIT_SW_BCN_SEL_EN_8730A BIT(17)
#define BIT_BCN_VALID_1_8730A BIT(16)

#define BIT_SHIFT_BCN_HEAD_1_8730A 8
#define BIT_MASK_BCN_HEAD_1_8730A 0xff
#define BIT_BCN_HEAD_1_8730A(x) (((x) & BIT_MASK_BCN_HEAD_1_8730A) << BIT_SHIFT_BCN_HEAD_1_8730A)
#define BITS_BCN_HEAD_1_8730A (BIT_MASK_BCN_HEAD_1_8730A << BIT_SHIFT_BCN_HEAD_1_8730A)
#define BIT_CLEAR_BCN_HEAD_1_8730A(x) ((x) & (~BITS_BCN_HEAD_1_8730A))
#define BIT_GET_BCN_HEAD_1_8730A(x) (((x) >> BIT_SHIFT_BCN_HEAD_1_8730A) & BIT_MASK_BCN_HEAD_1_8730A)
#define BIT_SET_BCN_HEAD_1_8730A(x, v) (BIT_CLEAR_BCN_HEAD_1_8730A(x) | BIT_BCN_HEAD_1_8730A(v))

#define BIT_SHIFT_MAX_TX_PKT_8730A 0
#define BIT_MASK_MAX_TX_PKT_8730A 0xff
#define BIT_MAX_TX_PKT_8730A(x) (((x) & BIT_MASK_MAX_TX_PKT_8730A) << BIT_SHIFT_MAX_TX_PKT_8730A)
#define BITS_MAX_TX_PKT_8730A (BIT_MASK_MAX_TX_PKT_8730A << BIT_SHIFT_MAX_TX_PKT_8730A)
#define BIT_CLEAR_MAX_TX_PKT_8730A(x) ((x) & (~BITS_MAX_TX_PKT_8730A))
#define BIT_GET_MAX_TX_PKT_8730A(x) (((x) >> BIT_SHIFT_MAX_TX_PKT_8730A) & BIT_MASK_MAX_TX_PKT_8730A)
#define BIT_SET_MAX_TX_PKT_8730A(x, v) (BIT_CLEAR_MAX_TX_PKT_8730A(x) | BIT_MAX_TX_PKT_8730A(v))

/* 2 REG_TX_ALIGNMENT_CTRL_8730A */
#define BIT_ADJUSTABLE_SIZE_EN_8730A BIT(15)

#define BIT_SHIFT_ALIGNMENT_SIZE_8730A 0
#define BIT_MASK_ALIGNMENT_SIZE_8730A 0xfff
#define BIT_ALIGNMENT_SIZE_8730A(x) (((x) & BIT_MASK_ALIGNMENT_SIZE_8730A) << BIT_SHIFT_ALIGNMENT_SIZE_8730A)
#define BITS_ALIGNMENT_SIZE_8730A (BIT_MASK_ALIGNMENT_SIZE_8730A << BIT_SHIFT_ALIGNMENT_SIZE_8730A)
#define BIT_CLEAR_ALIGNMENT_SIZE_8730A(x) ((x) & (~BITS_ALIGNMENT_SIZE_8730A))
#define BIT_GET_ALIGNMENT_SIZE_8730A(x) (((x) >> BIT_SHIFT_ALIGNMENT_SIZE_8730A) & BIT_MASK_ALIGNMENT_SIZE_8730A)
#define BIT_SET_ALIGNMENT_SIZE_8730A(x, v) (BIT_CLEAR_ALIGNMENT_SIZE_8730A(x) | BIT_ALIGNMENT_SIZE_8730A(v))

/* 2 REG_TDE_GCK_CTRL_8730A */
#define BIT_DMA_WAIT_MORE_CYCLE_8730A BIT(1)
#define BIT_TDE_GCLK_EN_8730A BIT(0)

/* 2 REG_TQPNT3_V1_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_H2C_HEAD_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_RXDMA_AGG_PG_TH_8730A */
#define BIT_RXDMA_STORE_8730A BIT(31)
#define BIT_EN_PRE_CALC_8730A BIT(29)

#define BIT_SHIFT_PKT_NUM_WOL_8730A 16
#define BIT_MASK_PKT_NUM_WOL_8730A 0xff
#define BIT_PKT_NUM_WOL_8730A(x) (((x) & BIT_MASK_PKT_NUM_WOL_8730A) << BIT_SHIFT_PKT_NUM_WOL_8730A)
#define BITS_PKT_NUM_WOL_8730A (BIT_MASK_PKT_NUM_WOL_8730A << BIT_SHIFT_PKT_NUM_WOL_8730A)
#define BIT_CLEAR_PKT_NUM_WOL_8730A(x) ((x) & (~BITS_PKT_NUM_WOL_8730A))
#define BIT_GET_PKT_NUM_WOL_8730A(x) (((x) >> BIT_SHIFT_PKT_NUM_WOL_8730A) & BIT_MASK_PKT_NUM_WOL_8730A)
#define BIT_SET_PKT_NUM_WOL_8730A(x, v) (BIT_CLEAR_PKT_NUM_WOL_8730A(x) | BIT_PKT_NUM_WOL_8730A(v))

#define BIT_SHIFT_DMA_TIMEOUT_TH_8730A 8
#define BIT_MASK_DMA_TIMEOUT_TH_8730A 0xff
#define BIT_DMA_TIMEOUT_TH_8730A(x) (((x) & BIT_MASK_DMA_TIMEOUT_TH_8730A) << BIT_SHIFT_DMA_TIMEOUT_TH_8730A)
#define BITS_DMA_TIMEOUT_TH_8730A (BIT_MASK_DMA_TIMEOUT_TH_8730A << BIT_SHIFT_DMA_TIMEOUT_TH_8730A)
#define BIT_CLEAR_DMA_TIMEOUT_TH_8730A(x) ((x) & (~BITS_DMA_TIMEOUT_TH_8730A))
#define BIT_GET_DMA_TIMEOUT_TH_8730A(x) (((x) >> BIT_SHIFT_DMA_TIMEOUT_TH_8730A) & BIT_MASK_DMA_TIMEOUT_TH_8730A)
#define BIT_SET_DMA_TIMEOUT_TH_8730A(x, v) (BIT_CLEAR_DMA_TIMEOUT_TH_8730A(x) | BIT_DMA_TIMEOUT_TH_8730A(v))

#define BIT_SHIFT_RXDMA_AGG_PG_TH_8730A 0
#define BIT_MASK_RXDMA_AGG_PG_TH_8730A 0xff
#define BIT_RXDMA_AGG_PG_TH_8730A(x) (((x) & BIT_MASK_RXDMA_AGG_PG_TH_8730A) << BIT_SHIFT_RXDMA_AGG_PG_TH_8730A)
#define BITS_RXDMA_AGG_PG_TH_8730A (BIT_MASK_RXDMA_AGG_PG_TH_8730A << BIT_SHIFT_RXDMA_AGG_PG_TH_8730A)
#define BIT_CLEAR_RXDMA_AGG_PG_TH_8730A(x) ((x) & (~BITS_RXDMA_AGG_PG_TH_8730A))
#define BIT_GET_RXDMA_AGG_PG_TH_8730A(x) (((x) >> BIT_SHIFT_RXDMA_AGG_PG_TH_8730A) & BIT_MASK_RXDMA_AGG_PG_TH_8730A)
#define BIT_SET_RXDMA_AGG_PG_TH_8730A(x, v) (BIT_CLEAR_RXDMA_AGG_PG_TH_8730A(x) | BIT_RXDMA_AGG_PG_TH_8730A(v))

/* 2 REG_RXPKT_NUM_8730A */

#define BIT_SHIFT_RXPKT_QUEUED_8730A 24
#define BIT_MASK_RXPKT_QUEUED_8730A 0xff
#define BIT_RXPKT_QUEUED_8730A(x) (((x) & BIT_MASK_RXPKT_QUEUED_8730A) << BIT_SHIFT_RXPKT_QUEUED_8730A)
#define BITS_RXPKT_QUEUED_8730A (BIT_MASK_RXPKT_QUEUED_8730A << BIT_SHIFT_RXPKT_QUEUED_8730A)
#define BIT_CLEAR_RXPKT_QUEUED_8730A(x) ((x) & (~BITS_RXPKT_QUEUED_8730A))
#define BIT_GET_RXPKT_QUEUED_8730A(x) (((x) >> BIT_SHIFT_RXPKT_QUEUED_8730A) & BIT_MASK_RXPKT_QUEUED_8730A)
#define BIT_SET_RXPKT_QUEUED_8730A(x, v) (BIT_CLEAR_RXPKT_QUEUED_8730A(x) | BIT_RXPKT_QUEUED_8730A(v))

#define BIT_WMACSTOP_RXDMA_8730A BIT(20)
#define BIT_RXDMA_REQ_8730A BIT(19)
#define BIT_FW_RELEASE_EN_8730A BIT(18)
#define BIT_RXDMA_IDLE_8730A BIT(17)
#define BIT_RXPKT_RELEASE_POLL_8730A BIT(16)

#define BIT_SHIFT_FW_UPD_RXPKT_RDPTR_8730A 0
#define BIT_MASK_FW_UPD_RXPKT_RDPTR_8730A 0xffff
#define BIT_FW_UPD_RXPKT_RDPTR_8730A(x) (((x) & BIT_MASK_FW_UPD_RXPKT_RDPTR_8730A) << BIT_SHIFT_FW_UPD_RXPKT_RDPTR_8730A)
#define BITS_FW_UPD_RXPKT_RDPTR_8730A (BIT_MASK_FW_UPD_RXPKT_RDPTR_8730A << BIT_SHIFT_FW_UPD_RXPKT_RDPTR_8730A)
#define BIT_CLEAR_FW_UPD_RXPKT_RDPTR_8730A(x) ((x) & (~BITS_FW_UPD_RXPKT_RDPTR_8730A))
#define BIT_GET_FW_UPD_RXPKT_RDPTR_8730A(x) (((x) >> BIT_SHIFT_FW_UPD_RXPKT_RDPTR_8730A) & BIT_MASK_FW_UPD_RXPKT_RDPTR_8730A)
#define BIT_SET_FW_UPD_RXPKT_RDPTR_8730A(x, v) (BIT_CLEAR_FW_UPD_RXPKT_RDPTR_8730A(x) | BIT_FW_UPD_RXPKT_RDPTR_8730A(v))

/* 2 REG_RXDMA_STATUS_8730A */
#define BIT_C2H_PKT_OVF_8730A BIT(7)
#define BIT_AGG_CONFGI_ISSUE_8730A BIT(6)
#define BIT_FW_POLL_ISSUE_8730A BIT(5)
#define BIT_RX_DATA_UDN_8730A BIT(4)
#define BIT_RX_SFF_UDN_8730A BIT(3)
#define BIT_RX_SFF_OVF_8730A BIT(2)
#define BIT_RXPKT_OVF_8730A BIT(0)

/* 2 REG_RXDMA_DPR_8730A */

#define BIT_SHIFT_RDE_DBG_8730A 0
#define BIT_MASK_RDE_DBG_8730A 0xffffffffL
#define BIT_RDE_DBG_8730A(x) (((x) & BIT_MASK_RDE_DBG_8730A) << BIT_SHIFT_RDE_DBG_8730A)
#define BITS_RDE_DBG_8730A (BIT_MASK_RDE_DBG_8730A << BIT_SHIFT_RDE_DBG_8730A)
#define BIT_CLEAR_RDE_DBG_8730A(x) ((x) & (~BITS_RDE_DBG_8730A))
#define BIT_GET_RDE_DBG_8730A(x) (((x) >> BIT_SHIFT_RDE_DBG_8730A) & BIT_MASK_RDE_DBG_8730A)
#define BIT_SET_RDE_DBG_8730A(x, v) (BIT_CLEAR_RDE_DBG_8730A(x) | BIT_RDE_DBG_8730A(v))

/* 2 REG_RXDMA_MODE_8730A */
#define BIT_RXDMA_GCLK_EN_8730A BIT(6)

#define BIT_SHIFT_BURST_SIZE_8730A 4
#define BIT_MASK_BURST_SIZE_8730A 0x3
#define BIT_BURST_SIZE_8730A(x) (((x) & BIT_MASK_BURST_SIZE_8730A) << BIT_SHIFT_BURST_SIZE_8730A)
#define BITS_BURST_SIZE_8730A (BIT_MASK_BURST_SIZE_8730A << BIT_SHIFT_BURST_SIZE_8730A)
#define BIT_CLEAR_BURST_SIZE_8730A(x) ((x) & (~BITS_BURST_SIZE_8730A))
#define BIT_GET_BURST_SIZE_8730A(x) (((x) >> BIT_SHIFT_BURST_SIZE_8730A) & BIT_MASK_BURST_SIZE_8730A)
#define BIT_SET_BURST_SIZE_8730A(x, v) (BIT_CLEAR_BURST_SIZE_8730A(x) | BIT_BURST_SIZE_8730A(v))

#define BIT_SHIFT_BURST_CNT_8730A 2
#define BIT_MASK_BURST_CNT_8730A 0x3
#define BIT_BURST_CNT_8730A(x) (((x) & BIT_MASK_BURST_CNT_8730A) << BIT_SHIFT_BURST_CNT_8730A)
#define BITS_BURST_CNT_8730A (BIT_MASK_BURST_CNT_8730A << BIT_SHIFT_BURST_CNT_8730A)
#define BIT_CLEAR_BURST_CNT_8730A(x) ((x) & (~BITS_BURST_CNT_8730A))
#define BIT_GET_BURST_CNT_8730A(x) (((x) >> BIT_SHIFT_BURST_CNT_8730A) & BIT_MASK_BURST_CNT_8730A)
#define BIT_SET_BURST_CNT_8730A(x, v) (BIT_CLEAR_BURST_CNT_8730A(x) | BIT_BURST_CNT_8730A(v))

#define BIT_DMA_MODE_8730A BIT(1)
#define BIT_MASK_RX_PKT_PS_8730A BIT(0)

/* 2 REG_C2H_PKT_8730A */
#define BIT_R_C2H_PKT_REQ_8730A BIT(16)

#define BIT_SHIFT_R_C2H_STR_ADDR_8730A 0
#define BIT_MASK_R_C2H_STR_ADDR_8730A 0xffff
#define BIT_R_C2H_STR_ADDR_8730A(x) (((x) & BIT_MASK_R_C2H_STR_ADDR_8730A) << BIT_SHIFT_R_C2H_STR_ADDR_8730A)
#define BITS_R_C2H_STR_ADDR_8730A (BIT_MASK_R_C2H_STR_ADDR_8730A << BIT_SHIFT_R_C2H_STR_ADDR_8730A)
#define BIT_CLEAR_R_C2H_STR_ADDR_8730A(x) ((x) & (~BITS_R_C2H_STR_ADDR_8730A))
#define BIT_GET_R_C2H_STR_ADDR_8730A(x) (((x) >> BIT_SHIFT_R_C2H_STR_ADDR_8730A) & BIT_MASK_R_C2H_STR_ADDR_8730A)
#define BIT_SET_R_C2H_STR_ADDR_8730A(x, v) (BIT_CLEAR_R_C2H_STR_ADDR_8730A(x) | BIT_R_C2H_STR_ADDR_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_AXI_CTRL_8730A */

#define BIT_SHIFT_MAX_RXDMA_8730A 28
#define BIT_MASK_MAX_RXDMA_8730A 0x3
#define BIT_MAX_RXDMA_8730A(x) (((x) & BIT_MASK_MAX_RXDMA_8730A) << BIT_SHIFT_MAX_RXDMA_8730A)
#define BITS_MAX_RXDMA_8730A (BIT_MASK_MAX_RXDMA_8730A << BIT_SHIFT_MAX_RXDMA_8730A)
#define BIT_CLEAR_MAX_RXDMA_8730A(x) ((x) & (~BITS_MAX_RXDMA_8730A))
#define BIT_GET_MAX_RXDMA_8730A(x) (((x) >> BIT_SHIFT_MAX_RXDMA_8730A) & BIT_MASK_MAX_RXDMA_8730A)
#define BIT_SET_MAX_RXDMA_8730A(x, v) (BIT_CLEAR_MAX_RXDMA_8730A(x) | BIT_MAX_RXDMA_8730A(v))

#define BIT_SHIFT_MAX_TXDMA_8730A 24
#define BIT_MASK_MAX_TXDMA_8730A 0x3
#define BIT_MAX_TXDMA_8730A(x) (((x) & BIT_MASK_MAX_TXDMA_8730A) << BIT_SHIFT_MAX_TXDMA_8730A)
#define BITS_MAX_TXDMA_8730A (BIT_MASK_MAX_TXDMA_8730A << BIT_SHIFT_MAX_TXDMA_8730A)
#define BIT_CLEAR_MAX_TXDMA_8730A(x) ((x) & (~BITS_MAX_TXDMA_8730A))
#define BIT_GET_MAX_TXDMA_8730A(x) (((x) >> BIT_SHIFT_MAX_TXDMA_8730A) & BIT_MASK_MAX_TXDMA_8730A)
#define BIT_SET_MAX_TXDMA_8730A(x, v) (BIT_CLEAR_MAX_TXDMA_8730A(x) | BIT_MAX_TXDMA_8730A(v))

#define BIT_REG_TXDMA_FAIL_PS_8730A BIT(21)
#define BIT_MBSSID_ENSWBCN_BACKDOOR_8730A BIT(16)
#define BIT_EN_WT_RXTAG_8730A BIT(15)
#define BIT_STOPBCN_8730A BIT(14)
#define BIT_STOPMG_8730A BIT(13)
#define BIT_STOPVO_8730A BIT(12)
#define BIT_STOPVI_8730A BIT(11)
#define BIT_STOPBE_8730A BIT(10)
#define BIT_STOPBK_8730A BIT(9)
#define BIT_STOPRX_8730A BIT(8)

#define BIT_SHIFT_MQ_STOP_8730A 0
#define BIT_MASK_MQ_STOP_8730A 0xff
#define BIT_MQ_STOP_8730A(x) (((x) & BIT_MASK_MQ_STOP_8730A) << BIT_SHIFT_MQ_STOP_8730A)
#define BITS_MQ_STOP_8730A (BIT_MASK_MQ_STOP_8730A << BIT_SHIFT_MQ_STOP_8730A)
#define BIT_CLEAR_MQ_STOP_8730A(x) ((x) & (~BITS_MQ_STOP_8730A))
#define BIT_GET_MQ_STOP_8730A(x) (((x) >> BIT_SHIFT_MQ_STOP_8730A) & BIT_MASK_MQ_STOP_8730A)
#define BIT_SET_MQ_STOP_8730A(x, v) (BIT_CLEAR_MQ_STOP_8730A(x) | BIT_MQ_STOP_8730A(v))

/* 2 REG_INT_MIG_8730A */

#define BIT_SHIFT_TTMRMIT_8730A 28
#define BIT_MASK_TTMRMIT_8730A 0xf
#define BIT_TTMRMIT_8730A(x) (((x) & BIT_MASK_TTMRMIT_8730A) << BIT_SHIFT_TTMRMIT_8730A)
#define BITS_TTMRMIT_8730A (BIT_MASK_TTMRMIT_8730A << BIT_SHIFT_TTMRMIT_8730A)
#define BIT_CLEAR_TTMRMIT_8730A(x) ((x) & (~BITS_TTMRMIT_8730A))
#define BIT_GET_TTMRMIT_8730A(x) (((x) >> BIT_SHIFT_TTMRMIT_8730A) & BIT_MASK_TTMRMIT_8730A)
#define BIT_SET_TTMRMIT_8730A(x, v) (BIT_CLEAR_TTMRMIT_8730A(x) | BIT_TTMRMIT_8730A(v))

#define BIT_SHIFT_TNUMMIT_8730A 24
#define BIT_MASK_TNUMMIT_8730A 0xf
#define BIT_TNUMMIT_8730A(x) (((x) & BIT_MASK_TNUMMIT_8730A) << BIT_SHIFT_TNUMMIT_8730A)
#define BITS_TNUMMIT_8730A (BIT_MASK_TNUMMIT_8730A << BIT_SHIFT_TNUMMIT_8730A)
#define BIT_CLEAR_TNUMMIT_8730A(x) ((x) & (~BITS_TNUMMIT_8730A))
#define BIT_GET_TNUMMIT_8730A(x) (((x) >> BIT_SHIFT_TNUMMIT_8730A) & BIT_MASK_TNUMMIT_8730A)
#define BIT_SET_TNUMMIT_8730A(x, v) (BIT_CLEAR_TNUMMIT_8730A(x) | BIT_TNUMMIT_8730A(v))

#define BIT_SHIFT_RTMRMIT_8730A 20
#define BIT_MASK_RTMRMIT_8730A 0xf
#define BIT_RTMRMIT_8730A(x) (((x) & BIT_MASK_RTMRMIT_8730A) << BIT_SHIFT_RTMRMIT_8730A)
#define BITS_RTMRMIT_8730A (BIT_MASK_RTMRMIT_8730A << BIT_SHIFT_RTMRMIT_8730A)
#define BIT_CLEAR_RTMRMIT_8730A(x) ((x) & (~BITS_RTMRMIT_8730A))
#define BIT_GET_RTMRMIT_8730A(x) (((x) >> BIT_SHIFT_RTMRMIT_8730A) & BIT_MASK_RTMRMIT_8730A)
#define BIT_SET_RTMRMIT_8730A(x, v) (BIT_CLEAR_RTMRMIT_8730A(x) | BIT_RTMRMIT_8730A(v))

#define BIT_SHIFT_RNUMMIT_8730A 16
#define BIT_MASK_RNUMMIT_8730A 0xf
#define BIT_RNUMMIT_8730A(x) (((x) & BIT_MASK_RNUMMIT_8730A) << BIT_SHIFT_RNUMMIT_8730A)
#define BITS_RNUMMIT_8730A (BIT_MASK_RNUMMIT_8730A << BIT_SHIFT_RNUMMIT_8730A)
#define BIT_CLEAR_RNUMMIT_8730A(x) ((x) & (~BITS_RNUMMIT_8730A))
#define BIT_GET_RNUMMIT_8730A(x) (((x) >> BIT_SHIFT_RNUMMIT_8730A) & BIT_MASK_RNUMMIT_8730A)
#define BIT_SET_RNUMMIT_8730A(x, v) (BIT_CLEAR_RNUMMIT_8730A(x) | BIT_RNUMMIT_8730A(v))

#define BIT_SHIFT_MIGRATE_TIMER_8730A 0
#define BIT_MASK_MIGRATE_TIMER_8730A 0xffff
#define BIT_MIGRATE_TIMER_8730A(x) (((x) & BIT_MASK_MIGRATE_TIMER_8730A) << BIT_SHIFT_MIGRATE_TIMER_8730A)
#define BITS_MIGRATE_TIMER_8730A (BIT_MASK_MIGRATE_TIMER_8730A << BIT_SHIFT_MIGRATE_TIMER_8730A)
#define BIT_CLEAR_MIGRATE_TIMER_8730A(x) ((x) & (~BITS_MIGRATE_TIMER_8730A))
#define BIT_GET_MIGRATE_TIMER_8730A(x) (((x) >> BIT_SHIFT_MIGRATE_TIMER_8730A) & BIT_MASK_MIGRATE_TIMER_8730A)
#define BIT_SET_MIGRATE_TIMER_8730A(x, v) (BIT_CLEAR_MIGRATE_TIMER_8730A(x) | BIT_MIGRATE_TIMER_8730A(v))

/* 2 REG_BCNQ_TXBD_DESA_8730A */

#define BIT_SHIFT_BPQDESA_8730A 0
#define BIT_MASK_BPQDESA_8730A 0xffffffffL
#define BIT_BPQDESA_8730A(x) (((x) & BIT_MASK_BPQDESA_8730A) << BIT_SHIFT_BPQDESA_8730A)
#define BITS_BPQDESA_8730A (BIT_MASK_BPQDESA_8730A << BIT_SHIFT_BPQDESA_8730A)
#define BIT_CLEAR_BPQDESA_8730A(x) ((x) & (~BITS_BPQDESA_8730A))
#define BIT_GET_BPQDESA_8730A(x) (((x) >> BIT_SHIFT_BPQDESA_8730A) & BIT_MASK_BPQDESA_8730A)
#define BIT_SET_BPQDESA_8730A(x, v) (BIT_CLEAR_BPQDESA_8730A(x) | BIT_BPQDESA_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_MGQ_TXBD_DESA_8730A */

#define BIT_SHIFT_MGQDESA_8730A 0
#define BIT_MASK_MGQDESA_8730A 0xffffffffL
#define BIT_MGQDESA_8730A(x) (((x) & BIT_MASK_MGQDESA_8730A) << BIT_SHIFT_MGQDESA_8730A)
#define BITS_MGQDESA_8730A (BIT_MASK_MGQDESA_8730A << BIT_SHIFT_MGQDESA_8730A)
#define BIT_CLEAR_MGQDESA_8730A(x) ((x) & (~BITS_MGQDESA_8730A))
#define BIT_GET_MGQDESA_8730A(x) (((x) >> BIT_SHIFT_MGQDESA_8730A) & BIT_MASK_MGQDESA_8730A)
#define BIT_SET_MGQDESA_8730A(x, v) (BIT_CLEAR_MGQDESA_8730A(x) | BIT_MGQDESA_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_VOQ_TXBD_DESA_8730A */

#define BIT_SHIFT_VOQDESA_8730A 0
#define BIT_MASK_VOQDESA_8730A 0xffffffffL
#define BIT_VOQDESA_8730A(x) (((x) & BIT_MASK_VOQDESA_8730A) << BIT_SHIFT_VOQDESA_8730A)
#define BITS_VOQDESA_8730A (BIT_MASK_VOQDESA_8730A << BIT_SHIFT_VOQDESA_8730A)
#define BIT_CLEAR_VOQDESA_8730A(x) ((x) & (~BITS_VOQDESA_8730A))
#define BIT_GET_VOQDESA_8730A(x) (((x) >> BIT_SHIFT_VOQDESA_8730A) & BIT_MASK_VOQDESA_8730A)
#define BIT_SET_VOQDESA_8730A(x, v) (BIT_CLEAR_VOQDESA_8730A(x) | BIT_VOQDESA_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_VIQ_TXBD_DESA_8730A */

#define BIT_SHIFT_VIQDESA_8730A 0
#define BIT_MASK_VIQDESA_8730A 0xffffffffL
#define BIT_VIQDESA_8730A(x) (((x) & BIT_MASK_VIQDESA_8730A) << BIT_SHIFT_VIQDESA_8730A)
#define BITS_VIQDESA_8730A (BIT_MASK_VIQDESA_8730A << BIT_SHIFT_VIQDESA_8730A)
#define BIT_CLEAR_VIQDESA_8730A(x) ((x) & (~BITS_VIQDESA_8730A))
#define BIT_GET_VIQDESA_8730A(x) (((x) >> BIT_SHIFT_VIQDESA_8730A) & BIT_MASK_VIQDESA_8730A)
#define BIT_SET_VIQDESA_8730A(x, v) (BIT_CLEAR_VIQDESA_8730A(x) | BIT_VIQDESA_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_BEQ_TXBD_DESA_8730A */

#define BIT_SHIFT_BEQDESA_8730A 0
#define BIT_MASK_BEQDESA_8730A 0xffffffffL
#define BIT_BEQDESA_8730A(x) (((x) & BIT_MASK_BEQDESA_8730A) << BIT_SHIFT_BEQDESA_8730A)
#define BITS_BEQDESA_8730A (BIT_MASK_BEQDESA_8730A << BIT_SHIFT_BEQDESA_8730A)
#define BIT_CLEAR_BEQDESA_8730A(x) ((x) & (~BITS_BEQDESA_8730A))
#define BIT_GET_BEQDESA_8730A(x) (((x) >> BIT_SHIFT_BEQDESA_8730A) & BIT_MASK_BEQDESA_8730A)
#define BIT_SET_BEQDESA_8730A(x, v) (BIT_CLEAR_BEQDESA_8730A(x) | BIT_BEQDESA_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_BKQ_TXBD_DESA_8730A */

#define BIT_SHIFT_BKQDESA_8730A 0
#define BIT_MASK_BKQDESA_8730A 0xffffffffL
#define BIT_BKQDESA_8730A(x) (((x) & BIT_MASK_BKQDESA_8730A) << BIT_SHIFT_BKQDESA_8730A)
#define BITS_BKQDESA_8730A (BIT_MASK_BKQDESA_8730A << BIT_SHIFT_BKQDESA_8730A)
#define BIT_CLEAR_BKQDESA_8730A(x) ((x) & (~BITS_BKQDESA_8730A))
#define BIT_GET_BKQDESA_8730A(x) (((x) >> BIT_SHIFT_BKQDESA_8730A) & BIT_MASK_BKQDESA_8730A)
#define BIT_SET_BKQDESA_8730A(x, v) (BIT_CLEAR_BKQDESA_8730A(x) | BIT_BKQDESA_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_RXQ_RXBD_DESA_8730A */

#define BIT_SHIFT_RXNRML_DESA_8730A 0
#define BIT_MASK_RXNRML_DESA_8730A 0xffffffffL
#define BIT_RXNRML_DESA_8730A(x) (((x) & BIT_MASK_RXNRML_DESA_8730A) << BIT_SHIFT_RXNRML_DESA_8730A)
#define BITS_RXNRML_DESA_8730A (BIT_MASK_RXNRML_DESA_8730A << BIT_SHIFT_RXNRML_DESA_8730A)
#define BIT_CLEAR_RXNRML_DESA_8730A(x) ((x) & (~BITS_RXNRML_DESA_8730A))
#define BIT_GET_RXNRML_DESA_8730A(x) (((x) >> BIT_SHIFT_RXNRML_DESA_8730A) & BIT_MASK_RXNRML_DESA_8730A)
#define BIT_SET_RXNRML_DESA_8730A(x, v) (BIT_CLEAR_RXNRML_DESA_8730A(x) | BIT_RXNRML_DESA_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_MQ0_TXBD_DESA_8730A */

#define BIT_SHIFT_MQ0DESA_8730A 0
#define BIT_MASK_MQ0DESA_8730A 0xffffffffL
#define BIT_MQ0DESA_8730A(x) (((x) & BIT_MASK_MQ0DESA_8730A) << BIT_SHIFT_MQ0DESA_8730A)
#define BITS_MQ0DESA_8730A (BIT_MASK_MQ0DESA_8730A << BIT_SHIFT_MQ0DESA_8730A)
#define BIT_CLEAR_MQ0DESA_8730A(x) ((x) & (~BITS_MQ0DESA_8730A))
#define BIT_GET_MQ0DESA_8730A(x) (((x) >> BIT_SHIFT_MQ0DESA_8730A) & BIT_MASK_MQ0DESA_8730A)
#define BIT_SET_MQ0DESA_8730A(x, v) (BIT_CLEAR_MQ0DESA_8730A(x) | BIT_MQ0DESA_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_MQ1_TXBD_DESA_8730A */

#define BIT_SHIFT_MQ1DESA_8730A 0
#define BIT_MASK_MQ1DESA_8730A 0xffffffffL
#define BIT_MQ1DESA_8730A(x) (((x) & BIT_MASK_MQ1DESA_8730A) << BIT_SHIFT_MQ1DESA_8730A)
#define BITS_MQ1DESA_8730A (BIT_MASK_MQ1DESA_8730A << BIT_SHIFT_MQ1DESA_8730A)
#define BIT_CLEAR_MQ1DESA_8730A(x) ((x) & (~BITS_MQ1DESA_8730A))
#define BIT_GET_MQ1DESA_8730A(x) (((x) >> BIT_SHIFT_MQ1DESA_8730A) & BIT_MASK_MQ1DESA_8730A)
#define BIT_SET_MQ1DESA_8730A(x, v) (BIT_CLEAR_MQ1DESA_8730A(x) | BIT_MQ1DESA_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_MQ2_TXBD_DESA_8730A */

#define BIT_SHIFT_MQ2DESA_8730A 0
#define BIT_MASK_MQ2DESA_8730A 0xffffffffL
#define BIT_MQ2DESA_8730A(x) (((x) & BIT_MASK_MQ2DESA_8730A) << BIT_SHIFT_MQ2DESA_8730A)
#define BITS_MQ2DESA_8730A (BIT_MASK_MQ2DESA_8730A << BIT_SHIFT_MQ2DESA_8730A)
#define BIT_CLEAR_MQ2DESA_8730A(x) ((x) & (~BITS_MQ2DESA_8730A))
#define BIT_GET_MQ2DESA_8730A(x) (((x) >> BIT_SHIFT_MQ2DESA_8730A) & BIT_MASK_MQ2DESA_8730A)
#define BIT_SET_MQ2DESA_8730A(x, v) (BIT_CLEAR_MQ2DESA_8730A(x) | BIT_MQ2DESA_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_MQ3_TXBD_DESA_8730A */

#define BIT_SHIFT_MQ3DESA_8730A 0
#define BIT_MASK_MQ3DESA_8730A 0xffffffffL
#define BIT_MQ3DESA_8730A(x) (((x) & BIT_MASK_MQ3DESA_8730A) << BIT_SHIFT_MQ3DESA_8730A)
#define BITS_MQ3DESA_8730A (BIT_MASK_MQ3DESA_8730A << BIT_SHIFT_MQ3DESA_8730A)
#define BIT_CLEAR_MQ3DESA_8730A(x) ((x) & (~BITS_MQ3DESA_8730A))
#define BIT_GET_MQ3DESA_8730A(x) (((x) >> BIT_SHIFT_MQ3DESA_8730A) & BIT_MASK_MQ3DESA_8730A)
#define BIT_SET_MQ3DESA_8730A(x, v) (BIT_CLEAR_MQ3DESA_8730A(x) | BIT_MQ3DESA_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_MQ4_TXBD_DESA_8730A */

#define BIT_SHIFT_MQ4DESA_8730A 0
#define BIT_MASK_MQ4DESA_8730A 0xffffffffL
#define BIT_MQ4DESA_8730A(x) (((x) & BIT_MASK_MQ4DESA_8730A) << BIT_SHIFT_MQ4DESA_8730A)
#define BITS_MQ4DESA_8730A (BIT_MASK_MQ4DESA_8730A << BIT_SHIFT_MQ4DESA_8730A)
#define BIT_CLEAR_MQ4DESA_8730A(x) ((x) & (~BITS_MQ4DESA_8730A))
#define BIT_GET_MQ4DESA_8730A(x) (((x) >> BIT_SHIFT_MQ4DESA_8730A) & BIT_MASK_MQ4DESA_8730A)
#define BIT_SET_MQ4DESA_8730A(x, v) (BIT_CLEAR_MQ4DESA_8730A(x) | BIT_MQ4DESA_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_MQ5_TXBD_DESA_8730A */

#define BIT_SHIFT_MQ5DESA_8730A 0
#define BIT_MASK_MQ5DESA_8730A 0xffffffffL
#define BIT_MQ5DESA_8730A(x) (((x) & BIT_MASK_MQ5DESA_8730A) << BIT_SHIFT_MQ5DESA_8730A)
#define BITS_MQ5DESA_8730A (BIT_MASK_MQ5DESA_8730A << BIT_SHIFT_MQ5DESA_8730A)
#define BIT_CLEAR_MQ5DESA_8730A(x) ((x) & (~BITS_MQ5DESA_8730A))
#define BIT_GET_MQ5DESA_8730A(x) (((x) >> BIT_SHIFT_MQ5DESA_8730A) & BIT_MASK_MQ5DESA_8730A)
#define BIT_SET_MQ5DESA_8730A(x, v) (BIT_CLEAR_MQ5DESA_8730A(x) | BIT_MQ5DESA_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_MQ6_TXBD_DESA_8730A */

#define BIT_SHIFT_MQ6DESA_8730A 0
#define BIT_MASK_MQ6DESA_8730A 0xffffffffL
#define BIT_MQ6DESA_8730A(x) (((x) & BIT_MASK_MQ6DESA_8730A) << BIT_SHIFT_MQ6DESA_8730A)
#define BITS_MQ6DESA_8730A (BIT_MASK_MQ6DESA_8730A << BIT_SHIFT_MQ6DESA_8730A)
#define BIT_CLEAR_MQ6DESA_8730A(x) ((x) & (~BITS_MQ6DESA_8730A))
#define BIT_GET_MQ6DESA_8730A(x) (((x) >> BIT_SHIFT_MQ6DESA_8730A) & BIT_MASK_MQ6DESA_8730A)
#define BIT_SET_MQ6DESA_8730A(x, v) (BIT_CLEAR_MQ6DESA_8730A(x) | BIT_MQ6DESA_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_MQ7_TXBD_DESA_8730A */

#define BIT_SHIFT_MQ7DESA_8730A 0
#define BIT_MASK_MQ7DESA_8730A 0xffffffffL
#define BIT_MQ7DESA_8730A(x) (((x) & BIT_MASK_MQ7DESA_8730A) << BIT_SHIFT_MQ7DESA_8730A)
#define BITS_MQ7DESA_8730A (BIT_MASK_MQ7DESA_8730A << BIT_SHIFT_MQ7DESA_8730A)
#define BIT_CLEAR_MQ7DESA_8730A(x) ((x) & (~BITS_MQ7DESA_8730A))
#define BIT_GET_MQ7DESA_8730A(x) (((x) >> BIT_SHIFT_MQ7DESA_8730A) & BIT_MASK_MQ7DESA_8730A)
#define BIT_SET_MQ7DESA_8730A(x, v) (BIT_CLEAR_MQ7DESA_8730A(x) | BIT_MQ7DESA_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_MGQ_TXBD_NUM_8730A */
#define BIT_PCIE_MGQ_FLAG_8730A BIT(14)

#define BIT_SHIFT_MGQ_DESC_MODE_8730A 12
#define BIT_MASK_MGQ_DESC_MODE_8730A 0x3
#define BIT_MGQ_DESC_MODE_8730A(x) (((x) & BIT_MASK_MGQ_DESC_MODE_8730A) << BIT_SHIFT_MGQ_DESC_MODE_8730A)
#define BITS_MGQ_DESC_MODE_8730A (BIT_MASK_MGQ_DESC_MODE_8730A << BIT_SHIFT_MGQ_DESC_MODE_8730A)
#define BIT_CLEAR_MGQ_DESC_MODE_8730A(x) ((x) & (~BITS_MGQ_DESC_MODE_8730A))
#define BIT_GET_MGQ_DESC_MODE_8730A(x) (((x) >> BIT_SHIFT_MGQ_DESC_MODE_8730A) & BIT_MASK_MGQ_DESC_MODE_8730A)
#define BIT_SET_MGQ_DESC_MODE_8730A(x, v) (BIT_CLEAR_MGQ_DESC_MODE_8730A(x) | BIT_MGQ_DESC_MODE_8730A(v))

#define BIT_SHIFT_MGQDES_NUM_8730A 0
#define BIT_MASK_MGQDES_NUM_8730A 0xfff
#define BIT_MGQDES_NUM_8730A(x) (((x) & BIT_MASK_MGQDES_NUM_8730A) << BIT_SHIFT_MGQDES_NUM_8730A)
#define BITS_MGQDES_NUM_8730A (BIT_MASK_MGQDES_NUM_8730A << BIT_SHIFT_MGQDES_NUM_8730A)
#define BIT_CLEAR_MGQDES_NUM_8730A(x) ((x) & (~BITS_MGQDES_NUM_8730A))
#define BIT_GET_MGQDES_NUM_8730A(x) (((x) >> BIT_SHIFT_MGQDES_NUM_8730A) & BIT_MASK_MGQDES_NUM_8730A)
#define BIT_SET_MGQDES_NUM_8730A(x, v) (BIT_CLEAR_MGQDES_NUM_8730A(x) | BIT_MGQDES_NUM_8730A(v))

/* 2 REG_RX_RXBD_NUM_8730A */

#define BIT_SHIFT_BCNQ_DESC_MODE_8730A 13
#define BIT_MASK_BCNQ_DESC_MODE_8730A 0x3
#define BIT_BCNQ_DESC_MODE_8730A(x) (((x) & BIT_MASK_BCNQ_DESC_MODE_8730A) << BIT_SHIFT_BCNQ_DESC_MODE_8730A)
#define BITS_BCNQ_DESC_MODE_8730A (BIT_MASK_BCNQ_DESC_MODE_8730A << BIT_SHIFT_BCNQ_DESC_MODE_8730A)
#define BIT_CLEAR_BCNQ_DESC_MODE_8730A(x) ((x) & (~BITS_BCNQ_DESC_MODE_8730A))
#define BIT_GET_BCNQ_DESC_MODE_8730A(x) (((x) >> BIT_SHIFT_BCNQ_DESC_MODE_8730A) & BIT_MASK_BCNQ_DESC_MODE_8730A)
#define BIT_SET_BCNQ_DESC_MODE_8730A(x, v) (BIT_CLEAR_BCNQ_DESC_MODE_8730A(x) | BIT_BCNQ_DESC_MODE_8730A(v))

#define BIT_POLL_BCNQ_8730A BIT(12)

#define BIT_SHIFT_RXDES_NUM_8730A 0
#define BIT_MASK_RXDES_NUM_8730A 0xfff
#define BIT_RXDES_NUM_8730A(x) (((x) & BIT_MASK_RXDES_NUM_8730A) << BIT_SHIFT_RXDES_NUM_8730A)
#define BITS_RXDES_NUM_8730A (BIT_MASK_RXDES_NUM_8730A << BIT_SHIFT_RXDES_NUM_8730A)
#define BIT_CLEAR_RXDES_NUM_8730A(x) ((x) & (~BITS_RXDES_NUM_8730A))
#define BIT_GET_RXDES_NUM_8730A(x) (((x) >> BIT_SHIFT_RXDES_NUM_8730A) & BIT_MASK_RXDES_NUM_8730A)
#define BIT_SET_RXDES_NUM_8730A(x, v) (BIT_CLEAR_RXDES_NUM_8730A(x) | BIT_RXDES_NUM_8730A(v))

/* 2 REG_VOQ_TXBD_NUM_8730A */
#define BIT_PCIE_VOQ_FLAG_8730A BIT(14)

#define BIT_SHIFT_VOQ_DESC_MODE_8730A 12
#define BIT_MASK_VOQ_DESC_MODE_8730A 0x3
#define BIT_VOQ_DESC_MODE_8730A(x) (((x) & BIT_MASK_VOQ_DESC_MODE_8730A) << BIT_SHIFT_VOQ_DESC_MODE_8730A)
#define BITS_VOQ_DESC_MODE_8730A (BIT_MASK_VOQ_DESC_MODE_8730A << BIT_SHIFT_VOQ_DESC_MODE_8730A)
#define BIT_CLEAR_VOQ_DESC_MODE_8730A(x) ((x) & (~BITS_VOQ_DESC_MODE_8730A))
#define BIT_GET_VOQ_DESC_MODE_8730A(x) (((x) >> BIT_SHIFT_VOQ_DESC_MODE_8730A) & BIT_MASK_VOQ_DESC_MODE_8730A)
#define BIT_SET_VOQ_DESC_MODE_8730A(x, v) (BIT_CLEAR_VOQ_DESC_MODE_8730A(x) | BIT_VOQ_DESC_MODE_8730A(v))

#define BIT_SHIFT_VOQDES_NUM_8730A 0
#define BIT_MASK_VOQDES_NUM_8730A 0xfff
#define BIT_VOQDES_NUM_8730A(x) (((x) & BIT_MASK_VOQDES_NUM_8730A) << BIT_SHIFT_VOQDES_NUM_8730A)
#define BITS_VOQDES_NUM_8730A (BIT_MASK_VOQDES_NUM_8730A << BIT_SHIFT_VOQDES_NUM_8730A)
#define BIT_CLEAR_VOQDES_NUM_8730A(x) ((x) & (~BITS_VOQDES_NUM_8730A))
#define BIT_GET_VOQDES_NUM_8730A(x) (((x) >> BIT_SHIFT_VOQDES_NUM_8730A) & BIT_MASK_VOQDES_NUM_8730A)
#define BIT_SET_VOQDES_NUM_8730A(x, v) (BIT_CLEAR_VOQDES_NUM_8730A(x) | BIT_VOQDES_NUM_8730A(v))

/* 2 REG_VIQ_TXBD_NUM_8730A */
#define BIT_PCIE_VIQ_FLAG_8730A BIT(14)

#define BIT_SHIFT_VIQ_DESC_MODE_8730A 12
#define BIT_MASK_VIQ_DESC_MODE_8730A 0x3
#define BIT_VIQ_DESC_MODE_8730A(x) (((x) & BIT_MASK_VIQ_DESC_MODE_8730A) << BIT_SHIFT_VIQ_DESC_MODE_8730A)
#define BITS_VIQ_DESC_MODE_8730A (BIT_MASK_VIQ_DESC_MODE_8730A << BIT_SHIFT_VIQ_DESC_MODE_8730A)
#define BIT_CLEAR_VIQ_DESC_MODE_8730A(x) ((x) & (~BITS_VIQ_DESC_MODE_8730A))
#define BIT_GET_VIQ_DESC_MODE_8730A(x) (((x) >> BIT_SHIFT_VIQ_DESC_MODE_8730A) & BIT_MASK_VIQ_DESC_MODE_8730A)
#define BIT_SET_VIQ_DESC_MODE_8730A(x, v) (BIT_CLEAR_VIQ_DESC_MODE_8730A(x) | BIT_VIQ_DESC_MODE_8730A(v))

#define BIT_SHIFT_VIQDES_NUM_8730A 0
#define BIT_MASK_VIQDES_NUM_8730A 0xfff
#define BIT_VIQDES_NUM_8730A(x) (((x) & BIT_MASK_VIQDES_NUM_8730A) << BIT_SHIFT_VIQDES_NUM_8730A)
#define BITS_VIQDES_NUM_8730A (BIT_MASK_VIQDES_NUM_8730A << BIT_SHIFT_VIQDES_NUM_8730A)
#define BIT_CLEAR_VIQDES_NUM_8730A(x) ((x) & (~BITS_VIQDES_NUM_8730A))
#define BIT_GET_VIQDES_NUM_8730A(x) (((x) >> BIT_SHIFT_VIQDES_NUM_8730A) & BIT_MASK_VIQDES_NUM_8730A)
#define BIT_SET_VIQDES_NUM_8730A(x, v) (BIT_CLEAR_VIQDES_NUM_8730A(x) | BIT_VIQDES_NUM_8730A(v))

/* 2 REG_BEQ_TXBD_NUM_8730A */
#define BIT_PCIE_BEQ_FLAG_8730A BIT(14)

#define BIT_SHIFT_BEQ_DESC_MODE_8730A 12
#define BIT_MASK_BEQ_DESC_MODE_8730A 0x3
#define BIT_BEQ_DESC_MODE_8730A(x) (((x) & BIT_MASK_BEQ_DESC_MODE_8730A) << BIT_SHIFT_BEQ_DESC_MODE_8730A)
#define BITS_BEQ_DESC_MODE_8730A (BIT_MASK_BEQ_DESC_MODE_8730A << BIT_SHIFT_BEQ_DESC_MODE_8730A)
#define BIT_CLEAR_BEQ_DESC_MODE_8730A(x) ((x) & (~BITS_BEQ_DESC_MODE_8730A))
#define BIT_GET_BEQ_DESC_MODE_8730A(x) (((x) >> BIT_SHIFT_BEQ_DESC_MODE_8730A) & BIT_MASK_BEQ_DESC_MODE_8730A)
#define BIT_SET_BEQ_DESC_MODE_8730A(x, v) (BIT_CLEAR_BEQ_DESC_MODE_8730A(x) | BIT_BEQ_DESC_MODE_8730A(v))

#define BIT_SHIFT_BEQDES_NUM_8730A 0
#define BIT_MASK_BEQDES_NUM_8730A 0xfff
#define BIT_BEQDES_NUM_8730A(x) (((x) & BIT_MASK_BEQDES_NUM_8730A) << BIT_SHIFT_BEQDES_NUM_8730A)
#define BITS_BEQDES_NUM_8730A (BIT_MASK_BEQDES_NUM_8730A << BIT_SHIFT_BEQDES_NUM_8730A)
#define BIT_CLEAR_BEQDES_NUM_8730A(x) ((x) & (~BITS_BEQDES_NUM_8730A))
#define BIT_GET_BEQDES_NUM_8730A(x) (((x) >> BIT_SHIFT_BEQDES_NUM_8730A) & BIT_MASK_BEQDES_NUM_8730A)
#define BIT_SET_BEQDES_NUM_8730A(x, v) (BIT_CLEAR_BEQDES_NUM_8730A(x) | BIT_BEQDES_NUM_8730A(v))

/* 2 REG_BKQ_TXBD_NUM_8730A */
#define BIT_PCIE_BKQ_FLAG_8730A BIT(14)

#define BIT_SHIFT_BKQ_DESC_MODE_8730A 12
#define BIT_MASK_BKQ_DESC_MODE_8730A 0x3
#define BIT_BKQ_DESC_MODE_8730A(x) (((x) & BIT_MASK_BKQ_DESC_MODE_8730A) << BIT_SHIFT_BKQ_DESC_MODE_8730A)
#define BITS_BKQ_DESC_MODE_8730A (BIT_MASK_BKQ_DESC_MODE_8730A << BIT_SHIFT_BKQ_DESC_MODE_8730A)
#define BIT_CLEAR_BKQ_DESC_MODE_8730A(x) ((x) & (~BITS_BKQ_DESC_MODE_8730A))
#define BIT_GET_BKQ_DESC_MODE_8730A(x) (((x) >> BIT_SHIFT_BKQ_DESC_MODE_8730A) & BIT_MASK_BKQ_DESC_MODE_8730A)
#define BIT_SET_BKQ_DESC_MODE_8730A(x, v) (BIT_CLEAR_BKQ_DESC_MODE_8730A(x) | BIT_BKQ_DESC_MODE_8730A(v))

#define BIT_SHIFT_BKQDES_NUM_8730A 0
#define BIT_MASK_BKQDES_NUM_8730A 0xfff
#define BIT_BKQDES_NUM_8730A(x) (((x) & BIT_MASK_BKQDES_NUM_8730A) << BIT_SHIFT_BKQDES_NUM_8730A)
#define BITS_BKQDES_NUM_8730A (BIT_MASK_BKQDES_NUM_8730A << BIT_SHIFT_BKQDES_NUM_8730A)
#define BIT_CLEAR_BKQDES_NUM_8730A(x) ((x) & (~BITS_BKQDES_NUM_8730A))
#define BIT_GET_BKQDES_NUM_8730A(x) (((x) >> BIT_SHIFT_BKQDES_NUM_8730A) & BIT_MASK_BKQDES_NUM_8730A)
#define BIT_SET_BKQDES_NUM_8730A(x, v) (BIT_CLEAR_BKQDES_NUM_8730A(x) | BIT_BKQDES_NUM_8730A(v))

/* 2 REG_MQ0_TXBD_NUM_8730A */
#define BIT_PCIE_MQ0_FLAG_8730A BIT(14)

#define BIT_SHIFT_MQ0_DESC_MODE_8730A 12
#define BIT_MASK_MQ0_DESC_MODE_8730A 0x3
#define BIT_MQ0_DESC_MODE_8730A(x) (((x) & BIT_MASK_MQ0_DESC_MODE_8730A) << BIT_SHIFT_MQ0_DESC_MODE_8730A)
#define BITS_MQ0_DESC_MODE_8730A (BIT_MASK_MQ0_DESC_MODE_8730A << BIT_SHIFT_MQ0_DESC_MODE_8730A)
#define BIT_CLEAR_MQ0_DESC_MODE_8730A(x) ((x) & (~BITS_MQ0_DESC_MODE_8730A))
#define BIT_GET_MQ0_DESC_MODE_8730A(x) (((x) >> BIT_SHIFT_MQ0_DESC_MODE_8730A) & BIT_MASK_MQ0_DESC_MODE_8730A)
#define BIT_SET_MQ0_DESC_MODE_8730A(x, v) (BIT_CLEAR_MQ0_DESC_MODE_8730A(x) | BIT_MQ0_DESC_MODE_8730A(v))

#define BIT_SHIFT_MQ0DES_NUM_8730A 0
#define BIT_MASK_MQ0DES_NUM_8730A 0xfff
#define BIT_MQ0DES_NUM_8730A(x) (((x) & BIT_MASK_MQ0DES_NUM_8730A) << BIT_SHIFT_MQ0DES_NUM_8730A)
#define BITS_MQ0DES_NUM_8730A (BIT_MASK_MQ0DES_NUM_8730A << BIT_SHIFT_MQ0DES_NUM_8730A)
#define BIT_CLEAR_MQ0DES_NUM_8730A(x) ((x) & (~BITS_MQ0DES_NUM_8730A))
#define BIT_GET_MQ0DES_NUM_8730A(x) (((x) >> BIT_SHIFT_MQ0DES_NUM_8730A) & BIT_MASK_MQ0DES_NUM_8730A)
#define BIT_SET_MQ0DES_NUM_8730A(x, v) (BIT_CLEAR_MQ0DES_NUM_8730A(x) | BIT_MQ0DES_NUM_8730A(v))

/* 2 REG_MQ1_TXBD_NUM_8730A */
#define BIT_PCIE_MQ1_FLAG_8730A BIT(14)

#define BIT_SHIFT_MQ1_DESC_MODE_8730A 12
#define BIT_MASK_MQ1_DESC_MODE_8730A 0x3
#define BIT_MQ1_DESC_MODE_8730A(x) (((x) & BIT_MASK_MQ1_DESC_MODE_8730A) << BIT_SHIFT_MQ1_DESC_MODE_8730A)
#define BITS_MQ1_DESC_MODE_8730A (BIT_MASK_MQ1_DESC_MODE_8730A << BIT_SHIFT_MQ1_DESC_MODE_8730A)
#define BIT_CLEAR_MQ1_DESC_MODE_8730A(x) ((x) & (~BITS_MQ1_DESC_MODE_8730A))
#define BIT_GET_MQ1_DESC_MODE_8730A(x) (((x) >> BIT_SHIFT_MQ1_DESC_MODE_8730A) & BIT_MASK_MQ1_DESC_MODE_8730A)
#define BIT_SET_MQ1_DESC_MODE_8730A(x, v) (BIT_CLEAR_MQ1_DESC_MODE_8730A(x) | BIT_MQ1_DESC_MODE_8730A(v))

#define BIT_SHIFT_MQ1DES_NUM_8730A 0
#define BIT_MASK_MQ1DES_NUM_8730A 0xfff
#define BIT_MQ1DES_NUM_8730A(x) (((x) & BIT_MASK_MQ1DES_NUM_8730A) << BIT_SHIFT_MQ1DES_NUM_8730A)
#define BITS_MQ1DES_NUM_8730A (BIT_MASK_MQ1DES_NUM_8730A << BIT_SHIFT_MQ1DES_NUM_8730A)
#define BIT_CLEAR_MQ1DES_NUM_8730A(x) ((x) & (~BITS_MQ1DES_NUM_8730A))
#define BIT_GET_MQ1DES_NUM_8730A(x) (((x) >> BIT_SHIFT_MQ1DES_NUM_8730A) & BIT_MASK_MQ1DES_NUM_8730A)
#define BIT_SET_MQ1DES_NUM_8730A(x, v) (BIT_CLEAR_MQ1DES_NUM_8730A(x) | BIT_MQ1DES_NUM_8730A(v))

/* 2 REG_MQ2_TXBD_NUM_8730A */
#define BIT_PCIE_MQ2_FLAG_8730A BIT(14)

#define BIT_SHIFT_MQ2_DESC_MODE_8730A 12
#define BIT_MASK_MQ2_DESC_MODE_8730A 0x3
#define BIT_MQ2_DESC_MODE_8730A(x) (((x) & BIT_MASK_MQ2_DESC_MODE_8730A) << BIT_SHIFT_MQ2_DESC_MODE_8730A)
#define BITS_MQ2_DESC_MODE_8730A (BIT_MASK_MQ2_DESC_MODE_8730A << BIT_SHIFT_MQ2_DESC_MODE_8730A)
#define BIT_CLEAR_MQ2_DESC_MODE_8730A(x) ((x) & (~BITS_MQ2_DESC_MODE_8730A))
#define BIT_GET_MQ2_DESC_MODE_8730A(x) (((x) >> BIT_SHIFT_MQ2_DESC_MODE_8730A) & BIT_MASK_MQ2_DESC_MODE_8730A)
#define BIT_SET_MQ2_DESC_MODE_8730A(x, v) (BIT_CLEAR_MQ2_DESC_MODE_8730A(x) | BIT_MQ2_DESC_MODE_8730A(v))

#define BIT_SHIFT_MQ2DES_NUM_8730A 0
#define BIT_MASK_MQ2DES_NUM_8730A 0xfff
#define BIT_MQ2DES_NUM_8730A(x) (((x) & BIT_MASK_MQ2DES_NUM_8730A) << BIT_SHIFT_MQ2DES_NUM_8730A)
#define BITS_MQ2DES_NUM_8730A (BIT_MASK_MQ2DES_NUM_8730A << BIT_SHIFT_MQ2DES_NUM_8730A)
#define BIT_CLEAR_MQ2DES_NUM_8730A(x) ((x) & (~BITS_MQ2DES_NUM_8730A))
#define BIT_GET_MQ2DES_NUM_8730A(x) (((x) >> BIT_SHIFT_MQ2DES_NUM_8730A) & BIT_MASK_MQ2DES_NUM_8730A)
#define BIT_SET_MQ2DES_NUM_8730A(x, v) (BIT_CLEAR_MQ2DES_NUM_8730A(x) | BIT_MQ2DES_NUM_8730A(v))

/* 2 REG_MQ3_TXBD_NUM_8730A */
#define BIT_PCIE_MQ3_FLAG_8730A BIT(14)

#define BIT_SHIFT_MQ3_DESC_MODE_8730A 12
#define BIT_MASK_MQ3_DESC_MODE_8730A 0x3
#define BIT_MQ3_DESC_MODE_8730A(x) (((x) & BIT_MASK_MQ3_DESC_MODE_8730A) << BIT_SHIFT_MQ3_DESC_MODE_8730A)
#define BITS_MQ3_DESC_MODE_8730A (BIT_MASK_MQ3_DESC_MODE_8730A << BIT_SHIFT_MQ3_DESC_MODE_8730A)
#define BIT_CLEAR_MQ3_DESC_MODE_8730A(x) ((x) & (~BITS_MQ3_DESC_MODE_8730A))
#define BIT_GET_MQ3_DESC_MODE_8730A(x) (((x) >> BIT_SHIFT_MQ3_DESC_MODE_8730A) & BIT_MASK_MQ3_DESC_MODE_8730A)
#define BIT_SET_MQ3_DESC_MODE_8730A(x, v) (BIT_CLEAR_MQ3_DESC_MODE_8730A(x) | BIT_MQ3_DESC_MODE_8730A(v))

#define BIT_SHIFT_MQ3DES_NUM_8730A 0
#define BIT_MASK_MQ3DES_NUM_8730A 0xfff
#define BIT_MQ3DES_NUM_8730A(x) (((x) & BIT_MASK_MQ3DES_NUM_8730A) << BIT_SHIFT_MQ3DES_NUM_8730A)
#define BITS_MQ3DES_NUM_8730A (BIT_MASK_MQ3DES_NUM_8730A << BIT_SHIFT_MQ3DES_NUM_8730A)
#define BIT_CLEAR_MQ3DES_NUM_8730A(x) ((x) & (~BITS_MQ3DES_NUM_8730A))
#define BIT_GET_MQ3DES_NUM_8730A(x) (((x) >> BIT_SHIFT_MQ3DES_NUM_8730A) & BIT_MASK_MQ3DES_NUM_8730A)
#define BIT_SET_MQ3DES_NUM_8730A(x, v) (BIT_CLEAR_MQ3DES_NUM_8730A(x) | BIT_MQ3DES_NUM_8730A(v))

/* 2 REG_MQ4_TXBD_NUM_8730A */
#define BIT_PCIE_MQ4_FLAG_8730A BIT(14)

#define BIT_SHIFT_MQ4_DESC_MODE_8730A 12
#define BIT_MASK_MQ4_DESC_MODE_8730A 0x3
#define BIT_MQ4_DESC_MODE_8730A(x) (((x) & BIT_MASK_MQ4_DESC_MODE_8730A) << BIT_SHIFT_MQ4_DESC_MODE_8730A)
#define BITS_MQ4_DESC_MODE_8730A (BIT_MASK_MQ4_DESC_MODE_8730A << BIT_SHIFT_MQ4_DESC_MODE_8730A)
#define BIT_CLEAR_MQ4_DESC_MODE_8730A(x) ((x) & (~BITS_MQ4_DESC_MODE_8730A))
#define BIT_GET_MQ4_DESC_MODE_8730A(x) (((x) >> BIT_SHIFT_MQ4_DESC_MODE_8730A) & BIT_MASK_MQ4_DESC_MODE_8730A)
#define BIT_SET_MQ4_DESC_MODE_8730A(x, v) (BIT_CLEAR_MQ4_DESC_MODE_8730A(x) | BIT_MQ4_DESC_MODE_8730A(v))

#define BIT_SHIFT_MQ4DES_NUM_8730A 0
#define BIT_MASK_MQ4DES_NUM_8730A 0xfff
#define BIT_MQ4DES_NUM_8730A(x) (((x) & BIT_MASK_MQ4DES_NUM_8730A) << BIT_SHIFT_MQ4DES_NUM_8730A)
#define BITS_MQ4DES_NUM_8730A (BIT_MASK_MQ4DES_NUM_8730A << BIT_SHIFT_MQ4DES_NUM_8730A)
#define BIT_CLEAR_MQ4DES_NUM_8730A(x) ((x) & (~BITS_MQ4DES_NUM_8730A))
#define BIT_GET_MQ4DES_NUM_8730A(x) (((x) >> BIT_SHIFT_MQ4DES_NUM_8730A) & BIT_MASK_MQ4DES_NUM_8730A)
#define BIT_SET_MQ4DES_NUM_8730A(x, v) (BIT_CLEAR_MQ4DES_NUM_8730A(x) | BIT_MQ4DES_NUM_8730A(v))

/* 2 REG_MQ5_TXBD_NUM_8730A */
#define BIT_PCIE_MQ5_FLAG_8730A BIT(14)

#define BIT_SHIFT_MQ5_DESC_MODE_8730A 12
#define BIT_MASK_MQ5_DESC_MODE_8730A 0x3
#define BIT_MQ5_DESC_MODE_8730A(x) (((x) & BIT_MASK_MQ5_DESC_MODE_8730A) << BIT_SHIFT_MQ5_DESC_MODE_8730A)
#define BITS_MQ5_DESC_MODE_8730A (BIT_MASK_MQ5_DESC_MODE_8730A << BIT_SHIFT_MQ5_DESC_MODE_8730A)
#define BIT_CLEAR_MQ5_DESC_MODE_8730A(x) ((x) & (~BITS_MQ5_DESC_MODE_8730A))
#define BIT_GET_MQ5_DESC_MODE_8730A(x) (((x) >> BIT_SHIFT_MQ5_DESC_MODE_8730A) & BIT_MASK_MQ5_DESC_MODE_8730A)
#define BIT_SET_MQ5_DESC_MODE_8730A(x, v) (BIT_CLEAR_MQ5_DESC_MODE_8730A(x) | BIT_MQ5_DESC_MODE_8730A(v))

#define BIT_SHIFT_MQ5DES_NUM_8730A 0
#define BIT_MASK_MQ5DES_NUM_8730A 0xfff
#define BIT_MQ5DES_NUM_8730A(x) (((x) & BIT_MASK_MQ5DES_NUM_8730A) << BIT_SHIFT_MQ5DES_NUM_8730A)
#define BITS_MQ5DES_NUM_8730A (BIT_MASK_MQ5DES_NUM_8730A << BIT_SHIFT_MQ5DES_NUM_8730A)
#define BIT_CLEAR_MQ5DES_NUM_8730A(x) ((x) & (~BITS_MQ5DES_NUM_8730A))
#define BIT_GET_MQ5DES_NUM_8730A(x) (((x) >> BIT_SHIFT_MQ5DES_NUM_8730A) & BIT_MASK_MQ5DES_NUM_8730A)
#define BIT_SET_MQ5DES_NUM_8730A(x, v) (BIT_CLEAR_MQ5DES_NUM_8730A(x) | BIT_MQ5DES_NUM_8730A(v))

/* 2 REG_MQ6_TXBD_NUM_8730A */
#define BIT_PCIE_MQ6_FLAG_8730A BIT(14)

#define BIT_SHIFT_MQ6_DESC_MODE_8730A 12
#define BIT_MASK_MQ6_DESC_MODE_8730A 0x3
#define BIT_MQ6_DESC_MODE_8730A(x) (((x) & BIT_MASK_MQ6_DESC_MODE_8730A) << BIT_SHIFT_MQ6_DESC_MODE_8730A)
#define BITS_MQ6_DESC_MODE_8730A (BIT_MASK_MQ6_DESC_MODE_8730A << BIT_SHIFT_MQ6_DESC_MODE_8730A)
#define BIT_CLEAR_MQ6_DESC_MODE_8730A(x) ((x) & (~BITS_MQ6_DESC_MODE_8730A))
#define BIT_GET_MQ6_DESC_MODE_8730A(x) (((x) >> BIT_SHIFT_MQ6_DESC_MODE_8730A) & BIT_MASK_MQ6_DESC_MODE_8730A)
#define BIT_SET_MQ6_DESC_MODE_8730A(x, v) (BIT_CLEAR_MQ6_DESC_MODE_8730A(x) | BIT_MQ6_DESC_MODE_8730A(v))

#define BIT_SHIFT_MQ6DES_NUM_8730A 0
#define BIT_MASK_MQ6DES_NUM_8730A 0xfff
#define BIT_MQ6DES_NUM_8730A(x) (((x) & BIT_MASK_MQ6DES_NUM_8730A) << BIT_SHIFT_MQ6DES_NUM_8730A)
#define BITS_MQ6DES_NUM_8730A (BIT_MASK_MQ6DES_NUM_8730A << BIT_SHIFT_MQ6DES_NUM_8730A)
#define BIT_CLEAR_MQ6DES_NUM_8730A(x) ((x) & (~BITS_MQ6DES_NUM_8730A))
#define BIT_GET_MQ6DES_NUM_8730A(x) (((x) >> BIT_SHIFT_MQ6DES_NUM_8730A) & BIT_MASK_MQ6DES_NUM_8730A)
#define BIT_SET_MQ6DES_NUM_8730A(x, v) (BIT_CLEAR_MQ6DES_NUM_8730A(x) | BIT_MQ6DES_NUM_8730A(v))

/* 2 REG_MQ7_TXBD_NUM_8730A */
#define BIT_PCIE_MQ7_FLAG_8730A BIT(14)

#define BIT_SHIFT_MQ7_DESC_MODE_8730A 12
#define BIT_MASK_MQ7_DESC_MODE_8730A 0x3
#define BIT_MQ7_DESC_MODE_8730A(x) (((x) & BIT_MASK_MQ7_DESC_MODE_8730A) << BIT_SHIFT_MQ7_DESC_MODE_8730A)
#define BITS_MQ7_DESC_MODE_8730A (BIT_MASK_MQ7_DESC_MODE_8730A << BIT_SHIFT_MQ7_DESC_MODE_8730A)
#define BIT_CLEAR_MQ7_DESC_MODE_8730A(x) ((x) & (~BITS_MQ7_DESC_MODE_8730A))
#define BIT_GET_MQ7_DESC_MODE_8730A(x) (((x) >> BIT_SHIFT_MQ7_DESC_MODE_8730A) & BIT_MASK_MQ7_DESC_MODE_8730A)
#define BIT_SET_MQ7_DESC_MODE_8730A(x, v) (BIT_CLEAR_MQ7_DESC_MODE_8730A(x) | BIT_MQ7_DESC_MODE_8730A(v))

#define BIT_SHIFT_MQ7DES_NUM_8730A 0
#define BIT_MASK_MQ7DES_NUM_8730A 0xfff
#define BIT_MQ7DES_NUM_8730A(x) (((x) & BIT_MASK_MQ7DES_NUM_8730A) << BIT_SHIFT_MQ7DES_NUM_8730A)
#define BITS_MQ7DES_NUM_8730A (BIT_MASK_MQ7DES_NUM_8730A << BIT_SHIFT_MQ7DES_NUM_8730A)
#define BIT_CLEAR_MQ7DES_NUM_8730A(x) ((x) & (~BITS_MQ7DES_NUM_8730A))
#define BIT_GET_MQ7DES_NUM_8730A(x) (((x) >> BIT_SHIFT_MQ7DES_NUM_8730A) & BIT_MASK_MQ7DES_NUM_8730A)
#define BIT_SET_MQ7DES_NUM_8730A(x, v) (BIT_CLEAR_MQ7DES_NUM_8730A(x) | BIT_MQ7DES_NUM_8730A(v))

/* 2 REG_BD_RWPTR_CLR_8730A */
#define BIT_CLR_MQ7_HW_IDX_8730A BIT(29)
#define BIT_CLR_MQ6_HW_IDX_8730A BIT(28)
#define BIT_CLR_MQ5_HW_IDX_8730A BIT(27)
#define BIT_CLR_MQ4_HW_IDX_8730A BIT(26)
#define BIT_CLR_MQ3_HW_IDX_8730A BIT(25)
#define BIT_CLR_MQ2_HW_IDX_8730A BIT(24)
#define BIT_CLR_MQ1_HW_IDX_8730A BIT(23)
#define BIT_CLR_MQ0_HW_IDX_8730A BIT(22)
#define BIT_CLR_BKQ_HW_IDX_8730A BIT(21)
#define BIT_CLR_BEQ_HW_IDX_8730A BIT(20)
#define BIT_CLR_VIQ_HW_IDX_8730A BIT(19)
#define BIT_CLR_VOQ_HW_IDX_8730A BIT(18)
#define BIT_CLR_MGQ_HW_IDX_8730A BIT(17)
#define BIT_CLR_RXQ_HW_IDX_8730A BIT(16)
#define BIT_SRST_TX_N_8730A BIT(15)
#define BIT_SRST_RX_N_8730A BIT(14)
#define BIT_CLR_MQ7_HOST_IDX_8730A BIT(13)
#define BIT_CLR_MQ6_HOST_IDX_8730A BIT(12)
#define BIT_CLR_MQ5_HOST_IDX_8730A BIT(11)
#define BIT_CLR_MQ4_HOST_IDX_8730A BIT(10)
#define BIT_CLR_MQ3_HOST_IDX_8730A BIT(9)
#define BIT_CLR_MQ2_HOST_IDX_8730A BIT(8)
#define BIT_CLR_MQ1_HOST_IDX_8730A BIT(7)
#define BIT_CLR_MQ0_HOST_IDX_8730A BIT(6)
#define BIT_CLR_BKQ_HOST_IDX_8730A BIT(5)
#define BIT_CLR_BEQ_HOST_IDX_8730A BIT(4)
#define BIT_CLR_VIQ_HOST_IDX_8730A BIT(3)
#define BIT_CLR_VOQ_HOST_IDX_8730A BIT(2)
#define BIT_CLR_MGQ_HOST_IDX_8730A BIT(1)
#define BIT_CLR_RXQ_HOST_IDX_8730A BIT(0)

/* 2 REG_VOQ_TXBD_IDX_8730A */

#define BIT_SHIFT_VOQ_HW_IDX_8730A 16
#define BIT_MASK_VOQ_HW_IDX_8730A 0xfff
#define BIT_VOQ_HW_IDX_8730A(x) (((x) & BIT_MASK_VOQ_HW_IDX_8730A) << BIT_SHIFT_VOQ_HW_IDX_8730A)
#define BITS_VOQ_HW_IDX_8730A (BIT_MASK_VOQ_HW_IDX_8730A << BIT_SHIFT_VOQ_HW_IDX_8730A)
#define BIT_CLEAR_VOQ_HW_IDX_8730A(x) ((x) & (~BITS_VOQ_HW_IDX_8730A))
#define BIT_GET_VOQ_HW_IDX_8730A(x) (((x) >> BIT_SHIFT_VOQ_HW_IDX_8730A) & BIT_MASK_VOQ_HW_IDX_8730A)
#define BIT_SET_VOQ_HW_IDX_8730A(x, v) (BIT_CLEAR_VOQ_HW_IDX_8730A(x) | BIT_VOQ_HW_IDX_8730A(v))

#define BIT_SHIFT_VOQ_HOST_IDX_8730A 0
#define BIT_MASK_VOQ_HOST_IDX_8730A 0xfff
#define BIT_VOQ_HOST_IDX_8730A(x) (((x) & BIT_MASK_VOQ_HOST_IDX_8730A) << BIT_SHIFT_VOQ_HOST_IDX_8730A)
#define BITS_VOQ_HOST_IDX_8730A (BIT_MASK_VOQ_HOST_IDX_8730A << BIT_SHIFT_VOQ_HOST_IDX_8730A)
#define BIT_CLEAR_VOQ_HOST_IDX_8730A(x) ((x) & (~BITS_VOQ_HOST_IDX_8730A))
#define BIT_GET_VOQ_HOST_IDX_8730A(x) (((x) >> BIT_SHIFT_VOQ_HOST_IDX_8730A) & BIT_MASK_VOQ_HOST_IDX_8730A)
#define BIT_SET_VOQ_HOST_IDX_8730A(x, v) (BIT_CLEAR_VOQ_HOST_IDX_8730A(x) | BIT_VOQ_HOST_IDX_8730A(v))

/* 2 REG_VIQ_TXBD_IDX_8730A */

#define BIT_SHIFT_VIQ_HW_IDX_8730A 16
#define BIT_MASK_VIQ_HW_IDX_8730A 0xfff
#define BIT_VIQ_HW_IDX_8730A(x) (((x) & BIT_MASK_VIQ_HW_IDX_8730A) << BIT_SHIFT_VIQ_HW_IDX_8730A)
#define BITS_VIQ_HW_IDX_8730A (BIT_MASK_VIQ_HW_IDX_8730A << BIT_SHIFT_VIQ_HW_IDX_8730A)
#define BIT_CLEAR_VIQ_HW_IDX_8730A(x) ((x) & (~BITS_VIQ_HW_IDX_8730A))
#define BIT_GET_VIQ_HW_IDX_8730A(x) (((x) >> BIT_SHIFT_VIQ_HW_IDX_8730A) & BIT_MASK_VIQ_HW_IDX_8730A)
#define BIT_SET_VIQ_HW_IDX_8730A(x, v) (BIT_CLEAR_VIQ_HW_IDX_8730A(x) | BIT_VIQ_HW_IDX_8730A(v))

#define BIT_SHIFT_VIQ_HOST_IDX_8730A 0
#define BIT_MASK_VIQ_HOST_IDX_8730A 0xfff
#define BIT_VIQ_HOST_IDX_8730A(x) (((x) & BIT_MASK_VIQ_HOST_IDX_8730A) << BIT_SHIFT_VIQ_HOST_IDX_8730A)
#define BITS_VIQ_HOST_IDX_8730A (BIT_MASK_VIQ_HOST_IDX_8730A << BIT_SHIFT_VIQ_HOST_IDX_8730A)
#define BIT_CLEAR_VIQ_HOST_IDX_8730A(x) ((x) & (~BITS_VIQ_HOST_IDX_8730A))
#define BIT_GET_VIQ_HOST_IDX_8730A(x) (((x) >> BIT_SHIFT_VIQ_HOST_IDX_8730A) & BIT_MASK_VIQ_HOST_IDX_8730A)
#define BIT_SET_VIQ_HOST_IDX_8730A(x, v) (BIT_CLEAR_VIQ_HOST_IDX_8730A(x) | BIT_VIQ_HOST_IDX_8730A(v))

/* 2 REG_BEQ_TXBD_IDX_8730A */

#define BIT_SHIFT_BEQ_HW_IDX_8730A 16
#define BIT_MASK_BEQ_HW_IDX_8730A 0xfff
#define BIT_BEQ_HW_IDX_8730A(x) (((x) & BIT_MASK_BEQ_HW_IDX_8730A) << BIT_SHIFT_BEQ_HW_IDX_8730A)
#define BITS_BEQ_HW_IDX_8730A (BIT_MASK_BEQ_HW_IDX_8730A << BIT_SHIFT_BEQ_HW_IDX_8730A)
#define BIT_CLEAR_BEQ_HW_IDX_8730A(x) ((x) & (~BITS_BEQ_HW_IDX_8730A))
#define BIT_GET_BEQ_HW_IDX_8730A(x) (((x) >> BIT_SHIFT_BEQ_HW_IDX_8730A) & BIT_MASK_BEQ_HW_IDX_8730A)
#define BIT_SET_BEQ_HW_IDX_8730A(x, v) (BIT_CLEAR_BEQ_HW_IDX_8730A(x) | BIT_BEQ_HW_IDX_8730A(v))

#define BIT_SHIFT_BEQ_HOST_IDX_8730A 0
#define BIT_MASK_BEQ_HOST_IDX_8730A 0xfff
#define BIT_BEQ_HOST_IDX_8730A(x) (((x) & BIT_MASK_BEQ_HOST_IDX_8730A) << BIT_SHIFT_BEQ_HOST_IDX_8730A)
#define BITS_BEQ_HOST_IDX_8730A (BIT_MASK_BEQ_HOST_IDX_8730A << BIT_SHIFT_BEQ_HOST_IDX_8730A)
#define BIT_CLEAR_BEQ_HOST_IDX_8730A(x) ((x) & (~BITS_BEQ_HOST_IDX_8730A))
#define BIT_GET_BEQ_HOST_IDX_8730A(x) (((x) >> BIT_SHIFT_BEQ_HOST_IDX_8730A) & BIT_MASK_BEQ_HOST_IDX_8730A)
#define BIT_SET_BEQ_HOST_IDX_8730A(x, v) (BIT_CLEAR_BEQ_HOST_IDX_8730A(x) | BIT_BEQ_HOST_IDX_8730A(v))

/* 2 REG_BKQ_TXBD_IDX_8730A */

#define BIT_SHIFT_BKQ_HW_IDX_8730A 16
#define BIT_MASK_BKQ_HW_IDX_8730A 0xfff
#define BIT_BKQ_HW_IDX_8730A(x) (((x) & BIT_MASK_BKQ_HW_IDX_8730A) << BIT_SHIFT_BKQ_HW_IDX_8730A)
#define BITS_BKQ_HW_IDX_8730A (BIT_MASK_BKQ_HW_IDX_8730A << BIT_SHIFT_BKQ_HW_IDX_8730A)
#define BIT_CLEAR_BKQ_HW_IDX_8730A(x) ((x) & (~BITS_BKQ_HW_IDX_8730A))
#define BIT_GET_BKQ_HW_IDX_8730A(x) (((x) >> BIT_SHIFT_BKQ_HW_IDX_8730A) & BIT_MASK_BKQ_HW_IDX_8730A)
#define BIT_SET_BKQ_HW_IDX_8730A(x, v) (BIT_CLEAR_BKQ_HW_IDX_8730A(x) | BIT_BKQ_HW_IDX_8730A(v))

#define BIT_SHIFT_BKQ_HOST_IDX_8730A 0
#define BIT_MASK_BKQ_HOST_IDX_8730A 0xfff
#define BIT_BKQ_HOST_IDX_8730A(x) (((x) & BIT_MASK_BKQ_HOST_IDX_8730A) << BIT_SHIFT_BKQ_HOST_IDX_8730A)
#define BITS_BKQ_HOST_IDX_8730A (BIT_MASK_BKQ_HOST_IDX_8730A << BIT_SHIFT_BKQ_HOST_IDX_8730A)
#define BIT_CLEAR_BKQ_HOST_IDX_8730A(x) ((x) & (~BITS_BKQ_HOST_IDX_8730A))
#define BIT_GET_BKQ_HOST_IDX_8730A(x) (((x) >> BIT_SHIFT_BKQ_HOST_IDX_8730A) & BIT_MASK_BKQ_HOST_IDX_8730A)
#define BIT_SET_BKQ_HOST_IDX_8730A(x, v) (BIT_CLEAR_BKQ_HOST_IDX_8730A(x) | BIT_BKQ_HOST_IDX_8730A(v))

/* 2 REG_MGQ_TXBD_IDX_8730A */

#define BIT_SHIFT_MGQ_HW_IDX_8730A 16
#define BIT_MASK_MGQ_HW_IDX_8730A 0xfff
#define BIT_MGQ_HW_IDX_8730A(x) (((x) & BIT_MASK_MGQ_HW_IDX_8730A) << BIT_SHIFT_MGQ_HW_IDX_8730A)
#define BITS_MGQ_HW_IDX_8730A (BIT_MASK_MGQ_HW_IDX_8730A << BIT_SHIFT_MGQ_HW_IDX_8730A)
#define BIT_CLEAR_MGQ_HW_IDX_8730A(x) ((x) & (~BITS_MGQ_HW_IDX_8730A))
#define BIT_GET_MGQ_HW_IDX_8730A(x) (((x) >> BIT_SHIFT_MGQ_HW_IDX_8730A) & BIT_MASK_MGQ_HW_IDX_8730A)
#define BIT_SET_MGQ_HW_IDX_8730A(x, v) (BIT_CLEAR_MGQ_HW_IDX_8730A(x) | BIT_MGQ_HW_IDX_8730A(v))

#define BIT_SHIFT_MGQ_HOST_IDX_8730A 0
#define BIT_MASK_MGQ_HOST_IDX_8730A 0xfff
#define BIT_MGQ_HOST_IDX_8730A(x) (((x) & BIT_MASK_MGQ_HOST_IDX_8730A) << BIT_SHIFT_MGQ_HOST_IDX_8730A)
#define BITS_MGQ_HOST_IDX_8730A (BIT_MASK_MGQ_HOST_IDX_8730A << BIT_SHIFT_MGQ_HOST_IDX_8730A)
#define BIT_CLEAR_MGQ_HOST_IDX_8730A(x) ((x) & (~BITS_MGQ_HOST_IDX_8730A))
#define BIT_GET_MGQ_HOST_IDX_8730A(x) (((x) >> BIT_SHIFT_MGQ_HOST_IDX_8730A) & BIT_MASK_MGQ_HOST_IDX_8730A)
#define BIT_SET_MGQ_HOST_IDX_8730A(x, v) (BIT_CLEAR_MGQ_HOST_IDX_8730A(x) | BIT_MGQ_HOST_IDX_8730A(v))

/* 2 REG_RXQ_RXBD_IDX_8730A */

#define BIT_SHIFT_RXNRML_HW_IDX_8730A 16
#define BIT_MASK_RXNRML_HW_IDX_8730A 0xfff
#define BIT_RXNRML_HW_IDX_8730A(x) (((x) & BIT_MASK_RXNRML_HW_IDX_8730A) << BIT_SHIFT_RXNRML_HW_IDX_8730A)
#define BITS_RXNRML_HW_IDX_8730A (BIT_MASK_RXNRML_HW_IDX_8730A << BIT_SHIFT_RXNRML_HW_IDX_8730A)
#define BIT_CLEAR_RXNRML_HW_IDX_8730A(x) ((x) & (~BITS_RXNRML_HW_IDX_8730A))
#define BIT_GET_RXNRML_HW_IDX_8730A(x) (((x) >> BIT_SHIFT_RXNRML_HW_IDX_8730A) & BIT_MASK_RXNRML_HW_IDX_8730A)
#define BIT_SET_RXNRML_HW_IDX_8730A(x, v) (BIT_CLEAR_RXNRML_HW_IDX_8730A(x) | BIT_RXNRML_HW_IDX_8730A(v))

#define BIT_SHIFT_RXNRML_HOST_IDX_8730A 0
#define BIT_MASK_RXNRML_HOST_IDX_8730A 0xfff
#define BIT_RXNRML_HOST_IDX_8730A(x) (((x) & BIT_MASK_RXNRML_HOST_IDX_8730A) << BIT_SHIFT_RXNRML_HOST_IDX_8730A)
#define BITS_RXNRML_HOST_IDX_8730A (BIT_MASK_RXNRML_HOST_IDX_8730A << BIT_SHIFT_RXNRML_HOST_IDX_8730A)
#define BIT_CLEAR_RXNRML_HOST_IDX_8730A(x) ((x) & (~BITS_RXNRML_HOST_IDX_8730A))
#define BIT_GET_RXNRML_HOST_IDX_8730A(x) (((x) >> BIT_SHIFT_RXNRML_HOST_IDX_8730A) & BIT_MASK_RXNRML_HOST_IDX_8730A)
#define BIT_SET_RXNRML_HOST_IDX_8730A(x, v) (BIT_CLEAR_RXNRML_HOST_IDX_8730A(x) | BIT_RXNRML_HOST_IDX_8730A(v))

/* 2 REG_MQ0_TXBD_IDX_8730A */

#define BIT_SHIFT_MQ0_HW_IDX_8730A 16
#define BIT_MASK_MQ0_HW_IDX_8730A 0xfff
#define BIT_MQ0_HW_IDX_8730A(x) (((x) & BIT_MASK_MQ0_HW_IDX_8730A) << BIT_SHIFT_MQ0_HW_IDX_8730A)
#define BITS_MQ0_HW_IDX_8730A (BIT_MASK_MQ0_HW_IDX_8730A << BIT_SHIFT_MQ0_HW_IDX_8730A)
#define BIT_CLEAR_MQ0_HW_IDX_8730A(x) ((x) & (~BITS_MQ0_HW_IDX_8730A))
#define BIT_GET_MQ0_HW_IDX_8730A(x) (((x) >> BIT_SHIFT_MQ0_HW_IDX_8730A) & BIT_MASK_MQ0_HW_IDX_8730A)
#define BIT_SET_MQ0_HW_IDX_8730A(x, v) (BIT_CLEAR_MQ0_HW_IDX_8730A(x) | BIT_MQ0_HW_IDX_8730A(v))

#define BIT_SHIFT_MQ0_HOST_IDX_8730A 0
#define BIT_MASK_MQ0_HOST_IDX_8730A 0xfff
#define BIT_MQ0_HOST_IDX_8730A(x) (((x) & BIT_MASK_MQ0_HOST_IDX_8730A) << BIT_SHIFT_MQ0_HOST_IDX_8730A)
#define BITS_MQ0_HOST_IDX_8730A (BIT_MASK_MQ0_HOST_IDX_8730A << BIT_SHIFT_MQ0_HOST_IDX_8730A)
#define BIT_CLEAR_MQ0_HOST_IDX_8730A(x) ((x) & (~BITS_MQ0_HOST_IDX_8730A))
#define BIT_GET_MQ0_HOST_IDX_8730A(x) (((x) >> BIT_SHIFT_MQ0_HOST_IDX_8730A) & BIT_MASK_MQ0_HOST_IDX_8730A)
#define BIT_SET_MQ0_HOST_IDX_8730A(x, v) (BIT_CLEAR_MQ0_HOST_IDX_8730A(x) | BIT_MQ0_HOST_IDX_8730A(v))

/* 2 REG_MQ1_TXBD_IDX_8730A */

#define BIT_SHIFT_MQ1_HW_IDX_8730A 16
#define BIT_MASK_MQ1_HW_IDX_8730A 0xfff
#define BIT_MQ1_HW_IDX_8730A(x) (((x) & BIT_MASK_MQ1_HW_IDX_8730A) << BIT_SHIFT_MQ1_HW_IDX_8730A)
#define BITS_MQ1_HW_IDX_8730A (BIT_MASK_MQ1_HW_IDX_8730A << BIT_SHIFT_MQ1_HW_IDX_8730A)
#define BIT_CLEAR_MQ1_HW_IDX_8730A(x) ((x) & (~BITS_MQ1_HW_IDX_8730A))
#define BIT_GET_MQ1_HW_IDX_8730A(x) (((x) >> BIT_SHIFT_MQ1_HW_IDX_8730A) & BIT_MASK_MQ1_HW_IDX_8730A)
#define BIT_SET_MQ1_HW_IDX_8730A(x, v) (BIT_CLEAR_MQ1_HW_IDX_8730A(x) | BIT_MQ1_HW_IDX_8730A(v))

#define BIT_SHIFT_MQ1_HOST_IDX_8730A 0
#define BIT_MASK_MQ1_HOST_IDX_8730A 0xfff
#define BIT_MQ1_HOST_IDX_8730A(x) (((x) & BIT_MASK_MQ1_HOST_IDX_8730A) << BIT_SHIFT_MQ1_HOST_IDX_8730A)
#define BITS_MQ1_HOST_IDX_8730A (BIT_MASK_MQ1_HOST_IDX_8730A << BIT_SHIFT_MQ1_HOST_IDX_8730A)
#define BIT_CLEAR_MQ1_HOST_IDX_8730A(x) ((x) & (~BITS_MQ1_HOST_IDX_8730A))
#define BIT_GET_MQ1_HOST_IDX_8730A(x) (((x) >> BIT_SHIFT_MQ1_HOST_IDX_8730A) & BIT_MASK_MQ1_HOST_IDX_8730A)
#define BIT_SET_MQ1_HOST_IDX_8730A(x, v) (BIT_CLEAR_MQ1_HOST_IDX_8730A(x) | BIT_MQ1_HOST_IDX_8730A(v))

/* 2 REG_MQ2_TXBD_IDX_8730A */

#define BIT_SHIFT_MQ2_HW_IDX_8730A 16
#define BIT_MASK_MQ2_HW_IDX_8730A 0xfff
#define BIT_MQ2_HW_IDX_8730A(x) (((x) & BIT_MASK_MQ2_HW_IDX_8730A) << BIT_SHIFT_MQ2_HW_IDX_8730A)
#define BITS_MQ2_HW_IDX_8730A (BIT_MASK_MQ2_HW_IDX_8730A << BIT_SHIFT_MQ2_HW_IDX_8730A)
#define BIT_CLEAR_MQ2_HW_IDX_8730A(x) ((x) & (~BITS_MQ2_HW_IDX_8730A))
#define BIT_GET_MQ2_HW_IDX_8730A(x) (((x) >> BIT_SHIFT_MQ2_HW_IDX_8730A) & BIT_MASK_MQ2_HW_IDX_8730A)
#define BIT_SET_MQ2_HW_IDX_8730A(x, v) (BIT_CLEAR_MQ2_HW_IDX_8730A(x) | BIT_MQ2_HW_IDX_8730A(v))

#define BIT_SHIFT_MQ2_HOST_IDX_8730A 0
#define BIT_MASK_MQ2_HOST_IDX_8730A 0xfff
#define BIT_MQ2_HOST_IDX_8730A(x) (((x) & BIT_MASK_MQ2_HOST_IDX_8730A) << BIT_SHIFT_MQ2_HOST_IDX_8730A)
#define BITS_MQ2_HOST_IDX_8730A (BIT_MASK_MQ2_HOST_IDX_8730A << BIT_SHIFT_MQ2_HOST_IDX_8730A)
#define BIT_CLEAR_MQ2_HOST_IDX_8730A(x) ((x) & (~BITS_MQ2_HOST_IDX_8730A))
#define BIT_GET_MQ2_HOST_IDX_8730A(x) (((x) >> BIT_SHIFT_MQ2_HOST_IDX_8730A) & BIT_MASK_MQ2_HOST_IDX_8730A)
#define BIT_SET_MQ2_HOST_IDX_8730A(x, v) (BIT_CLEAR_MQ2_HOST_IDX_8730A(x) | BIT_MQ2_HOST_IDX_8730A(v))

/* 2 REG_MQ3_TXBD_IDX_8730A */

#define BIT_SHIFT_MQ3_HW_IDX_8730A 16
#define BIT_MASK_MQ3_HW_IDX_8730A 0xfff
#define BIT_MQ3_HW_IDX_8730A(x) (((x) & BIT_MASK_MQ3_HW_IDX_8730A) << BIT_SHIFT_MQ3_HW_IDX_8730A)
#define BITS_MQ3_HW_IDX_8730A (BIT_MASK_MQ3_HW_IDX_8730A << BIT_SHIFT_MQ3_HW_IDX_8730A)
#define BIT_CLEAR_MQ3_HW_IDX_8730A(x) ((x) & (~BITS_MQ3_HW_IDX_8730A))
#define BIT_GET_MQ3_HW_IDX_8730A(x) (((x) >> BIT_SHIFT_MQ3_HW_IDX_8730A) & BIT_MASK_MQ3_HW_IDX_8730A)
#define BIT_SET_MQ3_HW_IDX_8730A(x, v) (BIT_CLEAR_MQ3_HW_IDX_8730A(x) | BIT_MQ3_HW_IDX_8730A(v))

#define BIT_SHIFT_MQ3_HOST_IDX_8730A 0
#define BIT_MASK_MQ3_HOST_IDX_8730A 0xfff
#define BIT_MQ3_HOST_IDX_8730A(x) (((x) & BIT_MASK_MQ3_HOST_IDX_8730A) << BIT_SHIFT_MQ3_HOST_IDX_8730A)
#define BITS_MQ3_HOST_IDX_8730A (BIT_MASK_MQ3_HOST_IDX_8730A << BIT_SHIFT_MQ3_HOST_IDX_8730A)
#define BIT_CLEAR_MQ3_HOST_IDX_8730A(x) ((x) & (~BITS_MQ3_HOST_IDX_8730A))
#define BIT_GET_MQ3_HOST_IDX_8730A(x) (((x) >> BIT_SHIFT_MQ3_HOST_IDX_8730A) & BIT_MASK_MQ3_HOST_IDX_8730A)
#define BIT_SET_MQ3_HOST_IDX_8730A(x, v) (BIT_CLEAR_MQ3_HOST_IDX_8730A(x) | BIT_MQ3_HOST_IDX_8730A(v))

/* 2 REG_MQ4_TXBD_IDX_8730A */

#define BIT_SHIFT_MQ4_HW_IDX_8730A 16
#define BIT_MASK_MQ4_HW_IDX_8730A 0xfff
#define BIT_MQ4_HW_IDX_8730A(x) (((x) & BIT_MASK_MQ4_HW_IDX_8730A) << BIT_SHIFT_MQ4_HW_IDX_8730A)
#define BITS_MQ4_HW_IDX_8730A (BIT_MASK_MQ4_HW_IDX_8730A << BIT_SHIFT_MQ4_HW_IDX_8730A)
#define BIT_CLEAR_MQ4_HW_IDX_8730A(x) ((x) & (~BITS_MQ4_HW_IDX_8730A))
#define BIT_GET_MQ4_HW_IDX_8730A(x) (((x) >> BIT_SHIFT_MQ4_HW_IDX_8730A) & BIT_MASK_MQ4_HW_IDX_8730A)
#define BIT_SET_MQ4_HW_IDX_8730A(x, v) (BIT_CLEAR_MQ4_HW_IDX_8730A(x) | BIT_MQ4_HW_IDX_8730A(v))

#define BIT_SHIFT_MQ4_HOST_IDX_8730A 0
#define BIT_MASK_MQ4_HOST_IDX_8730A 0xfff
#define BIT_MQ4_HOST_IDX_8730A(x) (((x) & BIT_MASK_MQ4_HOST_IDX_8730A) << BIT_SHIFT_MQ4_HOST_IDX_8730A)
#define BITS_MQ4_HOST_IDX_8730A (BIT_MASK_MQ4_HOST_IDX_8730A << BIT_SHIFT_MQ4_HOST_IDX_8730A)
#define BIT_CLEAR_MQ4_HOST_IDX_8730A(x) ((x) & (~BITS_MQ4_HOST_IDX_8730A))
#define BIT_GET_MQ4_HOST_IDX_8730A(x) (((x) >> BIT_SHIFT_MQ4_HOST_IDX_8730A) & BIT_MASK_MQ4_HOST_IDX_8730A)
#define BIT_SET_MQ4_HOST_IDX_8730A(x, v) (BIT_CLEAR_MQ4_HOST_IDX_8730A(x) | BIT_MQ4_HOST_IDX_8730A(v))

/* 2 REG_MQ5_TXBD_IDX_8730A */

#define BIT_SHIFT_MQ5_HW_IDX_8730A 16
#define BIT_MASK_MQ5_HW_IDX_8730A 0xfff
#define BIT_MQ5_HW_IDX_8730A(x) (((x) & BIT_MASK_MQ5_HW_IDX_8730A) << BIT_SHIFT_MQ5_HW_IDX_8730A)
#define BITS_MQ5_HW_IDX_8730A (BIT_MASK_MQ5_HW_IDX_8730A << BIT_SHIFT_MQ5_HW_IDX_8730A)
#define BIT_CLEAR_MQ5_HW_IDX_8730A(x) ((x) & (~BITS_MQ5_HW_IDX_8730A))
#define BIT_GET_MQ5_HW_IDX_8730A(x) (((x) >> BIT_SHIFT_MQ5_HW_IDX_8730A) & BIT_MASK_MQ5_HW_IDX_8730A)
#define BIT_SET_MQ5_HW_IDX_8730A(x, v) (BIT_CLEAR_MQ5_HW_IDX_8730A(x) | BIT_MQ5_HW_IDX_8730A(v))

#define BIT_SHIFT_MQ5_HOST_IDX_8730A 0
#define BIT_MASK_MQ5_HOST_IDX_8730A 0xfff
#define BIT_MQ5_HOST_IDX_8730A(x) (((x) & BIT_MASK_MQ5_HOST_IDX_8730A) << BIT_SHIFT_MQ5_HOST_IDX_8730A)
#define BITS_MQ5_HOST_IDX_8730A (BIT_MASK_MQ5_HOST_IDX_8730A << BIT_SHIFT_MQ5_HOST_IDX_8730A)
#define BIT_CLEAR_MQ5_HOST_IDX_8730A(x) ((x) & (~BITS_MQ5_HOST_IDX_8730A))
#define BIT_GET_MQ5_HOST_IDX_8730A(x) (((x) >> BIT_SHIFT_MQ5_HOST_IDX_8730A) & BIT_MASK_MQ5_HOST_IDX_8730A)
#define BIT_SET_MQ5_HOST_IDX_8730A(x, v) (BIT_CLEAR_MQ5_HOST_IDX_8730A(x) | BIT_MQ5_HOST_IDX_8730A(v))

/* 2 REG_MQ6_TXBD_IDX_8730A */

#define BIT_SHIFT_MQ6_HW_IDX_8730A 16
#define BIT_MASK_MQ6_HW_IDX_8730A 0xfff
#define BIT_MQ6_HW_IDX_8730A(x) (((x) & BIT_MASK_MQ6_HW_IDX_8730A) << BIT_SHIFT_MQ6_HW_IDX_8730A)
#define BITS_MQ6_HW_IDX_8730A (BIT_MASK_MQ6_HW_IDX_8730A << BIT_SHIFT_MQ6_HW_IDX_8730A)
#define BIT_CLEAR_MQ6_HW_IDX_8730A(x) ((x) & (~BITS_MQ6_HW_IDX_8730A))
#define BIT_GET_MQ6_HW_IDX_8730A(x) (((x) >> BIT_SHIFT_MQ6_HW_IDX_8730A) & BIT_MASK_MQ6_HW_IDX_8730A)
#define BIT_SET_MQ6_HW_IDX_8730A(x, v) (BIT_CLEAR_MQ6_HW_IDX_8730A(x) | BIT_MQ6_HW_IDX_8730A(v))

#define BIT_SHIFT_MQ6_HOST_IDX_8730A 0
#define BIT_MASK_MQ6_HOST_IDX_8730A 0xfff
#define BIT_MQ6_HOST_IDX_8730A(x) (((x) & BIT_MASK_MQ6_HOST_IDX_8730A) << BIT_SHIFT_MQ6_HOST_IDX_8730A)
#define BITS_MQ6_HOST_IDX_8730A (BIT_MASK_MQ6_HOST_IDX_8730A << BIT_SHIFT_MQ6_HOST_IDX_8730A)
#define BIT_CLEAR_MQ6_HOST_IDX_8730A(x) ((x) & (~BITS_MQ6_HOST_IDX_8730A))
#define BIT_GET_MQ6_HOST_IDX_8730A(x) (((x) >> BIT_SHIFT_MQ6_HOST_IDX_8730A) & BIT_MASK_MQ6_HOST_IDX_8730A)
#define BIT_SET_MQ6_HOST_IDX_8730A(x, v) (BIT_CLEAR_MQ6_HOST_IDX_8730A(x) | BIT_MQ6_HOST_IDX_8730A(v))

/* 2 REG_MQ7_TXBD_IDX_8730A */

#define BIT_SHIFT_MQ7_HW_IDX_8730A 16
#define BIT_MASK_MQ7_HW_IDX_8730A 0xfff
#define BIT_MQ7_HW_IDX_8730A(x) (((x) & BIT_MASK_MQ7_HW_IDX_8730A) << BIT_SHIFT_MQ7_HW_IDX_8730A)
#define BITS_MQ7_HW_IDX_8730A (BIT_MASK_MQ7_HW_IDX_8730A << BIT_SHIFT_MQ7_HW_IDX_8730A)
#define BIT_CLEAR_MQ7_HW_IDX_8730A(x) ((x) & (~BITS_MQ7_HW_IDX_8730A))
#define BIT_GET_MQ7_HW_IDX_8730A(x) (((x) >> BIT_SHIFT_MQ7_HW_IDX_8730A) & BIT_MASK_MQ7_HW_IDX_8730A)
#define BIT_SET_MQ7_HW_IDX_8730A(x, v) (BIT_CLEAR_MQ7_HW_IDX_8730A(x) | BIT_MQ7_HW_IDX_8730A(v))

#define BIT_SHIFT_MQ7_HOST_IDX_8730A 0
#define BIT_MASK_MQ7_HOST_IDX_8730A 0xfff
#define BIT_MQ7_HOST_IDX_8730A(x) (((x) & BIT_MASK_MQ7_HOST_IDX_8730A) << BIT_SHIFT_MQ7_HOST_IDX_8730A)
#define BITS_MQ7_HOST_IDX_8730A (BIT_MASK_MQ7_HOST_IDX_8730A << BIT_SHIFT_MQ7_HOST_IDX_8730A)
#define BIT_CLEAR_MQ7_HOST_IDX_8730A(x) ((x) & (~BITS_MQ7_HOST_IDX_8730A))
#define BIT_GET_MQ7_HOST_IDX_8730A(x) (((x) >> BIT_SHIFT_MQ7_HOST_IDX_8730A) & BIT_MASK_MQ7_HOST_IDX_8730A)
#define BIT_SET_MQ7_HOST_IDX_8730A(x, v) (BIT_CLEAR_MQ7_HOST_IDX_8730A(x) | BIT_MQ7_HOST_IDX_8730A(v))

/* 2 REG_DBG_SEL_8730A */

#define BIT_SHIFT_DEBUG_REG3_8730A 0
#define BIT_MASK_DEBUG_REG3_8730A 0xff
#define BIT_DEBUG_REG3_8730A(x) (((x) & BIT_MASK_DEBUG_REG3_8730A) << BIT_SHIFT_DEBUG_REG3_8730A)
#define BITS_DEBUG_REG3_8730A (BIT_MASK_DEBUG_REG3_8730A << BIT_SHIFT_DEBUG_REG3_8730A)
#define BIT_CLEAR_DEBUG_REG3_8730A(x) ((x) & (~BITS_DEBUG_REG3_8730A))
#define BIT_GET_DEBUG_REG3_8730A(x) (((x) >> BIT_SHIFT_DEBUG_REG3_8730A) & BIT_MASK_DEBUG_REG3_8730A)
#define BIT_SET_DEBUG_REG3_8730A(x, v) (BIT_CLEAR_DEBUG_REG3_8730A(x) | BIT_DEBUG_REG3_8730A(v))

/* 2 REG_AXI_HRPWM1_8730A */

#define BIT_SHIFT_HRPWM_AHB_8730A 0
#define BIT_MASK_HRPWM_AHB_8730A 0xff
#define BIT_HRPWM_AHB_8730A(x) (((x) & BIT_MASK_HRPWM_AHB_8730A) << BIT_SHIFT_HRPWM_AHB_8730A)
#define BITS_HRPWM_AHB_8730A (BIT_MASK_HRPWM_AHB_8730A << BIT_SHIFT_HRPWM_AHB_8730A)
#define BIT_CLEAR_HRPWM_AHB_8730A(x) ((x) & (~BITS_HRPWM_AHB_8730A))
#define BIT_GET_HRPWM_AHB_8730A(x) (((x) >> BIT_SHIFT_HRPWM_AHB_8730A) & BIT_MASK_HRPWM_AHB_8730A)
#define BIT_SET_HRPWM_AHB_8730A(x, v) (BIT_CLEAR_HRPWM_AHB_8730A(x) | BIT_HRPWM_AHB_8730A(v))

/* 2 REG_AXI_CPWM_8730A */

#define BIT_SHIFT_CPWM_AHB_8730A 0
#define BIT_MASK_CPWM_AHB_8730A 0xff
#define BIT_CPWM_AHB_8730A(x) (((x) & BIT_MASK_CPWM_AHB_8730A) << BIT_SHIFT_CPWM_AHB_8730A)
#define BITS_CPWM_AHB_8730A (BIT_MASK_CPWM_AHB_8730A << BIT_SHIFT_CPWM_AHB_8730A)
#define BIT_CLEAR_CPWM_AHB_8730A(x) ((x) & (~BITS_CPWM_AHB_8730A))
#define BIT_GET_CPWM_AHB_8730A(x) (((x) >> BIT_SHIFT_CPWM_AHB_8730A) & BIT_MASK_CPWM_AHB_8730A)
#define BIT_SET_CPWM_AHB_8730A(x, v) (BIT_CLEAR_CPWM_AHB_8730A(x) | BIT_CPWM_AHB_8730A(v))

/* 2 REG_AXI_CTRL2_8730A */
#define BIT_DEBUG_REG2_8730A BIT(7)
#define BIT_DEBUG_REG1_8730A BIT(6)

#define BIT_SHIFT_HPS_CLKR_AHB_8730A 4
#define BIT_MASK_HPS_CLKR_AHB_8730A 0x3
#define BIT_HPS_CLKR_AHB_8730A(x) (((x) & BIT_MASK_HPS_CLKR_AHB_8730A) << BIT_SHIFT_HPS_CLKR_AHB_8730A)
#define BITS_HPS_CLKR_AHB_8730A (BIT_MASK_HPS_CLKR_AHB_8730A << BIT_SHIFT_HPS_CLKR_AHB_8730A)
#define BIT_CLEAR_HPS_CLKR_AHB_8730A(x) ((x) & (~BITS_HPS_CLKR_AHB_8730A))
#define BIT_GET_HPS_CLKR_AHB_8730A(x) (((x) >> BIT_SHIFT_HPS_CLKR_AHB_8730A) & BIT_MASK_HPS_CLKR_AHB_8730A)
#define BIT_SET_HPS_CLKR_AHB_8730A(x, v) (BIT_CLEAR_HPS_CLKR_AHB_8730A(x) | BIT_HPS_CLKR_AHB_8730A(v))

#define BIT_INT_WLMAC_8730A BIT(3)

#define BIT_SHIFT_DEBUG_REG0_8730A 0
#define BIT_MASK_DEBUG_REG0_8730A 0x7
#define BIT_DEBUG_REG0_8730A(x) (((x) & BIT_MASK_DEBUG_REG0_8730A) << BIT_SHIFT_DEBUG_REG0_8730A)
#define BITS_DEBUG_REG0_8730A (BIT_MASK_DEBUG_REG0_8730A << BIT_SHIFT_DEBUG_REG0_8730A)
#define BIT_CLEAR_DEBUG_REG0_8730A(x) ((x) & (~BITS_DEBUG_REG0_8730A))
#define BIT_GET_DEBUG_REG0_8730A(x) (((x) >> BIT_SHIFT_DEBUG_REG0_8730A) & BIT_MASK_DEBUG_REG0_8730A)
#define BIT_SET_DEBUG_REG0_8730A(x, v) (BIT_CLEAR_DEBUG_REG0_8730A(x) | BIT_DEBUG_REG0_8730A(v))

/* 2 REG_AXI_HRPWM2_8730A */

#define BIT_SHIFT_HRPWM2_AHB_8730A 0
#define BIT_MASK_HRPWM2_AHB_8730A 0xffff
#define BIT_HRPWM2_AHB_8730A(x) (((x) & BIT_MASK_HRPWM2_AHB_8730A) << BIT_SHIFT_HRPWM2_AHB_8730A)
#define BITS_HRPWM2_AHB_8730A (BIT_MASK_HRPWM2_AHB_8730A << BIT_SHIFT_HRPWM2_AHB_8730A)
#define BIT_CLEAR_HRPWM2_AHB_8730A(x) ((x) & (~BITS_HRPWM2_AHB_8730A))
#define BIT_GET_HRPWM2_AHB_8730A(x) (((x) >> BIT_SHIFT_HRPWM2_AHB_8730A) & BIT_MASK_HRPWM2_AHB_8730A)
#define BIT_SET_HRPWM2_AHB_8730A(x, v) (BIT_CLEAR_HRPWM2_AHB_8730A(x) | BIT_HRPWM2_AHB_8730A(v))

/* 2 REG_AXI_CPWM2_8730A */

#define BIT_SHIFT_CPWM2_AHB_8730A 0
#define BIT_MASK_CPWM2_AHB_8730A 0xffff
#define BIT_CPWM2_AHB_8730A(x) (((x) & BIT_MASK_CPWM2_AHB_8730A) << BIT_SHIFT_CPWM2_AHB_8730A)
#define BITS_CPWM2_AHB_8730A (BIT_MASK_CPWM2_AHB_8730A << BIT_SHIFT_CPWM2_AHB_8730A)
#define BIT_CLEAR_CPWM2_AHB_8730A(x) ((x) & (~BITS_CPWM2_AHB_8730A))
#define BIT_GET_CPWM2_AHB_8730A(x) (((x) >> BIT_SHIFT_CPWM2_AHB_8730A) & BIT_MASK_CPWM2_AHB_8730A)
#define BIT_SET_CPWM2_AHB_8730A(x, v) (BIT_CLEAR_CPWM2_AHB_8730A(x) | BIT_CPWM2_AHB_8730A(v))

/* 2 REG_DRVIER_TO_FIRMWARE_INFO_8730A */

#define BIT_SHIFT_DRV2FW_AHB_8730A 0
#define BIT_MASK_DRV2FW_AHB_8730A 0xffffffffL
#define BIT_DRV2FW_AHB_8730A(x) (((x) & BIT_MASK_DRV2FW_AHB_8730A) << BIT_SHIFT_DRV2FW_AHB_8730A)
#define BITS_DRV2FW_AHB_8730A (BIT_MASK_DRV2FW_AHB_8730A << BIT_SHIFT_DRV2FW_AHB_8730A)
#define BIT_CLEAR_DRV2FW_AHB_8730A(x) ((x) & (~BITS_DRV2FW_AHB_8730A))
#define BIT_GET_DRV2FW_AHB_8730A(x) (((x) >> BIT_SHIFT_DRV2FW_AHB_8730A) & BIT_MASK_DRV2FW_AHB_8730A)
#define BIT_SET_DRV2FW_AHB_8730A(x, v) (BIT_CLEAR_DRV2FW_AHB_8730A(x) | BIT_DRV2FW_AHB_8730A(v))

/* 2 REG_FIRMWARE_TO_DRIVER_INFO_8730A */

#define BIT_SHIFT_FW2DRV_AHB_8730A 0
#define BIT_MASK_FW2DRV_AHB_8730A 0xffffffffL
#define BIT_FW2DRV_AHB_8730A(x) (((x) & BIT_MASK_FW2DRV_AHB_8730A) << BIT_SHIFT_FW2DRV_AHB_8730A)
#define BITS_FW2DRV_AHB_8730A (BIT_MASK_FW2DRV_AHB_8730A << BIT_SHIFT_FW2DRV_AHB_8730A)
#define BIT_CLEAR_FW2DRV_AHB_8730A(x) ((x) & (~BITS_FW2DRV_AHB_8730A))
#define BIT_GET_FW2DRV_AHB_8730A(x) (((x) >> BIT_SHIFT_FW2DRV_AHB_8730A) & BIT_MASK_FW2DRV_AHB_8730A)
#define BIT_SET_FW2DRV_AHB_8730A(x, v) (BIT_CLEAR_FW2DRV_AHB_8730A(x) | BIT_FW2DRV_AHB_8730A(v))

/* 2 REG_AXI_INTERRUPT_8730A */

#define BIT_SHIFT_AHB_ISR_8730A 0
#define BIT_MASK_AHB_ISR_8730A 0xffffffffL
#define BIT_AHB_ISR_8730A(x) (((x) & BIT_MASK_AHB_ISR_8730A) << BIT_SHIFT_AHB_ISR_8730A)
#define BITS_AHB_ISR_8730A (BIT_MASK_AHB_ISR_8730A << BIT_SHIFT_AHB_ISR_8730A)
#define BIT_CLEAR_AHB_ISR_8730A(x) ((x) & (~BITS_AHB_ISR_8730A))
#define BIT_GET_AHB_ISR_8730A(x) (((x) >> BIT_SHIFT_AHB_ISR_8730A) & BIT_MASK_AHB_ISR_8730A)
#define BIT_SET_AHB_ISR_8730A(x, v) (BIT_CLEAR_AHB_ISR_8730A(x) | BIT_AHB_ISR_8730A(v))

/* 2 REG_AXI_INTERRUPT_MASK_8730A */

#define BIT_SHIFT_AHB_IMR_8730A 0
#define BIT_MASK_AHB_IMR_8730A 0xffffffffL
#define BIT_AHB_IMR_8730A(x) (((x) & BIT_MASK_AHB_IMR_8730A) << BIT_SHIFT_AHB_IMR_8730A)
#define BITS_AHB_IMR_8730A (BIT_MASK_AHB_IMR_8730A << BIT_SHIFT_AHB_IMR_8730A)
#define BIT_CLEAR_AHB_IMR_8730A(x) ((x) & (~BITS_AHB_IMR_8730A))
#define BIT_GET_AHB_IMR_8730A(x) (((x) >> BIT_SHIFT_AHB_IMR_8730A) & BIT_MASK_AHB_IMR_8730A)
#define BIT_SET_AHB_IMR_8730A(x, v) (BIT_CLEAR_AHB_IMR_8730A(x) | BIT_AHB_IMR_8730A(v))

/* 2 REG_TRXDMA_STUCK_8730A */
#define BIT_RXDMA_STUCK_8730A BIT(9)
#define BIT_TXDMA_STUCK_8730A BIT(8)
#define BIT_MST_BUSY_8730A BIT(3)
#define BIT_RXBUF_ZERO_ERR_8730A BIT(2)
#define BIT_HD_SIZE_ERR_8730A BIT(1)
#define BIT_EN_DBG_STUCK_8730A BIT(0)

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_LBC_WATCHDOG_8730A */

#define BIT_SHIFT_WATCH_DOG_RECORD_8730A 10
#define BIT_MASK_WATCH_DOG_RECORD_8730A 0x3fff
#define BIT_WATCH_DOG_RECORD_8730A(x) (((x) & BIT_MASK_WATCH_DOG_RECORD_8730A) << BIT_SHIFT_WATCH_DOG_RECORD_8730A)
#define BITS_WATCH_DOG_RECORD_8730A (BIT_MASK_WATCH_DOG_RECORD_8730A << BIT_SHIFT_WATCH_DOG_RECORD_8730A)
#define BIT_CLEAR_WATCH_DOG_RECORD_8730A(x) ((x) & (~BITS_WATCH_DOG_RECORD_8730A))
#define BIT_GET_WATCH_DOG_RECORD_8730A(x) (((x) >> BIT_SHIFT_WATCH_DOG_RECORD_8730A) & BIT_MASK_WATCH_DOG_RECORD_8730A)
#define BIT_SET_WATCH_DOG_RECORD_8730A(x, v) (BIT_CLEAR_WATCH_DOG_RECORD_8730A(x) | BIT_WATCH_DOG_RECORD_8730A(v))

#define BIT_R_IO_TIMEOUT_FLAG_8730A BIT(9)
#define BIT_EN_WATCH_DOG_8730A BIT(8)

/* 2 REG_ENABLE_DUMMY_READ_8730A */

#define BIT_SHIFT_R_DEBUG_8730A 22
#define BIT_MASK_R_DEBUG_8730A 0x3
#define BIT_R_DEBUG_8730A(x) (((x) & BIT_MASK_R_DEBUG_8730A) << BIT_SHIFT_R_DEBUG_8730A)
#define BITS_R_DEBUG_8730A (BIT_MASK_R_DEBUG_8730A << BIT_SHIFT_R_DEBUG_8730A)
#define BIT_CLEAR_R_DEBUG_8730A(x) ((x) & (~BITS_R_DEBUG_8730A))
#define BIT_GET_R_DEBUG_8730A(x) (((x) >> BIT_SHIFT_R_DEBUG_8730A) & BIT_MASK_R_DEBUG_8730A)
#define BIT_SET_R_DEBUG_8730A(x, v) (BIT_CLEAR_R_DEBUG_8730A(x) | BIT_R_DEBUG_8730A(v))

#define BIT_EN_OUT_STD_8730A BIT(6)

/* 2 REG_H2CQ_TXBD_DESA_8730A */

#define BIT_SHIFT_H2CQDESA_8730A 0
#define BIT_MASK_H2CQDESA_8730A 0xffffffffL
#define BIT_H2CQDESA_8730A(x) (((x) & BIT_MASK_H2CQDESA_8730A) << BIT_SHIFT_H2CQDESA_8730A)
#define BITS_H2CQDESA_8730A (BIT_MASK_H2CQDESA_8730A << BIT_SHIFT_H2CQDESA_8730A)
#define BIT_CLEAR_H2CQDESA_8730A(x) ((x) & (~BITS_H2CQDESA_8730A))
#define BIT_GET_H2CQDESA_8730A(x) (((x) >> BIT_SHIFT_H2CQDESA_8730A) & BIT_MASK_H2CQDESA_8730A)
#define BIT_SET_H2CQDESA_8730A(x, v) (BIT_CLEAR_H2CQDESA_8730A(x) | BIT_H2CQDESA_8730A(v))

/* 2 REG_H2CQ_TXBD_NUM */
#define BIT_PCIE_H2CQ_FLAG_8730A BIT(14)

#define BIT_SHIFT_H2CQ_DESC_MODE_8730A 12
#define BIT_MASK_H2CQ_DESC_MODE_8730A 0x3
#define BIT_H2CQ_DESC_MODE_8730A(x) (((x) & BIT_MASK_H2CQ_DESC_MODE_8730A) << BIT_SHIFT_H2CQ_DESC_MODE_8730A)
#define BITS_H2CQ_DESC_MODE_8730A (BIT_MASK_H2CQ_DESC_MODE_8730A << BIT_SHIFT_H2CQ_DESC_MODE_8730A)
#define BIT_CLEAR_H2CQ_DESC_MODE_8730A(x) ((x) & (~BITS_H2CQ_DESC_MODE_8730A))
#define BIT_GET_H2CQ_DESC_MODE_8730A(x) (((x) >> BIT_SHIFT_H2CQ_DESC_MODE_8730A) & BIT_MASK_H2CQ_DESC_MODE_8730A)
#define BIT_SET_H2CQ_DESC_MODE_8730A(x, v) (BIT_CLEAR_H2CQ_DESC_MODE_8730A(x) | BIT_H2CQ_DESC_MODE_8730A(v))

#define BIT_SHIFT_H2CQDES_NUM_8730A 0
#define BIT_MASK_H2CQDES_NUM_8730A 0xfff
#define BIT_H2CQDES_NUM_8730A(x) (((x) & BIT_MASK_H2CQDES_NUM_8730A) << BIT_SHIFT_H2CQDES_NUM_8730A)
#define BITS_H2CQDES_NUM_8730A (BIT_MASK_H2CQDES_NUM_8730A << BIT_SHIFT_H2CQDES_NUM_8730A)
#define BIT_CLEAR_H2CQDES_NUM_8730A(x) ((x) & (~BITS_H2CQDES_NUM_8730A))
#define BIT_GET_H2CQDES_NUM_8730A(x) (((x) >> BIT_SHIFT_H2CQDES_NUM_8730A) & BIT_MASK_H2CQDES_NUM_8730A)
#define BIT_SET_H2CQDES_NUM_8730A(x, v) (BIT_CLEAR_H2CQDES_NUM_8730A(x) | BIT_H2CQDES_NUM_8730A(v))

/* 2 REG_H2CQ_TXBD_IDX */

#define BIT_SHIFT_H2CQ_HW_IDX_8730A 16
#define BIT_MASK_H2CQ_HW_IDX_8730A 0xfff
#define BIT_H2CQ_HW_IDX_8730A(x) (((x) & BIT_MASK_H2CQ_HW_IDX_8730A) << BIT_SHIFT_H2CQ_HW_IDX_8730A)
#define BITS_H2CQ_HW_IDX_8730A (BIT_MASK_H2CQ_HW_IDX_8730A << BIT_SHIFT_H2CQ_HW_IDX_8730A)
#define BIT_CLEAR_H2CQ_HW_IDX_8730A(x) ((x) & (~BITS_H2CQ_HW_IDX_8730A))
#define BIT_GET_H2CQ_HW_IDX_8730A(x) (((x) >> BIT_SHIFT_H2CQ_HW_IDX_8730A) & BIT_MASK_H2CQ_HW_IDX_8730A)
#define BIT_SET_H2CQ_HW_IDX_8730A(x, v) (BIT_CLEAR_H2CQ_HW_IDX_8730A(x) | BIT_H2CQ_HW_IDX_8730A(v))

#define BIT_SHIFT_H2CQ_HOST_IDX_8730A 0
#define BIT_MASK_H2CQ_HOST_IDX_8730A 0xfff
#define BIT_H2CQ_HOST_IDX_8730A(x) (((x) & BIT_MASK_H2CQ_HOST_IDX_8730A) << BIT_SHIFT_H2CQ_HOST_IDX_8730A)
#define BITS_H2CQ_HOST_IDX_8730A (BIT_MASK_H2CQ_HOST_IDX_8730A << BIT_SHIFT_H2CQ_HOST_IDX_8730A)
#define BIT_CLEAR_H2CQ_HOST_IDX_8730A(x) ((x) & (~BITS_H2CQ_HOST_IDX_8730A))
#define BIT_GET_H2CQ_HOST_IDX_8730A(x) (((x) >> BIT_SHIFT_H2CQ_HOST_IDX_8730A) & BIT_MASK_H2CQ_HOST_IDX_8730A)
#define BIT_SET_H2CQ_HOST_IDX_8730A(x, v) (BIT_CLEAR_H2CQ_HOST_IDX_8730A(x) | BIT_H2CQ_HOST_IDX_8730A(v))

/* 2 REG_H2CQ_CSR */
#define BIT_H2CQ_FULL_8730A BIT(31)
#define BIT_CLR_H2CQ_HOST_IDX_8730A BIT(2)
#define BIT_CLR_H2CQ_HW_IDX_8730A BIT(1)
#define BIT_STOPH2C_8730A BIT(0)

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_Q0_INFO_8730A */

#define BIT_SHIFT_QUEUEMACID_Q0_V1_8730A 25
#define BIT_MASK_QUEUEMACID_Q0_V1_8730A 0x7f
#define BIT_QUEUEMACID_Q0_V1_8730A(x) (((x) & BIT_MASK_QUEUEMACID_Q0_V1_8730A) << BIT_SHIFT_QUEUEMACID_Q0_V1_8730A)
#define BITS_QUEUEMACID_Q0_V1_8730A (BIT_MASK_QUEUEMACID_Q0_V1_8730A << BIT_SHIFT_QUEUEMACID_Q0_V1_8730A)
#define BIT_CLEAR_QUEUEMACID_Q0_V1_8730A(x) ((x) & (~BITS_QUEUEMACID_Q0_V1_8730A))
#define BIT_GET_QUEUEMACID_Q0_V1_8730A(x) (((x) >> BIT_SHIFT_QUEUEMACID_Q0_V1_8730A) & BIT_MASK_QUEUEMACID_Q0_V1_8730A)
#define BIT_SET_QUEUEMACID_Q0_V1_8730A(x, v) (BIT_CLEAR_QUEUEMACID_Q0_V1_8730A(x) | BIT_QUEUEMACID_Q0_V1_8730A(v))

#define BIT_SHIFT_QUEUEAC_Q0_V1_8730A 23
#define BIT_MASK_QUEUEAC_Q0_V1_8730A 0x3
#define BIT_QUEUEAC_Q0_V1_8730A(x) (((x) & BIT_MASK_QUEUEAC_Q0_V1_8730A) << BIT_SHIFT_QUEUEAC_Q0_V1_8730A)
#define BITS_QUEUEAC_Q0_V1_8730A (BIT_MASK_QUEUEAC_Q0_V1_8730A << BIT_SHIFT_QUEUEAC_Q0_V1_8730A)
#define BIT_CLEAR_QUEUEAC_Q0_V1_8730A(x) ((x) & (~BITS_QUEUEAC_Q0_V1_8730A))
#define BIT_GET_QUEUEAC_Q0_V1_8730A(x) (((x) >> BIT_SHIFT_QUEUEAC_Q0_V1_8730A) & BIT_MASK_QUEUEAC_Q0_V1_8730A)
#define BIT_SET_QUEUEAC_Q0_V1_8730A(x, v) (BIT_CLEAR_QUEUEAC_Q0_V1_8730A(x) | BIT_QUEUEAC_Q0_V1_8730A(v))

#define BIT_SHIFT_TAIL_PKT_Q0_V1_8730A 15
#define BIT_MASK_TAIL_PKT_Q0_V1_8730A 0xff
#define BIT_TAIL_PKT_Q0_V1_8730A(x) (((x) & BIT_MASK_TAIL_PKT_Q0_V1_8730A) << BIT_SHIFT_TAIL_PKT_Q0_V1_8730A)
#define BITS_TAIL_PKT_Q0_V1_8730A (BIT_MASK_TAIL_PKT_Q0_V1_8730A << BIT_SHIFT_TAIL_PKT_Q0_V1_8730A)
#define BIT_CLEAR_TAIL_PKT_Q0_V1_8730A(x) ((x) & (~BITS_TAIL_PKT_Q0_V1_8730A))
#define BIT_GET_TAIL_PKT_Q0_V1_8730A(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q0_V1_8730A) & BIT_MASK_TAIL_PKT_Q0_V1_8730A)
#define BIT_SET_TAIL_PKT_Q0_V1_8730A(x, v) (BIT_CLEAR_TAIL_PKT_Q0_V1_8730A(x) | BIT_TAIL_PKT_Q0_V1_8730A(v))

#define BIT_SHIFT_PKT_NUM_Q0_V1_8730A 8
#define BIT_MASK_PKT_NUM_Q0_V1_8730A 0x7f
#define BIT_PKT_NUM_Q0_V1_8730A(x) (((x) & BIT_MASK_PKT_NUM_Q0_V1_8730A) << BIT_SHIFT_PKT_NUM_Q0_V1_8730A)
#define BITS_PKT_NUM_Q0_V1_8730A (BIT_MASK_PKT_NUM_Q0_V1_8730A << BIT_SHIFT_PKT_NUM_Q0_V1_8730A)
#define BIT_CLEAR_PKT_NUM_Q0_V1_8730A(x) ((x) & (~BITS_PKT_NUM_Q0_V1_8730A))
#define BIT_GET_PKT_NUM_Q0_V1_8730A(x) (((x) >> BIT_SHIFT_PKT_NUM_Q0_V1_8730A) & BIT_MASK_PKT_NUM_Q0_V1_8730A)
#define BIT_SET_PKT_NUM_Q0_V1_8730A(x, v) (BIT_CLEAR_PKT_NUM_Q0_V1_8730A(x) | BIT_PKT_NUM_Q0_V1_8730A(v))

#define BIT_SHIFT_HEAD_PKT_Q0_8730A 0
#define BIT_MASK_HEAD_PKT_Q0_8730A 0xff
#define BIT_HEAD_PKT_Q0_8730A(x) (((x) & BIT_MASK_HEAD_PKT_Q0_8730A) << BIT_SHIFT_HEAD_PKT_Q0_8730A)
#define BITS_HEAD_PKT_Q0_8730A (BIT_MASK_HEAD_PKT_Q0_8730A << BIT_SHIFT_HEAD_PKT_Q0_8730A)
#define BIT_CLEAR_HEAD_PKT_Q0_8730A(x) ((x) & (~BITS_HEAD_PKT_Q0_8730A))
#define BIT_GET_HEAD_PKT_Q0_8730A(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q0_8730A) & BIT_MASK_HEAD_PKT_Q0_8730A)
#define BIT_SET_HEAD_PKT_Q0_8730A(x, v) (BIT_CLEAR_HEAD_PKT_Q0_8730A(x) | BIT_HEAD_PKT_Q0_8730A(v))

/* 2 REG_Q1_INFO_8730A */

#define BIT_SHIFT_QUEUEMACID_Q1_V1_8730A 25
#define BIT_MASK_QUEUEMACID_Q1_V1_8730A 0x7f
#define BIT_QUEUEMACID_Q1_V1_8730A(x) (((x) & BIT_MASK_QUEUEMACID_Q1_V1_8730A) << BIT_SHIFT_QUEUEMACID_Q1_V1_8730A)
#define BITS_QUEUEMACID_Q1_V1_8730A (BIT_MASK_QUEUEMACID_Q1_V1_8730A << BIT_SHIFT_QUEUEMACID_Q1_V1_8730A)
#define BIT_CLEAR_QUEUEMACID_Q1_V1_8730A(x) ((x) & (~BITS_QUEUEMACID_Q1_V1_8730A))
#define BIT_GET_QUEUEMACID_Q1_V1_8730A(x) (((x) >> BIT_SHIFT_QUEUEMACID_Q1_V1_8730A) & BIT_MASK_QUEUEMACID_Q1_V1_8730A)
#define BIT_SET_QUEUEMACID_Q1_V1_8730A(x, v) (BIT_CLEAR_QUEUEMACID_Q1_V1_8730A(x) | BIT_QUEUEMACID_Q1_V1_8730A(v))

#define BIT_SHIFT_QUEUEAC_Q1_V1_8730A 23
#define BIT_MASK_QUEUEAC_Q1_V1_8730A 0x3
#define BIT_QUEUEAC_Q1_V1_8730A(x) (((x) & BIT_MASK_QUEUEAC_Q1_V1_8730A) << BIT_SHIFT_QUEUEAC_Q1_V1_8730A)
#define BITS_QUEUEAC_Q1_V1_8730A (BIT_MASK_QUEUEAC_Q1_V1_8730A << BIT_SHIFT_QUEUEAC_Q1_V1_8730A)
#define BIT_CLEAR_QUEUEAC_Q1_V1_8730A(x) ((x) & (~BITS_QUEUEAC_Q1_V1_8730A))
#define BIT_GET_QUEUEAC_Q1_V1_8730A(x) (((x) >> BIT_SHIFT_QUEUEAC_Q1_V1_8730A) & BIT_MASK_QUEUEAC_Q1_V1_8730A)
#define BIT_SET_QUEUEAC_Q1_V1_8730A(x, v) (BIT_CLEAR_QUEUEAC_Q1_V1_8730A(x) | BIT_QUEUEAC_Q1_V1_8730A(v))

#define BIT_SHIFT_TAIL_PKT_Q1_V1_8730A 15
#define BIT_MASK_TAIL_PKT_Q1_V1_8730A 0xff
#define BIT_TAIL_PKT_Q1_V1_8730A(x) (((x) & BIT_MASK_TAIL_PKT_Q1_V1_8730A) << BIT_SHIFT_TAIL_PKT_Q1_V1_8730A)
#define BITS_TAIL_PKT_Q1_V1_8730A (BIT_MASK_TAIL_PKT_Q1_V1_8730A << BIT_SHIFT_TAIL_PKT_Q1_V1_8730A)
#define BIT_CLEAR_TAIL_PKT_Q1_V1_8730A(x) ((x) & (~BITS_TAIL_PKT_Q1_V1_8730A))
#define BIT_GET_TAIL_PKT_Q1_V1_8730A(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q1_V1_8730A) & BIT_MASK_TAIL_PKT_Q1_V1_8730A)
#define BIT_SET_TAIL_PKT_Q1_V1_8730A(x, v) (BIT_CLEAR_TAIL_PKT_Q1_V1_8730A(x) | BIT_TAIL_PKT_Q1_V1_8730A(v))

#define BIT_SHIFT_PKT_NUM_Q1_V1_8730A 8
#define BIT_MASK_PKT_NUM_Q1_V1_8730A 0x7f
#define BIT_PKT_NUM_Q1_V1_8730A(x) (((x) & BIT_MASK_PKT_NUM_Q1_V1_8730A) << BIT_SHIFT_PKT_NUM_Q1_V1_8730A)
#define BITS_PKT_NUM_Q1_V1_8730A (BIT_MASK_PKT_NUM_Q1_V1_8730A << BIT_SHIFT_PKT_NUM_Q1_V1_8730A)
#define BIT_CLEAR_PKT_NUM_Q1_V1_8730A(x) ((x) & (~BITS_PKT_NUM_Q1_V1_8730A))
#define BIT_GET_PKT_NUM_Q1_V1_8730A(x) (((x) >> BIT_SHIFT_PKT_NUM_Q1_V1_8730A) & BIT_MASK_PKT_NUM_Q1_V1_8730A)
#define BIT_SET_PKT_NUM_Q1_V1_8730A(x, v) (BIT_CLEAR_PKT_NUM_Q1_V1_8730A(x) | BIT_PKT_NUM_Q1_V1_8730A(v))

#define BIT_SHIFT_HEAD_PKT_Q1_8730A 0
#define BIT_MASK_HEAD_PKT_Q1_8730A 0xff
#define BIT_HEAD_PKT_Q1_8730A(x) (((x) & BIT_MASK_HEAD_PKT_Q1_8730A) << BIT_SHIFT_HEAD_PKT_Q1_8730A)
#define BITS_HEAD_PKT_Q1_8730A (BIT_MASK_HEAD_PKT_Q1_8730A << BIT_SHIFT_HEAD_PKT_Q1_8730A)
#define BIT_CLEAR_HEAD_PKT_Q1_8730A(x) ((x) & (~BITS_HEAD_PKT_Q1_8730A))
#define BIT_GET_HEAD_PKT_Q1_8730A(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q1_8730A) & BIT_MASK_HEAD_PKT_Q1_8730A)
#define BIT_SET_HEAD_PKT_Q1_8730A(x, v) (BIT_CLEAR_HEAD_PKT_Q1_8730A(x) | BIT_HEAD_PKT_Q1_8730A(v))

/* 2 REG_Q2_INFO_8730A */

#define BIT_SHIFT_QUEUEMACID_Q2_V1_8730A 25
#define BIT_MASK_QUEUEMACID_Q2_V1_8730A 0x7f
#define BIT_QUEUEMACID_Q2_V1_8730A(x) (((x) & BIT_MASK_QUEUEMACID_Q2_V1_8730A) << BIT_SHIFT_QUEUEMACID_Q2_V1_8730A)
#define BITS_QUEUEMACID_Q2_V1_8730A (BIT_MASK_QUEUEMACID_Q2_V1_8730A << BIT_SHIFT_QUEUEMACID_Q2_V1_8730A)
#define BIT_CLEAR_QUEUEMACID_Q2_V1_8730A(x) ((x) & (~BITS_QUEUEMACID_Q2_V1_8730A))
#define BIT_GET_QUEUEMACID_Q2_V1_8730A(x) (((x) >> BIT_SHIFT_QUEUEMACID_Q2_V1_8730A) & BIT_MASK_QUEUEMACID_Q2_V1_8730A)
#define BIT_SET_QUEUEMACID_Q2_V1_8730A(x, v) (BIT_CLEAR_QUEUEMACID_Q2_V1_8730A(x) | BIT_QUEUEMACID_Q2_V1_8730A(v))

#define BIT_SHIFT_QUEUEAC_Q2_V1_8730A 23
#define BIT_MASK_QUEUEAC_Q2_V1_8730A 0x3
#define BIT_QUEUEAC_Q2_V1_8730A(x) (((x) & BIT_MASK_QUEUEAC_Q2_V1_8730A) << BIT_SHIFT_QUEUEAC_Q2_V1_8730A)
#define BITS_QUEUEAC_Q2_V1_8730A (BIT_MASK_QUEUEAC_Q2_V1_8730A << BIT_SHIFT_QUEUEAC_Q2_V1_8730A)
#define BIT_CLEAR_QUEUEAC_Q2_V1_8730A(x) ((x) & (~BITS_QUEUEAC_Q2_V1_8730A))
#define BIT_GET_QUEUEAC_Q2_V1_8730A(x) (((x) >> BIT_SHIFT_QUEUEAC_Q2_V1_8730A) & BIT_MASK_QUEUEAC_Q2_V1_8730A)
#define BIT_SET_QUEUEAC_Q2_V1_8730A(x, v) (BIT_CLEAR_QUEUEAC_Q2_V1_8730A(x) | BIT_QUEUEAC_Q2_V1_8730A(v))

#define BIT_SHIFT_TAIL_PKT_Q2_V1_8730A 15
#define BIT_MASK_TAIL_PKT_Q2_V1_8730A 0xff
#define BIT_TAIL_PKT_Q2_V1_8730A(x) (((x) & BIT_MASK_TAIL_PKT_Q2_V1_8730A) << BIT_SHIFT_TAIL_PKT_Q2_V1_8730A)
#define BITS_TAIL_PKT_Q2_V1_8730A (BIT_MASK_TAIL_PKT_Q2_V1_8730A << BIT_SHIFT_TAIL_PKT_Q2_V1_8730A)
#define BIT_CLEAR_TAIL_PKT_Q2_V1_8730A(x) ((x) & (~BITS_TAIL_PKT_Q2_V1_8730A))
#define BIT_GET_TAIL_PKT_Q2_V1_8730A(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q2_V1_8730A) & BIT_MASK_TAIL_PKT_Q2_V1_8730A)
#define BIT_SET_TAIL_PKT_Q2_V1_8730A(x, v) (BIT_CLEAR_TAIL_PKT_Q2_V1_8730A(x) | BIT_TAIL_PKT_Q2_V1_8730A(v))

#define BIT_SHIFT_PKT_NUM_Q2_V1_8730A 8
#define BIT_MASK_PKT_NUM_Q2_V1_8730A 0x7f
#define BIT_PKT_NUM_Q2_V1_8730A(x) (((x) & BIT_MASK_PKT_NUM_Q2_V1_8730A) << BIT_SHIFT_PKT_NUM_Q2_V1_8730A)
#define BITS_PKT_NUM_Q2_V1_8730A (BIT_MASK_PKT_NUM_Q2_V1_8730A << BIT_SHIFT_PKT_NUM_Q2_V1_8730A)
#define BIT_CLEAR_PKT_NUM_Q2_V1_8730A(x) ((x) & (~BITS_PKT_NUM_Q2_V1_8730A))
#define BIT_GET_PKT_NUM_Q2_V1_8730A(x) (((x) >> BIT_SHIFT_PKT_NUM_Q2_V1_8730A) & BIT_MASK_PKT_NUM_Q2_V1_8730A)
#define BIT_SET_PKT_NUM_Q2_V1_8730A(x, v) (BIT_CLEAR_PKT_NUM_Q2_V1_8730A(x) | BIT_PKT_NUM_Q2_V1_8730A(v))

#define BIT_SHIFT_HEAD_PKT_Q2_8730A 0
#define BIT_MASK_HEAD_PKT_Q2_8730A 0xff
#define BIT_HEAD_PKT_Q2_8730A(x) (((x) & BIT_MASK_HEAD_PKT_Q2_8730A) << BIT_SHIFT_HEAD_PKT_Q2_8730A)
#define BITS_HEAD_PKT_Q2_8730A (BIT_MASK_HEAD_PKT_Q2_8730A << BIT_SHIFT_HEAD_PKT_Q2_8730A)
#define BIT_CLEAR_HEAD_PKT_Q2_8730A(x) ((x) & (~BITS_HEAD_PKT_Q2_8730A))
#define BIT_GET_HEAD_PKT_Q2_8730A(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q2_8730A) & BIT_MASK_HEAD_PKT_Q2_8730A)
#define BIT_SET_HEAD_PKT_Q2_8730A(x, v) (BIT_CLEAR_HEAD_PKT_Q2_8730A(x) | BIT_HEAD_PKT_Q2_8730A(v))

/* 2 REG_Q3_INFO_8730A */

#define BIT_SHIFT_QUEUEMACID_Q3_V1_8730A 25
#define BIT_MASK_QUEUEMACID_Q3_V1_8730A 0x7f
#define BIT_QUEUEMACID_Q3_V1_8730A(x) (((x) & BIT_MASK_QUEUEMACID_Q3_V1_8730A) << BIT_SHIFT_QUEUEMACID_Q3_V1_8730A)
#define BITS_QUEUEMACID_Q3_V1_8730A (BIT_MASK_QUEUEMACID_Q3_V1_8730A << BIT_SHIFT_QUEUEMACID_Q3_V1_8730A)
#define BIT_CLEAR_QUEUEMACID_Q3_V1_8730A(x) ((x) & (~BITS_QUEUEMACID_Q3_V1_8730A))
#define BIT_GET_QUEUEMACID_Q3_V1_8730A(x) (((x) >> BIT_SHIFT_QUEUEMACID_Q3_V1_8730A) & BIT_MASK_QUEUEMACID_Q3_V1_8730A)
#define BIT_SET_QUEUEMACID_Q3_V1_8730A(x, v) (BIT_CLEAR_QUEUEMACID_Q3_V1_8730A(x) | BIT_QUEUEMACID_Q3_V1_8730A(v))

#define BIT_SHIFT_QUEUEAC_Q3_V1_8730A 23
#define BIT_MASK_QUEUEAC_Q3_V1_8730A 0x3
#define BIT_QUEUEAC_Q3_V1_8730A(x) (((x) & BIT_MASK_QUEUEAC_Q3_V1_8730A) << BIT_SHIFT_QUEUEAC_Q3_V1_8730A)
#define BITS_QUEUEAC_Q3_V1_8730A (BIT_MASK_QUEUEAC_Q3_V1_8730A << BIT_SHIFT_QUEUEAC_Q3_V1_8730A)
#define BIT_CLEAR_QUEUEAC_Q3_V1_8730A(x) ((x) & (~BITS_QUEUEAC_Q3_V1_8730A))
#define BIT_GET_QUEUEAC_Q3_V1_8730A(x) (((x) >> BIT_SHIFT_QUEUEAC_Q3_V1_8730A) & BIT_MASK_QUEUEAC_Q3_V1_8730A)
#define BIT_SET_QUEUEAC_Q3_V1_8730A(x, v) (BIT_CLEAR_QUEUEAC_Q3_V1_8730A(x) | BIT_QUEUEAC_Q3_V1_8730A(v))

#define BIT_SHIFT_TAIL_PKT_Q3_V1_8730A 15
#define BIT_MASK_TAIL_PKT_Q3_V1_8730A 0xff
#define BIT_TAIL_PKT_Q3_V1_8730A(x) (((x) & BIT_MASK_TAIL_PKT_Q3_V1_8730A) << BIT_SHIFT_TAIL_PKT_Q3_V1_8730A)
#define BITS_TAIL_PKT_Q3_V1_8730A (BIT_MASK_TAIL_PKT_Q3_V1_8730A << BIT_SHIFT_TAIL_PKT_Q3_V1_8730A)
#define BIT_CLEAR_TAIL_PKT_Q3_V1_8730A(x) ((x) & (~BITS_TAIL_PKT_Q3_V1_8730A))
#define BIT_GET_TAIL_PKT_Q3_V1_8730A(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q3_V1_8730A) & BIT_MASK_TAIL_PKT_Q3_V1_8730A)
#define BIT_SET_TAIL_PKT_Q3_V1_8730A(x, v) (BIT_CLEAR_TAIL_PKT_Q3_V1_8730A(x) | BIT_TAIL_PKT_Q3_V1_8730A(v))

#define BIT_SHIFT_PKT_NUM_Q3_V1_8730A 8
#define BIT_MASK_PKT_NUM_Q3_V1_8730A 0x7f
#define BIT_PKT_NUM_Q3_V1_8730A(x) (((x) & BIT_MASK_PKT_NUM_Q3_V1_8730A) << BIT_SHIFT_PKT_NUM_Q3_V1_8730A)
#define BITS_PKT_NUM_Q3_V1_8730A (BIT_MASK_PKT_NUM_Q3_V1_8730A << BIT_SHIFT_PKT_NUM_Q3_V1_8730A)
#define BIT_CLEAR_PKT_NUM_Q3_V1_8730A(x) ((x) & (~BITS_PKT_NUM_Q3_V1_8730A))
#define BIT_GET_PKT_NUM_Q3_V1_8730A(x) (((x) >> BIT_SHIFT_PKT_NUM_Q3_V1_8730A) & BIT_MASK_PKT_NUM_Q3_V1_8730A)
#define BIT_SET_PKT_NUM_Q3_V1_8730A(x, v) (BIT_CLEAR_PKT_NUM_Q3_V1_8730A(x) | BIT_PKT_NUM_Q3_V1_8730A(v))

#define BIT_SHIFT_HEAD_PKT_Q3_8730A 0
#define BIT_MASK_HEAD_PKT_Q3_8730A 0xff
#define BIT_HEAD_PKT_Q3_8730A(x) (((x) & BIT_MASK_HEAD_PKT_Q3_8730A) << BIT_SHIFT_HEAD_PKT_Q3_8730A)
#define BITS_HEAD_PKT_Q3_8730A (BIT_MASK_HEAD_PKT_Q3_8730A << BIT_SHIFT_HEAD_PKT_Q3_8730A)
#define BIT_CLEAR_HEAD_PKT_Q3_8730A(x) ((x) & (~BITS_HEAD_PKT_Q3_8730A))
#define BIT_GET_HEAD_PKT_Q3_8730A(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q3_8730A) & BIT_MASK_HEAD_PKT_Q3_8730A)
#define BIT_SET_HEAD_PKT_Q3_8730A(x, v) (BIT_CLEAR_HEAD_PKT_Q3_8730A(x) | BIT_HEAD_PKT_Q3_8730A(v))

/* 2 REG_MGQ_INFO_8730A */

#define BIT_SHIFT_QUEUEMACID_MGQ_V1_8730A 25
#define BIT_MASK_QUEUEMACID_MGQ_V1_8730A 0x7f
#define BIT_QUEUEMACID_MGQ_V1_8730A(x) (((x) & BIT_MASK_QUEUEMACID_MGQ_V1_8730A) << BIT_SHIFT_QUEUEMACID_MGQ_V1_8730A)
#define BITS_QUEUEMACID_MGQ_V1_8730A (BIT_MASK_QUEUEMACID_MGQ_V1_8730A << BIT_SHIFT_QUEUEMACID_MGQ_V1_8730A)
#define BIT_CLEAR_QUEUEMACID_MGQ_V1_8730A(x) ((x) & (~BITS_QUEUEMACID_MGQ_V1_8730A))
#define BIT_GET_QUEUEMACID_MGQ_V1_8730A(x) (((x) >> BIT_SHIFT_QUEUEMACID_MGQ_V1_8730A) & BIT_MASK_QUEUEMACID_MGQ_V1_8730A)
#define BIT_SET_QUEUEMACID_MGQ_V1_8730A(x, v) (BIT_CLEAR_QUEUEMACID_MGQ_V1_8730A(x) | BIT_QUEUEMACID_MGQ_V1_8730A(v))

#define BIT_SHIFT_QUEUEAC_MGQ_V1_8730A 23
#define BIT_MASK_QUEUEAC_MGQ_V1_8730A 0x3
#define BIT_QUEUEAC_MGQ_V1_8730A(x) (((x) & BIT_MASK_QUEUEAC_MGQ_V1_8730A) << BIT_SHIFT_QUEUEAC_MGQ_V1_8730A)
#define BITS_QUEUEAC_MGQ_V1_8730A (BIT_MASK_QUEUEAC_MGQ_V1_8730A << BIT_SHIFT_QUEUEAC_MGQ_V1_8730A)
#define BIT_CLEAR_QUEUEAC_MGQ_V1_8730A(x) ((x) & (~BITS_QUEUEAC_MGQ_V1_8730A))
#define BIT_GET_QUEUEAC_MGQ_V1_8730A(x) (((x) >> BIT_SHIFT_QUEUEAC_MGQ_V1_8730A) & BIT_MASK_QUEUEAC_MGQ_V1_8730A)
#define BIT_SET_QUEUEAC_MGQ_V1_8730A(x, v) (BIT_CLEAR_QUEUEAC_MGQ_V1_8730A(x) | BIT_QUEUEAC_MGQ_V1_8730A(v))

#define BIT_SHIFT_TAIL_PKT_MGQ_V1_8730A 15
#define BIT_MASK_TAIL_PKT_MGQ_V1_8730A 0xff
#define BIT_TAIL_PKT_MGQ_V1_8730A(x) (((x) & BIT_MASK_TAIL_PKT_MGQ_V1_8730A) << BIT_SHIFT_TAIL_PKT_MGQ_V1_8730A)
#define BITS_TAIL_PKT_MGQ_V1_8730A (BIT_MASK_TAIL_PKT_MGQ_V1_8730A << BIT_SHIFT_TAIL_PKT_MGQ_V1_8730A)
#define BIT_CLEAR_TAIL_PKT_MGQ_V1_8730A(x) ((x) & (~BITS_TAIL_PKT_MGQ_V1_8730A))
#define BIT_GET_TAIL_PKT_MGQ_V1_8730A(x) (((x) >> BIT_SHIFT_TAIL_PKT_MGQ_V1_8730A) & BIT_MASK_TAIL_PKT_MGQ_V1_8730A)
#define BIT_SET_TAIL_PKT_MGQ_V1_8730A(x, v) (BIT_CLEAR_TAIL_PKT_MGQ_V1_8730A(x) | BIT_TAIL_PKT_MGQ_V1_8730A(v))

#define BIT_SHIFT_PKT_NUM_MGQ_V1_8730A 8
#define BIT_MASK_PKT_NUM_MGQ_V1_8730A 0x7f
#define BIT_PKT_NUM_MGQ_V1_8730A(x) (((x) & BIT_MASK_PKT_NUM_MGQ_V1_8730A) << BIT_SHIFT_PKT_NUM_MGQ_V1_8730A)
#define BITS_PKT_NUM_MGQ_V1_8730A (BIT_MASK_PKT_NUM_MGQ_V1_8730A << BIT_SHIFT_PKT_NUM_MGQ_V1_8730A)
#define BIT_CLEAR_PKT_NUM_MGQ_V1_8730A(x) ((x) & (~BITS_PKT_NUM_MGQ_V1_8730A))
#define BIT_GET_PKT_NUM_MGQ_V1_8730A(x) (((x) >> BIT_SHIFT_PKT_NUM_MGQ_V1_8730A) & BIT_MASK_PKT_NUM_MGQ_V1_8730A)
#define BIT_SET_PKT_NUM_MGQ_V1_8730A(x, v) (BIT_CLEAR_PKT_NUM_MGQ_V1_8730A(x) | BIT_PKT_NUM_MGQ_V1_8730A(v))

#define BIT_SHIFT_HEAD_PKT_MGQ_8730A 0
#define BIT_MASK_HEAD_PKT_MGQ_8730A 0xff
#define BIT_HEAD_PKT_MGQ_8730A(x) (((x) & BIT_MASK_HEAD_PKT_MGQ_8730A) << BIT_SHIFT_HEAD_PKT_MGQ_8730A)
#define BITS_HEAD_PKT_MGQ_8730A (BIT_MASK_HEAD_PKT_MGQ_8730A << BIT_SHIFT_HEAD_PKT_MGQ_8730A)
#define BIT_CLEAR_HEAD_PKT_MGQ_8730A(x) ((x) & (~BITS_HEAD_PKT_MGQ_8730A))
#define BIT_GET_HEAD_PKT_MGQ_8730A(x) (((x) >> BIT_SHIFT_HEAD_PKT_MGQ_8730A) & BIT_MASK_HEAD_PKT_MGQ_8730A)
#define BIT_SET_HEAD_PKT_MGQ_8730A(x, v) (BIT_CLEAR_HEAD_PKT_MGQ_8730A(x) | BIT_HEAD_PKT_MGQ_8730A(v))

/* 2 REG_HIQ_INFO_8730A */

#define BIT_SHIFT_QUEUEMACID_HIQ_V1_8730A 25
#define BIT_MASK_QUEUEMACID_HIQ_V1_8730A 0x7f
#define BIT_QUEUEMACID_HIQ_V1_8730A(x) (((x) & BIT_MASK_QUEUEMACID_HIQ_V1_8730A) << BIT_SHIFT_QUEUEMACID_HIQ_V1_8730A)
#define BITS_QUEUEMACID_HIQ_V1_8730A (BIT_MASK_QUEUEMACID_HIQ_V1_8730A << BIT_SHIFT_QUEUEMACID_HIQ_V1_8730A)
#define BIT_CLEAR_QUEUEMACID_HIQ_V1_8730A(x) ((x) & (~BITS_QUEUEMACID_HIQ_V1_8730A))
#define BIT_GET_QUEUEMACID_HIQ_V1_8730A(x) (((x) >> BIT_SHIFT_QUEUEMACID_HIQ_V1_8730A) & BIT_MASK_QUEUEMACID_HIQ_V1_8730A)
#define BIT_SET_QUEUEMACID_HIQ_V1_8730A(x, v) (BIT_CLEAR_QUEUEMACID_HIQ_V1_8730A(x) | BIT_QUEUEMACID_HIQ_V1_8730A(v))

#define BIT_SHIFT_QUEUEAC_HIQ_V1_8730A 23
#define BIT_MASK_QUEUEAC_HIQ_V1_8730A 0x3
#define BIT_QUEUEAC_HIQ_V1_8730A(x) (((x) & BIT_MASK_QUEUEAC_HIQ_V1_8730A) << BIT_SHIFT_QUEUEAC_HIQ_V1_8730A)
#define BITS_QUEUEAC_HIQ_V1_8730A (BIT_MASK_QUEUEAC_HIQ_V1_8730A << BIT_SHIFT_QUEUEAC_HIQ_V1_8730A)
#define BIT_CLEAR_QUEUEAC_HIQ_V1_8730A(x) ((x) & (~BITS_QUEUEAC_HIQ_V1_8730A))
#define BIT_GET_QUEUEAC_HIQ_V1_8730A(x) (((x) >> BIT_SHIFT_QUEUEAC_HIQ_V1_8730A) & BIT_MASK_QUEUEAC_HIQ_V1_8730A)
#define BIT_SET_QUEUEAC_HIQ_V1_8730A(x, v) (BIT_CLEAR_QUEUEAC_HIQ_V1_8730A(x) | BIT_QUEUEAC_HIQ_V1_8730A(v))

#define BIT_SHIFT_TAIL_PKT_HIQ_V1_8730A 15
#define BIT_MASK_TAIL_PKT_HIQ_V1_8730A 0xff
#define BIT_TAIL_PKT_HIQ_V1_8730A(x) (((x) & BIT_MASK_TAIL_PKT_HIQ_V1_8730A) << BIT_SHIFT_TAIL_PKT_HIQ_V1_8730A)
#define BITS_TAIL_PKT_HIQ_V1_8730A (BIT_MASK_TAIL_PKT_HIQ_V1_8730A << BIT_SHIFT_TAIL_PKT_HIQ_V1_8730A)
#define BIT_CLEAR_TAIL_PKT_HIQ_V1_8730A(x) ((x) & (~BITS_TAIL_PKT_HIQ_V1_8730A))
#define BIT_GET_TAIL_PKT_HIQ_V1_8730A(x) (((x) >> BIT_SHIFT_TAIL_PKT_HIQ_V1_8730A) & BIT_MASK_TAIL_PKT_HIQ_V1_8730A)
#define BIT_SET_TAIL_PKT_HIQ_V1_8730A(x, v) (BIT_CLEAR_TAIL_PKT_HIQ_V1_8730A(x) | BIT_TAIL_PKT_HIQ_V1_8730A(v))

#define BIT_SHIFT_PKT_NUM_HIQ_V1_8730A 8
#define BIT_MASK_PKT_NUM_HIQ_V1_8730A 0x7f
#define BIT_PKT_NUM_HIQ_V1_8730A(x) (((x) & BIT_MASK_PKT_NUM_HIQ_V1_8730A) << BIT_SHIFT_PKT_NUM_HIQ_V1_8730A)
#define BITS_PKT_NUM_HIQ_V1_8730A (BIT_MASK_PKT_NUM_HIQ_V1_8730A << BIT_SHIFT_PKT_NUM_HIQ_V1_8730A)
#define BIT_CLEAR_PKT_NUM_HIQ_V1_8730A(x) ((x) & (~BITS_PKT_NUM_HIQ_V1_8730A))
#define BIT_GET_PKT_NUM_HIQ_V1_8730A(x) (((x) >> BIT_SHIFT_PKT_NUM_HIQ_V1_8730A) & BIT_MASK_PKT_NUM_HIQ_V1_8730A)
#define BIT_SET_PKT_NUM_HIQ_V1_8730A(x, v) (BIT_CLEAR_PKT_NUM_HIQ_V1_8730A(x) | BIT_PKT_NUM_HIQ_V1_8730A(v))

#define BIT_SHIFT_HEAD_PKT_HIQ_8730A 0
#define BIT_MASK_HEAD_PKT_HIQ_8730A 0xff
#define BIT_HEAD_PKT_HIQ_8730A(x) (((x) & BIT_MASK_HEAD_PKT_HIQ_8730A) << BIT_SHIFT_HEAD_PKT_HIQ_8730A)
#define BITS_HEAD_PKT_HIQ_8730A (BIT_MASK_HEAD_PKT_HIQ_8730A << BIT_SHIFT_HEAD_PKT_HIQ_8730A)
#define BIT_CLEAR_HEAD_PKT_HIQ_8730A(x) ((x) & (~BITS_HEAD_PKT_HIQ_8730A))
#define BIT_GET_HEAD_PKT_HIQ_8730A(x) (((x) >> BIT_SHIFT_HEAD_PKT_HIQ_8730A) & BIT_MASK_HEAD_PKT_HIQ_8730A)
#define BIT_SET_HEAD_PKT_HIQ_8730A(x, v) (BIT_CLEAR_HEAD_PKT_HIQ_8730A(x) | BIT_HEAD_PKT_HIQ_8730A(v))

/* 2 REG_BCNQ_INFO_8730A */

#define BIT_SHIFT_PKT_NUM_BCNQ_8730A 8
#define BIT_MASK_PKT_NUM_BCNQ_8730A 0xff
#define BIT_PKT_NUM_BCNQ_8730A(x) (((x) & BIT_MASK_PKT_NUM_BCNQ_8730A) << BIT_SHIFT_PKT_NUM_BCNQ_8730A)
#define BITS_PKT_NUM_BCNQ_8730A (BIT_MASK_PKT_NUM_BCNQ_8730A << BIT_SHIFT_PKT_NUM_BCNQ_8730A)
#define BIT_CLEAR_PKT_NUM_BCNQ_8730A(x) ((x) & (~BITS_PKT_NUM_BCNQ_8730A))
#define BIT_GET_PKT_NUM_BCNQ_8730A(x) (((x) >> BIT_SHIFT_PKT_NUM_BCNQ_8730A) & BIT_MASK_PKT_NUM_BCNQ_8730A)
#define BIT_SET_PKT_NUM_BCNQ_8730A(x, v) (BIT_CLEAR_PKT_NUM_BCNQ_8730A(x) | BIT_PKT_NUM_BCNQ_8730A(v))

#define BIT_SHIFT_BCNQ_HEAD_PG_8730A 0
#define BIT_MASK_BCNQ_HEAD_PG_8730A 0xff
#define BIT_BCNQ_HEAD_PG_8730A(x) (((x) & BIT_MASK_BCNQ_HEAD_PG_8730A) << BIT_SHIFT_BCNQ_HEAD_PG_8730A)
#define BITS_BCNQ_HEAD_PG_8730A (BIT_MASK_BCNQ_HEAD_PG_8730A << BIT_SHIFT_BCNQ_HEAD_PG_8730A)
#define BIT_CLEAR_BCNQ_HEAD_PG_8730A(x) ((x) & (~BITS_BCNQ_HEAD_PG_8730A))
#define BIT_GET_BCNQ_HEAD_PG_8730A(x) (((x) >> BIT_SHIFT_BCNQ_HEAD_PG_8730A) & BIT_MASK_BCNQ_HEAD_PG_8730A)
#define BIT_SET_BCNQ_HEAD_PG_8730A(x, v) (BIT_CLEAR_BCNQ_HEAD_PG_8730A(x) | BIT_BCNQ_HEAD_PG_8730A(v))

/* 2 REG_TXPKT_EMPTY_8730A */
#define BIT_BCNQ_EMPTY_P2_8730A BIT(15)
#define BIT_BCNQ_EMPTY_P1_8730A BIT(14)
#define BIT_BCNQ_EMPTY_P0_8730A BIT(13)
#define BIT_EVTQ_EMPTY_8730A BIT(12)
#define BIT_BCNQ_EMPTY_8730A BIT(11)
#define BIT_HQQ_EMPTY_8730A BIT(10)
#define BIT_MQQ_EMPTY_8730A BIT(9)
#define BIT_MGQ_CPU_EMPTY_8730A BIT(8)
#define BIT_AC7Q_EMPTY_8730A BIT(7)
#define BIT_AC6Q_EMPTY_8730A BIT(6)
#define BIT_AC5Q_EMPTY_8730A BIT(5)
#define BIT_AC4Q_EMPTY_8730A BIT(4)
#define BIT_AC3Q_EMPTY_8730A BIT(3)
#define BIT_AC2Q_EMPTY_8730A BIT(2)
#define BIT_AC1Q_EMPTY_8730A BIT(1)
#define BIT_AC0Q_EMPTY_8730A BIT(0)

/* 2 REG_CPU_MGQ_INFO_8730A */
#define BIT_BCN_POLL2_8730A BIT(31)
#define BIT_BCN_POLL1_8730A BIT(30)
#define BIT_CPUMGT_POLL_SET_8730A BIT(29)
#define BIT_BCN_POLL_8730A BIT(28)
#define BIT_CPUMGT_POLL_CLR_8730A BIT(27)
#define BIT_EVTQ_VLD_8730A BIT(26)
#define BIT_CPUMGQ_FW_NUM_8730A BIT(8)

#define BIT_SHIFT_CPUMGQ_HEAD_PG_8730A 0
#define BIT_MASK_CPUMGQ_HEAD_PG_8730A 0xff
#define BIT_CPUMGQ_HEAD_PG_8730A(x) (((x) & BIT_MASK_CPUMGQ_HEAD_PG_8730A) << BIT_SHIFT_CPUMGQ_HEAD_PG_8730A)
#define BITS_CPUMGQ_HEAD_PG_8730A (BIT_MASK_CPUMGQ_HEAD_PG_8730A << BIT_SHIFT_CPUMGQ_HEAD_PG_8730A)
#define BIT_CLEAR_CPUMGQ_HEAD_PG_8730A(x) ((x) & (~BITS_CPUMGQ_HEAD_PG_8730A))
#define BIT_GET_CPUMGQ_HEAD_PG_8730A(x) (((x) >> BIT_SHIFT_CPUMGQ_HEAD_PG_8730A) & BIT_MASK_CPUMGQ_HEAD_PG_8730A)
#define BIT_SET_CPUMGQ_HEAD_PG_8730A(x, v) (BIT_CLEAR_CPUMGQ_HEAD_PG_8730A(x) | BIT_CPUMGQ_HEAD_PG_8730A(v))

/* 2 REG_FWHW_TXQ_HWSSN_CTRL_8730A */

#define BIT_SHIFT_HW_SSN_EN_L_8730A 24
#define BIT_MASK_HW_SSN_EN_L_8730A 0xff
#define BIT_HW_SSN_EN_L_8730A(x) (((x) & BIT_MASK_HW_SSN_EN_L_8730A) << BIT_SHIFT_HW_SSN_EN_L_8730A)
#define BITS_HW_SSN_EN_L_8730A (BIT_MASK_HW_SSN_EN_L_8730A << BIT_SHIFT_HW_SSN_EN_L_8730A)
#define BIT_CLEAR_HW_SSN_EN_L_8730A(x) ((x) & (~BITS_HW_SSN_EN_L_8730A))
#define BIT_GET_HW_SSN_EN_L_8730A(x) (((x) >> BIT_SHIFT_HW_SSN_EN_L_8730A) & BIT_MASK_HW_SSN_EN_L_8730A)
#define BIT_SET_HW_SSN_EN_L_8730A(x, v) (BIT_CLEAR_HW_SSN_EN_L_8730A(x) | BIT_HW_SSN_EN_L_8730A(v))

#define BIT_RTS_LIMIT_IN_OFDM_8730A BIT(23)
#define BIT_EN_BCNQ_DL_8730A BIT(22)
#define BIT_EN_RD_RESP_NAV_BK_8730A BIT(21)
#define BIT_EN_WR_FREE_TAIL_8730A BIT(20)
#define BIT_TXRPT_DIS_8730A BIT(19)
#define BIT_TXFAILRPT_DIS_8730A BIT(18)
#define BIT_EN_RTY_BC_8730A BIT(17)
#define BIT_EN_RTY_BK_COND_8730A BIT(16)

#define BIT_SHIFT_EN_QUEUE_RPT_8730A 8
#define BIT_MASK_EN_QUEUE_RPT_8730A 0xff
#define BIT_EN_QUEUE_RPT_8730A(x) (((x) & BIT_MASK_EN_QUEUE_RPT_8730A) << BIT_SHIFT_EN_QUEUE_RPT_8730A)
#define BITS_EN_QUEUE_RPT_8730A (BIT_MASK_EN_QUEUE_RPT_8730A << BIT_SHIFT_EN_QUEUE_RPT_8730A)
#define BIT_CLEAR_EN_QUEUE_RPT_8730A(x) ((x) & (~BITS_EN_QUEUE_RPT_8730A))
#define BIT_GET_EN_QUEUE_RPT_8730A(x) (((x) >> BIT_SHIFT_EN_QUEUE_RPT_8730A) & BIT_MASK_EN_QUEUE_RPT_8730A)
#define BIT_SET_EN_QUEUE_RPT_8730A(x, v) (BIT_CLEAR_EN_QUEUE_RPT_8730A(x) | BIT_EN_QUEUE_RPT_8730A(v))

#define BIT_EN_RTY_BK_8730A BIT(7)
#define BIT_EN_USE_INI_RAT_8730A BIT(6)
#define BIT_EN_RTS_NAV_BK_8730A BIT(5)
#define BIT_DIS_SSN_CHECK_8730A BIT(4)
#define BIT_MACID_MATCH_RTS_8730A BIT(3)
#define BIT_EN_BCN_TXRPT_8730A BIT(2)
#define BIT_EN_FTM_RPT_8730A BIT(1)
#define BIT_PROTECT_BMC_NAV_8730A BIT(0)

/* 2 REG_BNDY_LIFETIME_TAIL_8730A */

#define BIT_SHIFT_FW_FREE_TAIL_8730A 24
#define BIT_MASK_FW_FREE_TAIL_8730A 0xff
#define BIT_FW_FREE_TAIL_8730A(x) (((x) & BIT_MASK_FW_FREE_TAIL_8730A) << BIT_SHIFT_FW_FREE_TAIL_8730A)
#define BITS_FW_FREE_TAIL_8730A (BIT_MASK_FW_FREE_TAIL_8730A << BIT_SHIFT_FW_FREE_TAIL_8730A)
#define BIT_CLEAR_FW_FREE_TAIL_8730A(x) ((x) & (~BITS_FW_FREE_TAIL_8730A))
#define BIT_GET_FW_FREE_TAIL_8730A(x) (((x) >> BIT_SHIFT_FW_FREE_TAIL_8730A) & BIT_MASK_FW_FREE_TAIL_8730A)
#define BIT_SET_FW_FREE_TAIL_8730A(x, v) (BIT_CLEAR_FW_FREE_TAIL_8730A(x) | BIT_FW_FREE_TAIL_8730A(v))

#define BIT_SHIFT_BT_INT_TYPE_8730A 22
#define BIT_MASK_BT_INT_TYPE_8730A 0x3
#define BIT_BT_INT_TYPE_8730A(x) (((x) & BIT_MASK_BT_INT_TYPE_8730A) << BIT_SHIFT_BT_INT_TYPE_8730A)
#define BITS_BT_INT_TYPE_8730A (BIT_MASK_BT_INT_TYPE_8730A << BIT_SHIFT_BT_INT_TYPE_8730A)
#define BIT_CLEAR_BT_INT_TYPE_8730A(x) ((x) & (~BITS_BT_INT_TYPE_8730A))
#define BIT_GET_BT_INT_TYPE_8730A(x) (((x) >> BIT_SHIFT_BT_INT_TYPE_8730A) & BIT_MASK_BT_INT_TYPE_8730A)
#define BIT_SET_BT_INT_TYPE_8730A(x, v) (BIT_CLEAR_BT_INT_TYPE_8730A(x) | BIT_BT_INT_TYPE_8730A(v))

#define BIT_HW_SSN_EN_H_8730A BIT(21)
#define BIT_RTYBIT_CTRL_EN_8730A BIT(20)
#define BIT_LIFETIME_BK_EN_8730A BIT(19)
#define BIT_LIFETIME_BE_EN_8730A BIT(18)
#define BIT_LIFETIME_VI_EN_8730A BIT(17)
#define BIT_LIFETIME_VO_EN_8730A BIT(16)

#define BIT_SHIFT_MGQ_PGBNDY_8730A 8
#define BIT_MASK_MGQ_PGBNDY_8730A 0xff
#define BIT_MGQ_PGBNDY_8730A(x) (((x) & BIT_MASK_MGQ_PGBNDY_8730A) << BIT_SHIFT_MGQ_PGBNDY_8730A)
#define BITS_MGQ_PGBNDY_8730A (BIT_MASK_MGQ_PGBNDY_8730A << BIT_SHIFT_MGQ_PGBNDY_8730A)
#define BIT_CLEAR_MGQ_PGBNDY_8730A(x) ((x) & (~BITS_MGQ_PGBNDY_8730A))
#define BIT_GET_MGQ_PGBNDY_8730A(x) (((x) >> BIT_SHIFT_MGQ_PGBNDY_8730A) & BIT_MASK_MGQ_PGBNDY_8730A)
#define BIT_SET_MGQ_PGBNDY_8730A(x, v) (BIT_CLEAR_MGQ_PGBNDY_8730A(x) | BIT_MGQ_PGBNDY_8730A(v))

#define BIT_SHIFT_BCNQ_PGBNDY_8730A 0
#define BIT_MASK_BCNQ_PGBNDY_8730A 0xff
#define BIT_BCNQ_PGBNDY_8730A(x) (((x) & BIT_MASK_BCNQ_PGBNDY_8730A) << BIT_SHIFT_BCNQ_PGBNDY_8730A)
#define BITS_BCNQ_PGBNDY_8730A (BIT_MASK_BCNQ_PGBNDY_8730A << BIT_SHIFT_BCNQ_PGBNDY_8730A)
#define BIT_CLEAR_BCNQ_PGBNDY_8730A(x) ((x) & (~BITS_BCNQ_PGBNDY_8730A))
#define BIT_GET_BCNQ_PGBNDY_8730A(x) (((x) >> BIT_SHIFT_BCNQ_PGBNDY_8730A) & BIT_MASK_BCNQ_PGBNDY_8730A)
#define BIT_SET_BCNQ_PGBNDY_8730A(x, v) (BIT_CLEAR_BCNQ_PGBNDY_8730A(x) | BIT_BCNQ_PGBNDY_8730A(v))

/* 2 REG_RETRY_LIMIT_SIFS_8730A */

#define BIT_SHIFT_SRL_8730A 24
#define BIT_MASK_SRL_8730A 0x3f
#define BIT_SRL_8730A(x) (((x) & BIT_MASK_SRL_8730A) << BIT_SHIFT_SRL_8730A)
#define BITS_SRL_8730A (BIT_MASK_SRL_8730A << BIT_SHIFT_SRL_8730A)
#define BIT_CLEAR_SRL_8730A(x) ((x) & (~BITS_SRL_8730A))
#define BIT_GET_SRL_8730A(x) (((x) >> BIT_SHIFT_SRL_8730A) & BIT_MASK_SRL_8730A)
#define BIT_SET_SRL_8730A(x, v) (BIT_CLEAR_SRL_8730A(x) | BIT_SRL_8730A(v))

#define BIT_SHIFT_LRL_8730A 16
#define BIT_MASK_LRL_8730A 0x3f
#define BIT_LRL_8730A(x) (((x) & BIT_MASK_LRL_8730A) << BIT_SHIFT_LRL_8730A)
#define BITS_LRL_8730A (BIT_MASK_LRL_8730A << BIT_SHIFT_LRL_8730A)
#define BIT_CLEAR_LRL_8730A(x) ((x) & (~BITS_LRL_8730A))
#define BIT_GET_LRL_8730A(x) (((x) >> BIT_SHIFT_LRL_8730A) & BIT_MASK_LRL_8730A)
#define BIT_SET_LRL_8730A(x, v) (BIT_CLEAR_LRL_8730A(x) | BIT_LRL_8730A(v))

#define BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8730A 8
#define BIT_MASK_SPEC_SIFS_OFDM_PTCL_8730A 0xff
#define BIT_SPEC_SIFS_OFDM_PTCL_8730A(x) (((x) & BIT_MASK_SPEC_SIFS_OFDM_PTCL_8730A) << BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8730A)
#define BITS_SPEC_SIFS_OFDM_PTCL_8730A (BIT_MASK_SPEC_SIFS_OFDM_PTCL_8730A << BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8730A)
#define BIT_CLEAR_SPEC_SIFS_OFDM_PTCL_8730A(x) ((x) & (~BITS_SPEC_SIFS_OFDM_PTCL_8730A))
#define BIT_GET_SPEC_SIFS_OFDM_PTCL_8730A(x) (((x) >> BIT_SHIFT_SPEC_SIFS_OFDM_PTCL_8730A) & BIT_MASK_SPEC_SIFS_OFDM_PTCL_8730A)
#define BIT_SET_SPEC_SIFS_OFDM_PTCL_8730A(x, v) (BIT_CLEAR_SPEC_SIFS_OFDM_PTCL_8730A(x) | BIT_SPEC_SIFS_OFDM_PTCL_8730A(v))

#define BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8730A 0
#define BIT_MASK_SPEC_SIFS_CCK_PTCL_8730A 0xff
#define BIT_SPEC_SIFS_CCK_PTCL_8730A(x) (((x) & BIT_MASK_SPEC_SIFS_CCK_PTCL_8730A) << BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8730A)
#define BITS_SPEC_SIFS_CCK_PTCL_8730A (BIT_MASK_SPEC_SIFS_CCK_PTCL_8730A << BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8730A)
#define BIT_CLEAR_SPEC_SIFS_CCK_PTCL_8730A(x) ((x) & (~BITS_SPEC_SIFS_CCK_PTCL_8730A))
#define BIT_GET_SPEC_SIFS_CCK_PTCL_8730A(x) (((x) >> BIT_SHIFT_SPEC_SIFS_CCK_PTCL_8730A) & BIT_MASK_SPEC_SIFS_CCK_PTCL_8730A)
#define BIT_SET_SPEC_SIFS_CCK_PTCL_8730A(x, v) (BIT_CLEAR_SPEC_SIFS_CCK_PTCL_8730A(x) | BIT_SPEC_SIFS_CCK_PTCL_8730A(v))

/* 2 REG_TXBF_CTRL_8730A */
#define BIT_R_ENABLE_NDPA_8730A BIT(31)
#define BIT_USE_NDPA_PARAMETER_8730A BIT(30)
#define BIT_R_PROP_TXBF_8730A BIT(29)
#define BIT_R_EN_NDPA_INT_8730A BIT(28)
#define BIT_R_TXBF1_80M_8730A BIT(27)
#define BIT_R_TXBF1_40M_8730A BIT(26)
#define BIT_R_TXBF1_20M_8730A BIT(25)

#define BIT_SHIFT_R_TXBF1_AID_8730A 16
#define BIT_MASK_R_TXBF1_AID_8730A 0x1ff
#define BIT_R_TXBF1_AID_8730A(x) (((x) & BIT_MASK_R_TXBF1_AID_8730A) << BIT_SHIFT_R_TXBF1_AID_8730A)
#define BITS_R_TXBF1_AID_8730A (BIT_MASK_R_TXBF1_AID_8730A << BIT_SHIFT_R_TXBF1_AID_8730A)
#define BIT_CLEAR_R_TXBF1_AID_8730A(x) ((x) & (~BITS_R_TXBF1_AID_8730A))
#define BIT_GET_R_TXBF1_AID_8730A(x) (((x) >> BIT_SHIFT_R_TXBF1_AID_8730A) & BIT_MASK_R_TXBF1_AID_8730A)
#define BIT_SET_R_TXBF1_AID_8730A(x, v) (BIT_CLEAR_R_TXBF1_AID_8730A(x) | BIT_R_TXBF1_AID_8730A(v))

#define BIT_NDP_BFEN_DIS_8730A BIT(15)
#define BIT_BCN_NOBLOCK_NDP_8730A BIT(14)
#define BIT_R_TXBF0_80M_8730A BIT(11)
#define BIT_R_TXBF0_40M_8730A BIT(10)
#define BIT_R_TXBF0_20M_8730A BIT(9)

#define BIT_SHIFT_R_TXBF0_AID_8730A 0
#define BIT_MASK_R_TXBF0_AID_8730A 0x1ff
#define BIT_R_TXBF0_AID_8730A(x) (((x) & BIT_MASK_R_TXBF0_AID_8730A) << BIT_SHIFT_R_TXBF0_AID_8730A)
#define BITS_R_TXBF0_AID_8730A (BIT_MASK_R_TXBF0_AID_8730A << BIT_SHIFT_R_TXBF0_AID_8730A)
#define BIT_CLEAR_R_TXBF0_AID_8730A(x) ((x) & (~BITS_R_TXBF0_AID_8730A))
#define BIT_GET_R_TXBF0_AID_8730A(x) (((x) >> BIT_SHIFT_R_TXBF0_AID_8730A) & BIT_MASK_R_TXBF0_AID_8730A)
#define BIT_SET_R_TXBF0_AID_8730A(x, v) (BIT_CLEAR_R_TXBF0_AID_8730A(x) | BIT_R_TXBF0_AID_8730A(v))

/* 2 REG_DARFRC_L_8730A */

#define BIT_SHIFT_DATA_FALLBACK_RC4_8730A 24
#define BIT_MASK_DATA_FALLBACK_RC4_8730A 0x1f
#define BIT_DATA_FALLBACK_RC4_8730A(x) (((x) & BIT_MASK_DATA_FALLBACK_RC4_8730A) << BIT_SHIFT_DATA_FALLBACK_RC4_8730A)
#define BITS_DATA_FALLBACK_RC4_8730A (BIT_MASK_DATA_FALLBACK_RC4_8730A << BIT_SHIFT_DATA_FALLBACK_RC4_8730A)
#define BIT_CLEAR_DATA_FALLBACK_RC4_8730A(x) ((x) & (~BITS_DATA_FALLBACK_RC4_8730A))
#define BIT_GET_DATA_FALLBACK_RC4_8730A(x) (((x) >> BIT_SHIFT_DATA_FALLBACK_RC4_8730A) & BIT_MASK_DATA_FALLBACK_RC4_8730A)
#define BIT_SET_DATA_FALLBACK_RC4_8730A(x, v) (BIT_CLEAR_DATA_FALLBACK_RC4_8730A(x) | BIT_DATA_FALLBACK_RC4_8730A(v))

#define BIT_SHIFT_DATA_FALLBACK_RC3_8730A 16
#define BIT_MASK_DATA_FALLBACK_RC3_8730A 0x1f
#define BIT_DATA_FALLBACK_RC3_8730A(x) (((x) & BIT_MASK_DATA_FALLBACK_RC3_8730A) << BIT_SHIFT_DATA_FALLBACK_RC3_8730A)
#define BITS_DATA_FALLBACK_RC3_8730A (BIT_MASK_DATA_FALLBACK_RC3_8730A << BIT_SHIFT_DATA_FALLBACK_RC3_8730A)
#define BIT_CLEAR_DATA_FALLBACK_RC3_8730A(x) ((x) & (~BITS_DATA_FALLBACK_RC3_8730A))
#define BIT_GET_DATA_FALLBACK_RC3_8730A(x) (((x) >> BIT_SHIFT_DATA_FALLBACK_RC3_8730A) & BIT_MASK_DATA_FALLBACK_RC3_8730A)
#define BIT_SET_DATA_FALLBACK_RC3_8730A(x, v) (BIT_CLEAR_DATA_FALLBACK_RC3_8730A(x) | BIT_DATA_FALLBACK_RC3_8730A(v))

#define BIT_SHIFT_DATA_FALLBACK_RC2_8730A 8
#define BIT_MASK_DATA_FALLBACK_RC2_8730A 0x1f
#define BIT_DATA_FALLBACK_RC2_8730A(x) (((x) & BIT_MASK_DATA_FALLBACK_RC2_8730A) << BIT_SHIFT_DATA_FALLBACK_RC2_8730A)
#define BITS_DATA_FALLBACK_RC2_8730A (BIT_MASK_DATA_FALLBACK_RC2_8730A << BIT_SHIFT_DATA_FALLBACK_RC2_8730A)
#define BIT_CLEAR_DATA_FALLBACK_RC2_8730A(x) ((x) & (~BITS_DATA_FALLBACK_RC2_8730A))
#define BIT_GET_DATA_FALLBACK_RC2_8730A(x) (((x) >> BIT_SHIFT_DATA_FALLBACK_RC2_8730A) & BIT_MASK_DATA_FALLBACK_RC2_8730A)
#define BIT_SET_DATA_FALLBACK_RC2_8730A(x, v) (BIT_CLEAR_DATA_FALLBACK_RC2_8730A(x) | BIT_DATA_FALLBACK_RC2_8730A(v))

#define BIT_SHIFT_DATA_FALLBACK_RC1_8730A 0
#define BIT_MASK_DATA_FALLBACK_RC1_8730A 0x1f
#define BIT_DATA_FALLBACK_RC1_8730A(x) (((x) & BIT_MASK_DATA_FALLBACK_RC1_8730A) << BIT_SHIFT_DATA_FALLBACK_RC1_8730A)
#define BITS_DATA_FALLBACK_RC1_8730A (BIT_MASK_DATA_FALLBACK_RC1_8730A << BIT_SHIFT_DATA_FALLBACK_RC1_8730A)
#define BIT_CLEAR_DATA_FALLBACK_RC1_8730A(x) ((x) & (~BITS_DATA_FALLBACK_RC1_8730A))
#define BIT_GET_DATA_FALLBACK_RC1_8730A(x) (((x) >> BIT_SHIFT_DATA_FALLBACK_RC1_8730A) & BIT_MASK_DATA_FALLBACK_RC1_8730A)
#define BIT_SET_DATA_FALLBACK_RC1_8730A(x, v) (BIT_CLEAR_DATA_FALLBACK_RC1_8730A(x) | BIT_DATA_FALLBACK_RC1_8730A(v))

/* 2 REG_DARFRC_H_8730A */

#define BIT_SHIFT_DATA_FALLBACK_RC8_8730A 24
#define BIT_MASK_DATA_FALLBACK_RC8_8730A 0x1f
#define BIT_DATA_FALLBACK_RC8_8730A(x) (((x) & BIT_MASK_DATA_FALLBACK_RC8_8730A) << BIT_SHIFT_DATA_FALLBACK_RC8_8730A)
#define BITS_DATA_FALLBACK_RC8_8730A (BIT_MASK_DATA_FALLBACK_RC8_8730A << BIT_SHIFT_DATA_FALLBACK_RC8_8730A)
#define BIT_CLEAR_DATA_FALLBACK_RC8_8730A(x) ((x) & (~BITS_DATA_FALLBACK_RC8_8730A))
#define BIT_GET_DATA_FALLBACK_RC8_8730A(x) (((x) >> BIT_SHIFT_DATA_FALLBACK_RC8_8730A) & BIT_MASK_DATA_FALLBACK_RC8_8730A)
#define BIT_SET_DATA_FALLBACK_RC8_8730A(x, v) (BIT_CLEAR_DATA_FALLBACK_RC8_8730A(x) | BIT_DATA_FALLBACK_RC8_8730A(v))

#define BIT_SHIFT_DATA_FALLBACK_RC7_8730A 16
#define BIT_MASK_DATA_FALLBACK_RC7_8730A 0x1f
#define BIT_DATA_FALLBACK_RC7_8730A(x) (((x) & BIT_MASK_DATA_FALLBACK_RC7_8730A) << BIT_SHIFT_DATA_FALLBACK_RC7_8730A)
#define BITS_DATA_FALLBACK_RC7_8730A (BIT_MASK_DATA_FALLBACK_RC7_8730A << BIT_SHIFT_DATA_FALLBACK_RC7_8730A)
#define BIT_CLEAR_DATA_FALLBACK_RC7_8730A(x) ((x) & (~BITS_DATA_FALLBACK_RC7_8730A))
#define BIT_GET_DATA_FALLBACK_RC7_8730A(x) (((x) >> BIT_SHIFT_DATA_FALLBACK_RC7_8730A) & BIT_MASK_DATA_FALLBACK_RC7_8730A)
#define BIT_SET_DATA_FALLBACK_RC7_8730A(x, v) (BIT_CLEAR_DATA_FALLBACK_RC7_8730A(x) | BIT_DATA_FALLBACK_RC7_8730A(v))

#define BIT_SHIFT_DATA_FALLBACK_RC6_8730A 8
#define BIT_MASK_DATA_FALLBACK_RC6_8730A 0x1f
#define BIT_DATA_FALLBACK_RC6_8730A(x) (((x) & BIT_MASK_DATA_FALLBACK_RC6_8730A) << BIT_SHIFT_DATA_FALLBACK_RC6_8730A)
#define BITS_DATA_FALLBACK_RC6_8730A (BIT_MASK_DATA_FALLBACK_RC6_8730A << BIT_SHIFT_DATA_FALLBACK_RC6_8730A)
#define BIT_CLEAR_DATA_FALLBACK_RC6_8730A(x) ((x) & (~BITS_DATA_FALLBACK_RC6_8730A))
#define BIT_GET_DATA_FALLBACK_RC6_8730A(x) (((x) >> BIT_SHIFT_DATA_FALLBACK_RC6_8730A) & BIT_MASK_DATA_FALLBACK_RC6_8730A)
#define BIT_SET_DATA_FALLBACK_RC6_8730A(x, v) (BIT_CLEAR_DATA_FALLBACK_RC6_8730A(x) | BIT_DATA_FALLBACK_RC6_8730A(v))

#define BIT_SHIFT_DATA_FALLBACK_RC5_8730A 0
#define BIT_MASK_DATA_FALLBACK_RC5_8730A 0x1f
#define BIT_DATA_FALLBACK_RC5_8730A(x) (((x) & BIT_MASK_DATA_FALLBACK_RC5_8730A) << BIT_SHIFT_DATA_FALLBACK_RC5_8730A)
#define BITS_DATA_FALLBACK_RC5_8730A (BIT_MASK_DATA_FALLBACK_RC5_8730A << BIT_SHIFT_DATA_FALLBACK_RC5_8730A)
#define BIT_CLEAR_DATA_FALLBACK_RC5_8730A(x) ((x) & (~BITS_DATA_FALLBACK_RC5_8730A))
#define BIT_GET_DATA_FALLBACK_RC5_8730A(x) (((x) >> BIT_SHIFT_DATA_FALLBACK_RC5_8730A) & BIT_MASK_DATA_FALLBACK_RC5_8730A)
#define BIT_SET_DATA_FALLBACK_RC5_8730A(x, v) (BIT_CLEAR_DATA_FALLBACK_RC5_8730A(x) | BIT_DATA_FALLBACK_RC5_8730A(v))

/* 2 REG_RARFRC_L_8730A */

#define BIT_SHIFT_CTRL_FALLBACK_RC4_8730A 24
#define BIT_MASK_CTRL_FALLBACK_RC4_8730A 0x1f
#define BIT_CTRL_FALLBACK_RC4_8730A(x) (((x) & BIT_MASK_CTRL_FALLBACK_RC4_8730A) << BIT_SHIFT_CTRL_FALLBACK_RC4_8730A)
#define BITS_CTRL_FALLBACK_RC4_8730A (BIT_MASK_CTRL_FALLBACK_RC4_8730A << BIT_SHIFT_CTRL_FALLBACK_RC4_8730A)
#define BIT_CLEAR_CTRL_FALLBACK_RC4_8730A(x) ((x) & (~BITS_CTRL_FALLBACK_RC4_8730A))
#define BIT_GET_CTRL_FALLBACK_RC4_8730A(x) (((x) >> BIT_SHIFT_CTRL_FALLBACK_RC4_8730A) & BIT_MASK_CTRL_FALLBACK_RC4_8730A)
#define BIT_SET_CTRL_FALLBACK_RC4_8730A(x, v) (BIT_CLEAR_CTRL_FALLBACK_RC4_8730A(x) | BIT_CTRL_FALLBACK_RC4_8730A(v))

#define BIT_SHIFT_CTRL_FALLBACK_RC3_8730A 16
#define BIT_MASK_CTRL_FALLBACK_RC3_8730A 0x1f
#define BIT_CTRL_FALLBACK_RC3_8730A(x) (((x) & BIT_MASK_CTRL_FALLBACK_RC3_8730A) << BIT_SHIFT_CTRL_FALLBACK_RC3_8730A)
#define BITS_CTRL_FALLBACK_RC3_8730A (BIT_MASK_CTRL_FALLBACK_RC3_8730A << BIT_SHIFT_CTRL_FALLBACK_RC3_8730A)
#define BIT_CLEAR_CTRL_FALLBACK_RC3_8730A(x) ((x) & (~BITS_CTRL_FALLBACK_RC3_8730A))
#define BIT_GET_CTRL_FALLBACK_RC3_8730A(x) (((x) >> BIT_SHIFT_CTRL_FALLBACK_RC3_8730A) & BIT_MASK_CTRL_FALLBACK_RC3_8730A)
#define BIT_SET_CTRL_FALLBACK_RC3_8730A(x, v) (BIT_CLEAR_CTRL_FALLBACK_RC3_8730A(x) | BIT_CTRL_FALLBACK_RC3_8730A(v))

#define BIT_SHIFT_CTRL_FALLBACK_RC2_8730A 8
#define BIT_MASK_CTRL_FALLBACK_RC2_8730A 0x1f
#define BIT_CTRL_FALLBACK_RC2_8730A(x) (((x) & BIT_MASK_CTRL_FALLBACK_RC2_8730A) << BIT_SHIFT_CTRL_FALLBACK_RC2_8730A)
#define BITS_CTRL_FALLBACK_RC2_8730A (BIT_MASK_CTRL_FALLBACK_RC2_8730A << BIT_SHIFT_CTRL_FALLBACK_RC2_8730A)
#define BIT_CLEAR_CTRL_FALLBACK_RC2_8730A(x) ((x) & (~BITS_CTRL_FALLBACK_RC2_8730A))
#define BIT_GET_CTRL_FALLBACK_RC2_8730A(x) (((x) >> BIT_SHIFT_CTRL_FALLBACK_RC2_8730A) & BIT_MASK_CTRL_FALLBACK_RC2_8730A)
#define BIT_SET_CTRL_FALLBACK_RC2_8730A(x, v) (BIT_CLEAR_CTRL_FALLBACK_RC2_8730A(x) | BIT_CTRL_FALLBACK_RC2_8730A(v))

#define BIT_SHIFT_CTRL_FALLBACK_RC1_8730A 0
#define BIT_MASK_CTRL_FALLBACK_RC1_8730A 0x1f
#define BIT_CTRL_FALLBACK_RC1_8730A(x) (((x) & BIT_MASK_CTRL_FALLBACK_RC1_8730A) << BIT_SHIFT_CTRL_FALLBACK_RC1_8730A)
#define BITS_CTRL_FALLBACK_RC1_8730A (BIT_MASK_CTRL_FALLBACK_RC1_8730A << BIT_SHIFT_CTRL_FALLBACK_RC1_8730A)
#define BIT_CLEAR_CTRL_FALLBACK_RC1_8730A(x) ((x) & (~BITS_CTRL_FALLBACK_RC1_8730A))
#define BIT_GET_CTRL_FALLBACK_RC1_8730A(x) (((x) >> BIT_SHIFT_CTRL_FALLBACK_RC1_8730A) & BIT_MASK_CTRL_FALLBACK_RC1_8730A)
#define BIT_SET_CTRL_FALLBACK_RC1_8730A(x, v) (BIT_CLEAR_CTRL_FALLBACK_RC1_8730A(x) | BIT_CTRL_FALLBACK_RC1_8730A(v))

/* 2 REG_RARFRC_H_8730A */

#define BIT_SHIFT_CTRL_FALLBACK_RC8_8730A 24
#define BIT_MASK_CTRL_FALLBACK_RC8_8730A 0x1f
#define BIT_CTRL_FALLBACK_RC8_8730A(x) (((x) & BIT_MASK_CTRL_FALLBACK_RC8_8730A) << BIT_SHIFT_CTRL_FALLBACK_RC8_8730A)
#define BITS_CTRL_FALLBACK_RC8_8730A (BIT_MASK_CTRL_FALLBACK_RC8_8730A << BIT_SHIFT_CTRL_FALLBACK_RC8_8730A)
#define BIT_CLEAR_CTRL_FALLBACK_RC8_8730A(x) ((x) & (~BITS_CTRL_FALLBACK_RC8_8730A))
#define BIT_GET_CTRL_FALLBACK_RC8_8730A(x) (((x) >> BIT_SHIFT_CTRL_FALLBACK_RC8_8730A) & BIT_MASK_CTRL_FALLBACK_RC8_8730A)
#define BIT_SET_CTRL_FALLBACK_RC8_8730A(x, v) (BIT_CLEAR_CTRL_FALLBACK_RC8_8730A(x) | BIT_CTRL_FALLBACK_RC8_8730A(v))

#define BIT_SHIFT_CTRL_FALLBACK_RC7_8730A 16
#define BIT_MASK_CTRL_FALLBACK_RC7_8730A 0x1f
#define BIT_CTRL_FALLBACK_RC7_8730A(x) (((x) & BIT_MASK_CTRL_FALLBACK_RC7_8730A) << BIT_SHIFT_CTRL_FALLBACK_RC7_8730A)
#define BITS_CTRL_FALLBACK_RC7_8730A (BIT_MASK_CTRL_FALLBACK_RC7_8730A << BIT_SHIFT_CTRL_FALLBACK_RC7_8730A)
#define BIT_CLEAR_CTRL_FALLBACK_RC7_8730A(x) ((x) & (~BITS_CTRL_FALLBACK_RC7_8730A))
#define BIT_GET_CTRL_FALLBACK_RC7_8730A(x) (((x) >> BIT_SHIFT_CTRL_FALLBACK_RC7_8730A) & BIT_MASK_CTRL_FALLBACK_RC7_8730A)
#define BIT_SET_CTRL_FALLBACK_RC7_8730A(x, v) (BIT_CLEAR_CTRL_FALLBACK_RC7_8730A(x) | BIT_CTRL_FALLBACK_RC7_8730A(v))

#define BIT_SHIFT_CTRL_FALLBACK_RC6_8730A 8
#define BIT_MASK_CTRL_FALLBACK_RC6_8730A 0x1f
#define BIT_CTRL_FALLBACK_RC6_8730A(x) (((x) & BIT_MASK_CTRL_FALLBACK_RC6_8730A) << BIT_SHIFT_CTRL_FALLBACK_RC6_8730A)
#define BITS_CTRL_FALLBACK_RC6_8730A (BIT_MASK_CTRL_FALLBACK_RC6_8730A << BIT_SHIFT_CTRL_FALLBACK_RC6_8730A)
#define BIT_CLEAR_CTRL_FALLBACK_RC6_8730A(x) ((x) & (~BITS_CTRL_FALLBACK_RC6_8730A))
#define BIT_GET_CTRL_FALLBACK_RC6_8730A(x) (((x) >> BIT_SHIFT_CTRL_FALLBACK_RC6_8730A) & BIT_MASK_CTRL_FALLBACK_RC6_8730A)
#define BIT_SET_CTRL_FALLBACK_RC6_8730A(x, v) (BIT_CLEAR_CTRL_FALLBACK_RC6_8730A(x) | BIT_CTRL_FALLBACK_RC6_8730A(v))

#define BIT_SHIFT_CTRL_FALLBACK_RC5_8730A 0
#define BIT_MASK_CTRL_FALLBACK_RC5_8730A 0x1f
#define BIT_CTRL_FALLBACK_RC5_8730A(x) (((x) & BIT_MASK_CTRL_FALLBACK_RC5_8730A) << BIT_SHIFT_CTRL_FALLBACK_RC5_8730A)
#define BITS_CTRL_FALLBACK_RC5_8730A (BIT_MASK_CTRL_FALLBACK_RC5_8730A << BIT_SHIFT_CTRL_FALLBACK_RC5_8730A)
#define BIT_CLEAR_CTRL_FALLBACK_RC5_8730A(x) ((x) & (~BITS_CTRL_FALLBACK_RC5_8730A))
#define BIT_GET_CTRL_FALLBACK_RC5_8730A(x) (((x) >> BIT_SHIFT_CTRL_FALLBACK_RC5_8730A) & BIT_MASK_CTRL_FALLBACK_RC5_8730A)
#define BIT_SET_CTRL_FALLBACK_RC5_8730A(x, v) (BIT_CLEAR_CTRL_FALLBACK_RC5_8730A(x) | BIT_CTRL_FALLBACK_RC5_8730A(v))

/* 2 REG_RRSR_8730A */

#define BIT_SHIFT_RRSR_RSC_8730A 21
#define BIT_MASK_RRSR_RSC_8730A 0xf
#define BIT_RRSR_RSC_8730A(x) (((x) & BIT_MASK_RRSR_RSC_8730A) << BIT_SHIFT_RRSR_RSC_8730A)
#define BITS_RRSR_RSC_8730A (BIT_MASK_RRSR_RSC_8730A << BIT_SHIFT_RRSR_RSC_8730A)
#define BIT_CLEAR_RRSR_RSC_8730A(x) ((x) & (~BITS_RRSR_RSC_8730A))
#define BIT_GET_RRSR_RSC_8730A(x) (((x) >> BIT_SHIFT_RRSR_RSC_8730A) & BIT_MASK_RRSR_RSC_8730A)
#define BIT_SET_RRSR_RSC_8730A(x, v) (BIT_CLEAR_RRSR_RSC_8730A(x) | BIT_RRSR_RSC_8730A(v))

#define BIT_SHIFT_R_RATE_CTRL_TABLE_8730A 0
#define BIT_MASK_R_RATE_CTRL_TABLE_8730A 0xfffff
#define BIT_R_RATE_CTRL_TABLE_8730A(x) (((x) & BIT_MASK_R_RATE_CTRL_TABLE_8730A) << BIT_SHIFT_R_RATE_CTRL_TABLE_8730A)
#define BITS_R_RATE_CTRL_TABLE_8730A (BIT_MASK_R_RATE_CTRL_TABLE_8730A << BIT_SHIFT_R_RATE_CTRL_TABLE_8730A)
#define BIT_CLEAR_R_RATE_CTRL_TABLE_8730A(x) ((x) & (~BITS_R_RATE_CTRL_TABLE_8730A))
#define BIT_GET_R_RATE_CTRL_TABLE_8730A(x) (((x) >> BIT_SHIFT_R_RATE_CTRL_TABLE_8730A) & BIT_MASK_R_RATE_CTRL_TABLE_8730A)
#define BIT_SET_R_RATE_CTRL_TABLE_8730A(x, v) (BIT_CLEAR_R_RATE_CTRL_TABLE_8730A(x) | BIT_R_RATE_CTRL_TABLE_8730A(v))

/* 2 REG_ARFR_L0_8730A */

#define BIT_SHIFT_ADPT_RATE_TABLE_L0_8730A 0
#define BIT_MASK_ADPT_RATE_TABLE_L0_8730A 0xffffffffL
#define BIT_ADPT_RATE_TABLE_L0_8730A(x) (((x) & BIT_MASK_ADPT_RATE_TABLE_L0_8730A) << BIT_SHIFT_ADPT_RATE_TABLE_L0_8730A)
#define BITS_ADPT_RATE_TABLE_L0_8730A (BIT_MASK_ADPT_RATE_TABLE_L0_8730A << BIT_SHIFT_ADPT_RATE_TABLE_L0_8730A)
#define BIT_CLEAR_ADPT_RATE_TABLE_L0_8730A(x) ((x) & (~BITS_ADPT_RATE_TABLE_L0_8730A))
#define BIT_GET_ADPT_RATE_TABLE_L0_8730A(x) (((x) >> BIT_SHIFT_ADPT_RATE_TABLE_L0_8730A) & BIT_MASK_ADPT_RATE_TABLE_L0_8730A)
#define BIT_SET_ADPT_RATE_TABLE_L0_8730A(x, v) (BIT_CLEAR_ADPT_RATE_TABLE_L0_8730A(x) | BIT_ADPT_RATE_TABLE_L0_8730A(v))

/* 2 REG_ARFR_H0_8730A */

#define BIT_SHIFT_ADPT_RATE_TABLE_H0_8730A 0
#define BIT_MASK_ADPT_RATE_TABLE_H0_8730A 0xffffffffL
#define BIT_ADPT_RATE_TABLE_H0_8730A(x) (((x) & BIT_MASK_ADPT_RATE_TABLE_H0_8730A) << BIT_SHIFT_ADPT_RATE_TABLE_H0_8730A)
#define BITS_ADPT_RATE_TABLE_H0_8730A (BIT_MASK_ADPT_RATE_TABLE_H0_8730A << BIT_SHIFT_ADPT_RATE_TABLE_H0_8730A)
#define BIT_CLEAR_ADPT_RATE_TABLE_H0_8730A(x) ((x) & (~BITS_ADPT_RATE_TABLE_H0_8730A))
#define BIT_GET_ADPT_RATE_TABLE_H0_8730A(x) (((x) >> BIT_SHIFT_ADPT_RATE_TABLE_H0_8730A) & BIT_MASK_ADPT_RATE_TABLE_H0_8730A)
#define BIT_SET_ADPT_RATE_TABLE_H0_8730A(x, v) (BIT_CLEAR_ADPT_RATE_TABLE_H0_8730A(x) | BIT_ADPT_RATE_TABLE_H0_8730A(v))

/* 2 REG_ARFR_L1_8730A */

#define BIT_SHIFT_ADPT_RATE_TABLE_L1_8730A 0
#define BIT_MASK_ADPT_RATE_TABLE_L1_8730A 0xffffffffL
#define BIT_ADPT_RATE_TABLE_L1_8730A(x) (((x) & BIT_MASK_ADPT_RATE_TABLE_L1_8730A) << BIT_SHIFT_ADPT_RATE_TABLE_L1_8730A)
#define BITS_ADPT_RATE_TABLE_L1_8730A (BIT_MASK_ADPT_RATE_TABLE_L1_8730A << BIT_SHIFT_ADPT_RATE_TABLE_L1_8730A)
#define BIT_CLEAR_ADPT_RATE_TABLE_L1_8730A(x) ((x) & (~BITS_ADPT_RATE_TABLE_L1_8730A))
#define BIT_GET_ADPT_RATE_TABLE_L1_8730A(x) (((x) >> BIT_SHIFT_ADPT_RATE_TABLE_L1_8730A) & BIT_MASK_ADPT_RATE_TABLE_L1_8730A)
#define BIT_SET_ADPT_RATE_TABLE_L1_8730A(x, v) (BIT_CLEAR_ADPT_RATE_TABLE_L1_8730A(x) | BIT_ADPT_RATE_TABLE_L1_8730A(v))

/* 2 REG_ARFR_H1_8730A */

#define BIT_SHIFT_ADPT_RATE_TABLE_H1_8730A 0
#define BIT_MASK_ADPT_RATE_TABLE_H1_8730A 0xffffffffL
#define BIT_ADPT_RATE_TABLE_H1_8730A(x) (((x) & BIT_MASK_ADPT_RATE_TABLE_H1_8730A) << BIT_SHIFT_ADPT_RATE_TABLE_H1_8730A)
#define BITS_ADPT_RATE_TABLE_H1_8730A (BIT_MASK_ADPT_RATE_TABLE_H1_8730A << BIT_SHIFT_ADPT_RATE_TABLE_H1_8730A)
#define BIT_CLEAR_ADPT_RATE_TABLE_H1_8730A(x) ((x) & (~BITS_ADPT_RATE_TABLE_H1_8730A))
#define BIT_GET_ADPT_RATE_TABLE_H1_8730A(x) (((x) >> BIT_SHIFT_ADPT_RATE_TABLE_H1_8730A) & BIT_MASK_ADPT_RATE_TABLE_H1_8730A)
#define BIT_SET_ADPT_RATE_TABLE_H1_8730A(x, v) (BIT_CLEAR_ADPT_RATE_TABLE_H1_8730A(x) | BIT_ADPT_RATE_TABLE_H1_8730A(v))

/* 2 REG_BCN_AMPDU_CTCL_8730A */

#define BIT_SHIFT_BCNQ1_HEAD_8730A 24
#define BIT_MASK_BCNQ1_HEAD_8730A 0xff
#define BIT_BCNQ1_HEAD_8730A(x) (((x) & BIT_MASK_BCNQ1_HEAD_8730A) << BIT_SHIFT_BCNQ1_HEAD_8730A)
#define BITS_BCNQ1_HEAD_8730A (BIT_MASK_BCNQ1_HEAD_8730A << BIT_SHIFT_BCNQ1_HEAD_8730A)
#define BIT_CLEAR_BCNQ1_HEAD_8730A(x) ((x) & (~BITS_BCNQ1_HEAD_8730A))
#define BIT_GET_BCNQ1_HEAD_8730A(x) (((x) >> BIT_SHIFT_BCNQ1_HEAD_8730A) & BIT_MASK_BCNQ1_HEAD_8730A)
#define BIT_SET_BCNQ1_HEAD_8730A(x, v) (BIT_CLEAR_BCNQ1_HEAD_8730A(x) | BIT_BCNQ1_HEAD_8730A(v))

#define BIT_SHIFT_AMPDU_MAX_TIME_8730A 16
#define BIT_MASK_AMPDU_MAX_TIME_8730A 0xff
#define BIT_AMPDU_MAX_TIME_8730A(x) (((x) & BIT_MASK_AMPDU_MAX_TIME_8730A) << BIT_SHIFT_AMPDU_MAX_TIME_8730A)
#define BITS_AMPDU_MAX_TIME_8730A (BIT_MASK_AMPDU_MAX_TIME_8730A << BIT_SHIFT_AMPDU_MAX_TIME_8730A)
#define BIT_CLEAR_AMPDU_MAX_TIME_8730A(x) ((x) & (~BITS_AMPDU_MAX_TIME_8730A))
#define BIT_GET_AMPDU_MAX_TIME_8730A(x) (((x) >> BIT_SHIFT_AMPDU_MAX_TIME_8730A) & BIT_MASK_AMPDU_MAX_TIME_8730A)
#define BIT_SET_AMPDU_MAX_TIME_8730A(x, v) (BIT_CLEAR_AMPDU_MAX_TIME_8730A(x) | BIT_AMPDU_MAX_TIME_8730A(v))

#define BIT_SHIFT_BCNQ2_HEAD_8730A 8
#define BIT_MASK_BCNQ2_HEAD_8730A 0xff
#define BIT_BCNQ2_HEAD_8730A(x) (((x) & BIT_MASK_BCNQ2_HEAD_8730A) << BIT_SHIFT_BCNQ2_HEAD_8730A)
#define BITS_BCNQ2_HEAD_8730A (BIT_MASK_BCNQ2_HEAD_8730A << BIT_SHIFT_BCNQ2_HEAD_8730A)
#define BIT_CLEAR_BCNQ2_HEAD_8730A(x) ((x) & (~BITS_BCNQ2_HEAD_8730A))
#define BIT_GET_BCNQ2_HEAD_8730A(x) (((x) >> BIT_SHIFT_BCNQ2_HEAD_8730A) & BIT_MASK_BCNQ2_HEAD_8730A)
#define BIT_SET_BCNQ2_HEAD_8730A(x, v) (BIT_CLEAR_BCNQ2_HEAD_8730A(x) | BIT_BCNQ2_HEAD_8730A(v))

#define BIT_CHECK_CCK_EN_8730A BIT(7)
#define BIT_EN_BCN_PKT_REL_8730A BIT(6)
#define BIT_BCN_PORT_SEL_8730A BIT(5)
#define BIT_MOREDATA_BYPASS_8730A BIT(4)
#define BIT_EN_CLR_CMD_REL_BCN_PKT_8730A BIT(3)
#define BIT_EN_SET_MOREDATA_8730A BIT(2)
#define BIT_DIS_CLEAR_MACID_RELEASE_8730A BIT(1)
#define BIT_EN_MACID_RELEASE_8730A BIT(0)

/* 2 REG_AMPDU_MAX_LENGTH_8730A */

#define BIT_SHIFT_AMPDU_MAX_LENGTH_8730A 0
#define BIT_MASK_AMPDU_MAX_LENGTH_8730A 0xffffffffL
#define BIT_AMPDU_MAX_LENGTH_8730A(x) (((x) & BIT_MASK_AMPDU_MAX_LENGTH_8730A) << BIT_SHIFT_AMPDU_MAX_LENGTH_8730A)
#define BITS_AMPDU_MAX_LENGTH_8730A (BIT_MASK_AMPDU_MAX_LENGTH_8730A << BIT_SHIFT_AMPDU_MAX_LENGTH_8730A)
#define BIT_CLEAR_AMPDU_MAX_LENGTH_8730A(x) ((x) & (~BITS_AMPDU_MAX_LENGTH_8730A))
#define BIT_GET_AMPDU_MAX_LENGTH_8730A(x) (((x) >> BIT_SHIFT_AMPDU_MAX_LENGTH_8730A) & BIT_MASK_AMPDU_MAX_LENGTH_8730A)
#define BIT_SET_AMPDU_MAX_LENGTH_8730A(x, v) (BIT_CLEAR_AMPDU_MAX_LENGTH_8730A(x) | BIT_AMPDU_MAX_LENGTH_8730A(v))

/* 2 REG_ACQ_STOP_8730A */
#define BIT_AC7Q_STOP_8730A BIT(7)
#define BIT_AC6Q_STOP_8730A BIT(6)
#define BIT_AC5Q_STOP_8730A BIT(5)
#define BIT_AC4Q_STOP_8730A BIT(4)
#define BIT_AC3Q_STOP_8730A BIT(3)
#define BIT_AC2Q_STOP_8730A BIT(2)
#define BIT_AC1Q_STOP_8730A BIT(1)
#define BIT_AC0Q_STOP_8730A BIT(0)

/* 2 REG_WMAC_LBK_BUF_HD_8730A */

#define BIT_SHIFT_WMAC_LBK_BUF_HEAD_8730A 0
#define BIT_MASK_WMAC_LBK_BUF_HEAD_8730A 0xff
#define BIT_WMAC_LBK_BUF_HEAD_8730A(x) (((x) & BIT_MASK_WMAC_LBK_BUF_HEAD_8730A) << BIT_SHIFT_WMAC_LBK_BUF_HEAD_8730A)
#define BITS_WMAC_LBK_BUF_HEAD_8730A (BIT_MASK_WMAC_LBK_BUF_HEAD_8730A << BIT_SHIFT_WMAC_LBK_BUF_HEAD_8730A)
#define BIT_CLEAR_WMAC_LBK_BUF_HEAD_8730A(x) ((x) & (~BITS_WMAC_LBK_BUF_HEAD_8730A))
#define BIT_GET_WMAC_LBK_BUF_HEAD_8730A(x) (((x) >> BIT_SHIFT_WMAC_LBK_BUF_HEAD_8730A) & BIT_MASK_WMAC_LBK_BUF_HEAD_8730A)
#define BIT_SET_WMAC_LBK_BUF_HEAD_8730A(x, v) (BIT_CLEAR_WMAC_LBK_BUF_HEAD_8730A(x) | BIT_WMAC_LBK_BUF_HEAD_8730A(v))

/* 2 REG_QUEUE_CTRL_8730A */

#define BIT_SHIFT_R_SIGTA_BW_8730A 6
#define BIT_MASK_R_SIGTA_BW_8730A 0x3
#define BIT_R_SIGTA_BW_8730A(x) (((x) & BIT_MASK_R_SIGTA_BW_8730A) << BIT_SHIFT_R_SIGTA_BW_8730A)
#define BITS_R_SIGTA_BW_8730A (BIT_MASK_R_SIGTA_BW_8730A << BIT_SHIFT_R_SIGTA_BW_8730A)
#define BIT_CLEAR_R_SIGTA_BW_8730A(x) ((x) & (~BITS_R_SIGTA_BW_8730A))
#define BIT_GET_R_SIGTA_BW_8730A(x) (((x) >> BIT_SHIFT_R_SIGTA_BW_8730A) & BIT_MASK_R_SIGTA_BW_8730A)
#define BIT_SET_R_SIGTA_BW_8730A(x, v) (BIT_CLEAR_R_SIGTA_BW_8730A(x) | BIT_R_SIGTA_BW_8730A(v))

#define BIT_R_SIGTA_BAR_8730A BIT(5)
#define BIT_R_EOF_EN_8730A BIT(4)
#define BIT_R_EN_GNT_BT_AWAKE_8730A BIT(3)
#define BIT_DIS_RELEASE_RETRY_8730A BIT(2)
#define BIT_DIS_OQT_BLOCK_8730A BIT(1)
#define BIT_SEARCH_QUEUE_EN_8730A BIT(0)

/* 2 REG_NDPA_OPT_CTRL_8730A */

#define BIT_SHIFT_R_NDPA_RATE_8730A 2
#define BIT_MASK_R_NDPA_RATE_8730A 0x3f
#define BIT_R_NDPA_RATE_8730A(x) (((x) & BIT_MASK_R_NDPA_RATE_8730A) << BIT_SHIFT_R_NDPA_RATE_8730A)
#define BITS_R_NDPA_RATE_8730A (BIT_MASK_R_NDPA_RATE_8730A << BIT_SHIFT_R_NDPA_RATE_8730A)
#define BIT_CLEAR_R_NDPA_RATE_8730A(x) ((x) & (~BITS_R_NDPA_RATE_8730A))
#define BIT_GET_R_NDPA_RATE_8730A(x) (((x) >> BIT_SHIFT_R_NDPA_RATE_8730A) & BIT_MASK_R_NDPA_RATE_8730A)
#define BIT_SET_R_NDPA_RATE_8730A(x, v) (BIT_CLEAR_R_NDPA_RATE_8730A(x) | BIT_R_NDPA_RATE_8730A(v))

#define BIT_SHIFT_R_NDPA_BW_8730A 0
#define BIT_MASK_R_NDPA_BW_8730A 0x3
#define BIT_R_NDPA_BW_8730A(x) (((x) & BIT_MASK_R_NDPA_BW_8730A) << BIT_SHIFT_R_NDPA_BW_8730A)
#define BITS_R_NDPA_BW_8730A (BIT_MASK_R_NDPA_BW_8730A << BIT_SHIFT_R_NDPA_BW_8730A)
#define BIT_CLEAR_R_NDPA_BW_8730A(x) ((x) & (~BITS_R_NDPA_BW_8730A))
#define BIT_GET_R_NDPA_BW_8730A(x) (((x) >> BIT_SHIFT_R_NDPA_BW_8730A) & BIT_MASK_R_NDPA_BW_8730A)
#define BIT_SET_R_NDPA_BW_8730A(x, v) (BIT_CLEAR_R_NDPA_BW_8730A(x) | BIT_R_NDPA_BW_8730A(v))

/* 2 REG_RD_RESP_PKT_TH_8730A */

#define BIT_SHIFT_RD_RESP_PKT_TH_8730A 24
#define BIT_MASK_RD_RESP_PKT_TH_8730A 0x3f
#define BIT_RD_RESP_PKT_TH_8730A(x) (((x) & BIT_MASK_RD_RESP_PKT_TH_8730A) << BIT_SHIFT_RD_RESP_PKT_TH_8730A)
#define BITS_RD_RESP_PKT_TH_8730A (BIT_MASK_RD_RESP_PKT_TH_8730A << BIT_SHIFT_RD_RESP_PKT_TH_8730A)
#define BIT_CLEAR_RD_RESP_PKT_TH_8730A(x) ((x) & (~BITS_RD_RESP_PKT_TH_8730A))
#define BIT_GET_RD_RESP_PKT_TH_8730A(x) (((x) >> BIT_SHIFT_RD_RESP_PKT_TH_8730A) & BIT_MASK_RD_RESP_PKT_TH_8730A)
#define BIT_SET_RD_RESP_PKT_TH_8730A(x, v) (BIT_CLEAR_RD_RESP_PKT_TH_8730A(x) | BIT_RD_RESP_PKT_TH_8730A(v))

/* 2 REG_CMDQ_INFO_8730A */

#define BIT_SHIFT_PKT_NUM_CMDQ_V2_8730A 24
#define BIT_MASK_PKT_NUM_CMDQ_V2_8730A 0xff
#define BIT_PKT_NUM_CMDQ_V2_8730A(x) (((x) & BIT_MASK_PKT_NUM_CMDQ_V2_8730A) << BIT_SHIFT_PKT_NUM_CMDQ_V2_8730A)
#define BITS_PKT_NUM_CMDQ_V2_8730A (BIT_MASK_PKT_NUM_CMDQ_V2_8730A << BIT_SHIFT_PKT_NUM_CMDQ_V2_8730A)
#define BIT_CLEAR_PKT_NUM_CMDQ_V2_8730A(x) ((x) & (~BITS_PKT_NUM_CMDQ_V2_8730A))
#define BIT_GET_PKT_NUM_CMDQ_V2_8730A(x) (((x) >> BIT_SHIFT_PKT_NUM_CMDQ_V2_8730A) & BIT_MASK_PKT_NUM_CMDQ_V2_8730A)
#define BIT_SET_PKT_NUM_CMDQ_V2_8730A(x, v) (BIT_CLEAR_PKT_NUM_CMDQ_V2_8730A(x) | BIT_PKT_NUM_CMDQ_V2_8730A(v))

#define BIT_SHIFT_TAIL_PKT_CMDQ_8730A 16
#define BIT_MASK_TAIL_PKT_CMDQ_8730A 0xff
#define BIT_TAIL_PKT_CMDQ_8730A(x) (((x) & BIT_MASK_TAIL_PKT_CMDQ_8730A) << BIT_SHIFT_TAIL_PKT_CMDQ_8730A)
#define BITS_TAIL_PKT_CMDQ_8730A (BIT_MASK_TAIL_PKT_CMDQ_8730A << BIT_SHIFT_TAIL_PKT_CMDQ_8730A)
#define BIT_CLEAR_TAIL_PKT_CMDQ_8730A(x) ((x) & (~BITS_TAIL_PKT_CMDQ_8730A))
#define BIT_GET_TAIL_PKT_CMDQ_8730A(x) (((x) >> BIT_SHIFT_TAIL_PKT_CMDQ_8730A) & BIT_MASK_TAIL_PKT_CMDQ_8730A)
#define BIT_SET_TAIL_PKT_CMDQ_8730A(x, v) (BIT_CLEAR_TAIL_PKT_CMDQ_8730A(x) | BIT_TAIL_PKT_CMDQ_8730A(v))

#define BIT_SHIFT_PKT_NUM_CMDQ_8730A 8
#define BIT_MASK_PKT_NUM_CMDQ_8730A 0xff
#define BIT_PKT_NUM_CMDQ_8730A(x) (((x) & BIT_MASK_PKT_NUM_CMDQ_8730A) << BIT_SHIFT_PKT_NUM_CMDQ_8730A)
#define BITS_PKT_NUM_CMDQ_8730A (BIT_MASK_PKT_NUM_CMDQ_8730A << BIT_SHIFT_PKT_NUM_CMDQ_8730A)
#define BIT_CLEAR_PKT_NUM_CMDQ_8730A(x) ((x) & (~BITS_PKT_NUM_CMDQ_8730A))
#define BIT_GET_PKT_NUM_CMDQ_8730A(x) (((x) >> BIT_SHIFT_PKT_NUM_CMDQ_8730A) & BIT_MASK_PKT_NUM_CMDQ_8730A)
#define BIT_SET_PKT_NUM_CMDQ_8730A(x, v) (BIT_CLEAR_PKT_NUM_CMDQ_8730A(x) | BIT_PKT_NUM_CMDQ_8730A(v))

#define BIT_SHIFT_HEAD_PKT_CMDQ_8730A 0
#define BIT_MASK_HEAD_PKT_CMDQ_8730A 0xff
#define BIT_HEAD_PKT_CMDQ_8730A(x) (((x) & BIT_MASK_HEAD_PKT_CMDQ_8730A) << BIT_SHIFT_HEAD_PKT_CMDQ_8730A)
#define BITS_HEAD_PKT_CMDQ_8730A (BIT_MASK_HEAD_PKT_CMDQ_8730A << BIT_SHIFT_HEAD_PKT_CMDQ_8730A)
#define BIT_CLEAR_HEAD_PKT_CMDQ_8730A(x) ((x) & (~BITS_HEAD_PKT_CMDQ_8730A))
#define BIT_GET_HEAD_PKT_CMDQ_8730A(x) (((x) >> BIT_SHIFT_HEAD_PKT_CMDQ_8730A) & BIT_MASK_HEAD_PKT_CMDQ_8730A)
#define BIT_SET_HEAD_PKT_CMDQ_8730A(x, v) (BIT_CLEAR_HEAD_PKT_CMDQ_8730A(x) | BIT_HEAD_PKT_CMDQ_8730A(v))

/* 2 REG_Q4_INFO_8730A */

#define BIT_SHIFT_QUEUEMACID_Q4_V1_8730A 25
#define BIT_MASK_QUEUEMACID_Q4_V1_8730A 0x7f
#define BIT_QUEUEMACID_Q4_V1_8730A(x) (((x) & BIT_MASK_QUEUEMACID_Q4_V1_8730A) << BIT_SHIFT_QUEUEMACID_Q4_V1_8730A)
#define BITS_QUEUEMACID_Q4_V1_8730A (BIT_MASK_QUEUEMACID_Q4_V1_8730A << BIT_SHIFT_QUEUEMACID_Q4_V1_8730A)
#define BIT_CLEAR_QUEUEMACID_Q4_V1_8730A(x) ((x) & (~BITS_QUEUEMACID_Q4_V1_8730A))
#define BIT_GET_QUEUEMACID_Q4_V1_8730A(x) (((x) >> BIT_SHIFT_QUEUEMACID_Q4_V1_8730A) & BIT_MASK_QUEUEMACID_Q4_V1_8730A)
#define BIT_SET_QUEUEMACID_Q4_V1_8730A(x, v) (BIT_CLEAR_QUEUEMACID_Q4_V1_8730A(x) | BIT_QUEUEMACID_Q4_V1_8730A(v))

#define BIT_SHIFT_QUEUEAC_Q4_V1_8730A 23
#define BIT_MASK_QUEUEAC_Q4_V1_8730A 0x3
#define BIT_QUEUEAC_Q4_V1_8730A(x) (((x) & BIT_MASK_QUEUEAC_Q4_V1_8730A) << BIT_SHIFT_QUEUEAC_Q4_V1_8730A)
#define BITS_QUEUEAC_Q4_V1_8730A (BIT_MASK_QUEUEAC_Q4_V1_8730A << BIT_SHIFT_QUEUEAC_Q4_V1_8730A)
#define BIT_CLEAR_QUEUEAC_Q4_V1_8730A(x) ((x) & (~BITS_QUEUEAC_Q4_V1_8730A))
#define BIT_GET_QUEUEAC_Q4_V1_8730A(x) (((x) >> BIT_SHIFT_QUEUEAC_Q4_V1_8730A) & BIT_MASK_QUEUEAC_Q4_V1_8730A)
#define BIT_SET_QUEUEAC_Q4_V1_8730A(x, v) (BIT_CLEAR_QUEUEAC_Q4_V1_8730A(x) | BIT_QUEUEAC_Q4_V1_8730A(v))

#define BIT_SHIFT_TAIL_PKT_Q4_V1_8730A 15
#define BIT_MASK_TAIL_PKT_Q4_V1_8730A 0xff
#define BIT_TAIL_PKT_Q4_V1_8730A(x) (((x) & BIT_MASK_TAIL_PKT_Q4_V1_8730A) << BIT_SHIFT_TAIL_PKT_Q4_V1_8730A)
#define BITS_TAIL_PKT_Q4_V1_8730A (BIT_MASK_TAIL_PKT_Q4_V1_8730A << BIT_SHIFT_TAIL_PKT_Q4_V1_8730A)
#define BIT_CLEAR_TAIL_PKT_Q4_V1_8730A(x) ((x) & (~BITS_TAIL_PKT_Q4_V1_8730A))
#define BIT_GET_TAIL_PKT_Q4_V1_8730A(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q4_V1_8730A) & BIT_MASK_TAIL_PKT_Q4_V1_8730A)
#define BIT_SET_TAIL_PKT_Q4_V1_8730A(x, v) (BIT_CLEAR_TAIL_PKT_Q4_V1_8730A(x) | BIT_TAIL_PKT_Q4_V1_8730A(v))

#define BIT_SHIFT_PKT_NUM_Q4_V1_8730A 8
#define BIT_MASK_PKT_NUM_Q4_V1_8730A 0x7f
#define BIT_PKT_NUM_Q4_V1_8730A(x) (((x) & BIT_MASK_PKT_NUM_Q4_V1_8730A) << BIT_SHIFT_PKT_NUM_Q4_V1_8730A)
#define BITS_PKT_NUM_Q4_V1_8730A (BIT_MASK_PKT_NUM_Q4_V1_8730A << BIT_SHIFT_PKT_NUM_Q4_V1_8730A)
#define BIT_CLEAR_PKT_NUM_Q4_V1_8730A(x) ((x) & (~BITS_PKT_NUM_Q4_V1_8730A))
#define BIT_GET_PKT_NUM_Q4_V1_8730A(x) (((x) >> BIT_SHIFT_PKT_NUM_Q4_V1_8730A) & BIT_MASK_PKT_NUM_Q4_V1_8730A)
#define BIT_SET_PKT_NUM_Q4_V1_8730A(x, v) (BIT_CLEAR_PKT_NUM_Q4_V1_8730A(x) | BIT_PKT_NUM_Q4_V1_8730A(v))

#define BIT_SHIFT_HEAD_PKT_Q4_8730A 0
#define BIT_MASK_HEAD_PKT_Q4_8730A 0xff
#define BIT_HEAD_PKT_Q4_8730A(x) (((x) & BIT_MASK_HEAD_PKT_Q4_8730A) << BIT_SHIFT_HEAD_PKT_Q4_8730A)
#define BITS_HEAD_PKT_Q4_8730A (BIT_MASK_HEAD_PKT_Q4_8730A << BIT_SHIFT_HEAD_PKT_Q4_8730A)
#define BIT_CLEAR_HEAD_PKT_Q4_8730A(x) ((x) & (~BITS_HEAD_PKT_Q4_8730A))
#define BIT_GET_HEAD_PKT_Q4_8730A(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q4_8730A) & BIT_MASK_HEAD_PKT_Q4_8730A)
#define BIT_SET_HEAD_PKT_Q4_8730A(x, v) (BIT_CLEAR_HEAD_PKT_Q4_8730A(x) | BIT_HEAD_PKT_Q4_8730A(v))

/* 2 REG_Q5_INFO_8730A */

#define BIT_SHIFT_QUEUEMACID_Q5_V1_8730A 25
#define BIT_MASK_QUEUEMACID_Q5_V1_8730A 0x7f
#define BIT_QUEUEMACID_Q5_V1_8730A(x) (((x) & BIT_MASK_QUEUEMACID_Q5_V1_8730A) << BIT_SHIFT_QUEUEMACID_Q5_V1_8730A)
#define BITS_QUEUEMACID_Q5_V1_8730A (BIT_MASK_QUEUEMACID_Q5_V1_8730A << BIT_SHIFT_QUEUEMACID_Q5_V1_8730A)
#define BIT_CLEAR_QUEUEMACID_Q5_V1_8730A(x) ((x) & (~BITS_QUEUEMACID_Q5_V1_8730A))
#define BIT_GET_QUEUEMACID_Q5_V1_8730A(x) (((x) >> BIT_SHIFT_QUEUEMACID_Q5_V1_8730A) & BIT_MASK_QUEUEMACID_Q5_V1_8730A)
#define BIT_SET_QUEUEMACID_Q5_V1_8730A(x, v) (BIT_CLEAR_QUEUEMACID_Q5_V1_8730A(x) | BIT_QUEUEMACID_Q5_V1_8730A(v))

#define BIT_SHIFT_QUEUEAC_Q5_V1_8730A 23
#define BIT_MASK_QUEUEAC_Q5_V1_8730A 0x3
#define BIT_QUEUEAC_Q5_V1_8730A(x) (((x) & BIT_MASK_QUEUEAC_Q5_V1_8730A) << BIT_SHIFT_QUEUEAC_Q5_V1_8730A)
#define BITS_QUEUEAC_Q5_V1_8730A (BIT_MASK_QUEUEAC_Q5_V1_8730A << BIT_SHIFT_QUEUEAC_Q5_V1_8730A)
#define BIT_CLEAR_QUEUEAC_Q5_V1_8730A(x) ((x) & (~BITS_QUEUEAC_Q5_V1_8730A))
#define BIT_GET_QUEUEAC_Q5_V1_8730A(x) (((x) >> BIT_SHIFT_QUEUEAC_Q5_V1_8730A) & BIT_MASK_QUEUEAC_Q5_V1_8730A)
#define BIT_SET_QUEUEAC_Q5_V1_8730A(x, v) (BIT_CLEAR_QUEUEAC_Q5_V1_8730A(x) | BIT_QUEUEAC_Q5_V1_8730A(v))

#define BIT_SHIFT_TAIL_PKT_Q5_V1_8730A 15
#define BIT_MASK_TAIL_PKT_Q5_V1_8730A 0xff
#define BIT_TAIL_PKT_Q5_V1_8730A(x) (((x) & BIT_MASK_TAIL_PKT_Q5_V1_8730A) << BIT_SHIFT_TAIL_PKT_Q5_V1_8730A)
#define BITS_TAIL_PKT_Q5_V1_8730A (BIT_MASK_TAIL_PKT_Q5_V1_8730A << BIT_SHIFT_TAIL_PKT_Q5_V1_8730A)
#define BIT_CLEAR_TAIL_PKT_Q5_V1_8730A(x) ((x) & (~BITS_TAIL_PKT_Q5_V1_8730A))
#define BIT_GET_TAIL_PKT_Q5_V1_8730A(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q5_V1_8730A) & BIT_MASK_TAIL_PKT_Q5_V1_8730A)
#define BIT_SET_TAIL_PKT_Q5_V1_8730A(x, v) (BIT_CLEAR_TAIL_PKT_Q5_V1_8730A(x) | BIT_TAIL_PKT_Q5_V1_8730A(v))

#define BIT_SHIFT_PKT_NUM_Q5_V1_8730A 8
#define BIT_MASK_PKT_NUM_Q5_V1_8730A 0x7f
#define BIT_PKT_NUM_Q5_V1_8730A(x) (((x) & BIT_MASK_PKT_NUM_Q5_V1_8730A) << BIT_SHIFT_PKT_NUM_Q5_V1_8730A)
#define BITS_PKT_NUM_Q5_V1_8730A (BIT_MASK_PKT_NUM_Q5_V1_8730A << BIT_SHIFT_PKT_NUM_Q5_V1_8730A)
#define BIT_CLEAR_PKT_NUM_Q5_V1_8730A(x) ((x) & (~BITS_PKT_NUM_Q5_V1_8730A))
#define BIT_GET_PKT_NUM_Q5_V1_8730A(x) (((x) >> BIT_SHIFT_PKT_NUM_Q5_V1_8730A) & BIT_MASK_PKT_NUM_Q5_V1_8730A)
#define BIT_SET_PKT_NUM_Q5_V1_8730A(x, v) (BIT_CLEAR_PKT_NUM_Q5_V1_8730A(x) | BIT_PKT_NUM_Q5_V1_8730A(v))

#define BIT_SHIFT_HEAD_PKT_Q5_8730A 0
#define BIT_MASK_HEAD_PKT_Q5_8730A 0xff
#define BIT_HEAD_PKT_Q5_8730A(x) (((x) & BIT_MASK_HEAD_PKT_Q5_8730A) << BIT_SHIFT_HEAD_PKT_Q5_8730A)
#define BITS_HEAD_PKT_Q5_8730A (BIT_MASK_HEAD_PKT_Q5_8730A << BIT_SHIFT_HEAD_PKT_Q5_8730A)
#define BIT_CLEAR_HEAD_PKT_Q5_8730A(x) ((x) & (~BITS_HEAD_PKT_Q5_8730A))
#define BIT_GET_HEAD_PKT_Q5_8730A(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q5_8730A) & BIT_MASK_HEAD_PKT_Q5_8730A)
#define BIT_SET_HEAD_PKT_Q5_8730A(x, v) (BIT_CLEAR_HEAD_PKT_Q5_8730A(x) | BIT_HEAD_PKT_Q5_8730A(v))

/* 2 REG_Q6_INFO_8730A */

#define BIT_SHIFT_QUEUEMACID_Q6_V1_8730A 25
#define BIT_MASK_QUEUEMACID_Q6_V1_8730A 0x7f
#define BIT_QUEUEMACID_Q6_V1_8730A(x) (((x) & BIT_MASK_QUEUEMACID_Q6_V1_8730A) << BIT_SHIFT_QUEUEMACID_Q6_V1_8730A)
#define BITS_QUEUEMACID_Q6_V1_8730A (BIT_MASK_QUEUEMACID_Q6_V1_8730A << BIT_SHIFT_QUEUEMACID_Q6_V1_8730A)
#define BIT_CLEAR_QUEUEMACID_Q6_V1_8730A(x) ((x) & (~BITS_QUEUEMACID_Q6_V1_8730A))
#define BIT_GET_QUEUEMACID_Q6_V1_8730A(x) (((x) >> BIT_SHIFT_QUEUEMACID_Q6_V1_8730A) & BIT_MASK_QUEUEMACID_Q6_V1_8730A)
#define BIT_SET_QUEUEMACID_Q6_V1_8730A(x, v) (BIT_CLEAR_QUEUEMACID_Q6_V1_8730A(x) | BIT_QUEUEMACID_Q6_V1_8730A(v))

#define BIT_SHIFT_QUEUEAC_Q6_V1_8730A 23
#define BIT_MASK_QUEUEAC_Q6_V1_8730A 0x3
#define BIT_QUEUEAC_Q6_V1_8730A(x) (((x) & BIT_MASK_QUEUEAC_Q6_V1_8730A) << BIT_SHIFT_QUEUEAC_Q6_V1_8730A)
#define BITS_QUEUEAC_Q6_V1_8730A (BIT_MASK_QUEUEAC_Q6_V1_8730A << BIT_SHIFT_QUEUEAC_Q6_V1_8730A)
#define BIT_CLEAR_QUEUEAC_Q6_V1_8730A(x) ((x) & (~BITS_QUEUEAC_Q6_V1_8730A))
#define BIT_GET_QUEUEAC_Q6_V1_8730A(x) (((x) >> BIT_SHIFT_QUEUEAC_Q6_V1_8730A) & BIT_MASK_QUEUEAC_Q6_V1_8730A)
#define BIT_SET_QUEUEAC_Q6_V1_8730A(x, v) (BIT_CLEAR_QUEUEAC_Q6_V1_8730A(x) | BIT_QUEUEAC_Q6_V1_8730A(v))

#define BIT_SHIFT_TAIL_PKT_Q6_V1_8730A 15
#define BIT_MASK_TAIL_PKT_Q6_V1_8730A 0xff
#define BIT_TAIL_PKT_Q6_V1_8730A(x) (((x) & BIT_MASK_TAIL_PKT_Q6_V1_8730A) << BIT_SHIFT_TAIL_PKT_Q6_V1_8730A)
#define BITS_TAIL_PKT_Q6_V1_8730A (BIT_MASK_TAIL_PKT_Q6_V1_8730A << BIT_SHIFT_TAIL_PKT_Q6_V1_8730A)
#define BIT_CLEAR_TAIL_PKT_Q6_V1_8730A(x) ((x) & (~BITS_TAIL_PKT_Q6_V1_8730A))
#define BIT_GET_TAIL_PKT_Q6_V1_8730A(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q6_V1_8730A) & BIT_MASK_TAIL_PKT_Q6_V1_8730A)
#define BIT_SET_TAIL_PKT_Q6_V1_8730A(x, v) (BIT_CLEAR_TAIL_PKT_Q6_V1_8730A(x) | BIT_TAIL_PKT_Q6_V1_8730A(v))

#define BIT_SHIFT_PKT_NUM_Q6_V1_8730A 8
#define BIT_MASK_PKT_NUM_Q6_V1_8730A 0x7f
#define BIT_PKT_NUM_Q6_V1_8730A(x) (((x) & BIT_MASK_PKT_NUM_Q6_V1_8730A) << BIT_SHIFT_PKT_NUM_Q6_V1_8730A)
#define BITS_PKT_NUM_Q6_V1_8730A (BIT_MASK_PKT_NUM_Q6_V1_8730A << BIT_SHIFT_PKT_NUM_Q6_V1_8730A)
#define BIT_CLEAR_PKT_NUM_Q6_V1_8730A(x) ((x) & (~BITS_PKT_NUM_Q6_V1_8730A))
#define BIT_GET_PKT_NUM_Q6_V1_8730A(x) (((x) >> BIT_SHIFT_PKT_NUM_Q6_V1_8730A) & BIT_MASK_PKT_NUM_Q6_V1_8730A)
#define BIT_SET_PKT_NUM_Q6_V1_8730A(x, v) (BIT_CLEAR_PKT_NUM_Q6_V1_8730A(x) | BIT_PKT_NUM_Q6_V1_8730A(v))

#define BIT_SHIFT_HEAD_PKT_Q6_8730A 0
#define BIT_MASK_HEAD_PKT_Q6_8730A 0xff
#define BIT_HEAD_PKT_Q6_8730A(x) (((x) & BIT_MASK_HEAD_PKT_Q6_8730A) << BIT_SHIFT_HEAD_PKT_Q6_8730A)
#define BITS_HEAD_PKT_Q6_8730A (BIT_MASK_HEAD_PKT_Q6_8730A << BIT_SHIFT_HEAD_PKT_Q6_8730A)
#define BIT_CLEAR_HEAD_PKT_Q6_8730A(x) ((x) & (~BITS_HEAD_PKT_Q6_8730A))
#define BIT_GET_HEAD_PKT_Q6_8730A(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q6_8730A) & BIT_MASK_HEAD_PKT_Q6_8730A)
#define BIT_SET_HEAD_PKT_Q6_8730A(x, v) (BIT_CLEAR_HEAD_PKT_Q6_8730A(x) | BIT_HEAD_PKT_Q6_8730A(v))

/* 2 REG_Q7_INFO_8730A */

#define BIT_SHIFT_QUEUEMACID_Q7_V1_8730A 25
#define BIT_MASK_QUEUEMACID_Q7_V1_8730A 0x7f
#define BIT_QUEUEMACID_Q7_V1_8730A(x) (((x) & BIT_MASK_QUEUEMACID_Q7_V1_8730A) << BIT_SHIFT_QUEUEMACID_Q7_V1_8730A)
#define BITS_QUEUEMACID_Q7_V1_8730A (BIT_MASK_QUEUEMACID_Q7_V1_8730A << BIT_SHIFT_QUEUEMACID_Q7_V1_8730A)
#define BIT_CLEAR_QUEUEMACID_Q7_V1_8730A(x) ((x) & (~BITS_QUEUEMACID_Q7_V1_8730A))
#define BIT_GET_QUEUEMACID_Q7_V1_8730A(x) (((x) >> BIT_SHIFT_QUEUEMACID_Q7_V1_8730A) & BIT_MASK_QUEUEMACID_Q7_V1_8730A)
#define BIT_SET_QUEUEMACID_Q7_V1_8730A(x, v) (BIT_CLEAR_QUEUEMACID_Q7_V1_8730A(x) | BIT_QUEUEMACID_Q7_V1_8730A(v))

#define BIT_SHIFT_QUEUEAC_Q7_V1_8730A 23
#define BIT_MASK_QUEUEAC_Q7_V1_8730A 0x3
#define BIT_QUEUEAC_Q7_V1_8730A(x) (((x) & BIT_MASK_QUEUEAC_Q7_V1_8730A) << BIT_SHIFT_QUEUEAC_Q7_V1_8730A)
#define BITS_QUEUEAC_Q7_V1_8730A (BIT_MASK_QUEUEAC_Q7_V1_8730A << BIT_SHIFT_QUEUEAC_Q7_V1_8730A)
#define BIT_CLEAR_QUEUEAC_Q7_V1_8730A(x) ((x) & (~BITS_QUEUEAC_Q7_V1_8730A))
#define BIT_GET_QUEUEAC_Q7_V1_8730A(x) (((x) >> BIT_SHIFT_QUEUEAC_Q7_V1_8730A) & BIT_MASK_QUEUEAC_Q7_V1_8730A)
#define BIT_SET_QUEUEAC_Q7_V1_8730A(x, v) (BIT_CLEAR_QUEUEAC_Q7_V1_8730A(x) | BIT_QUEUEAC_Q7_V1_8730A(v))

#define BIT_SHIFT_TAIL_PKT_Q7_V1_8730A 15
#define BIT_MASK_TAIL_PKT_Q7_V1_8730A 0xff
#define BIT_TAIL_PKT_Q7_V1_8730A(x) (((x) & BIT_MASK_TAIL_PKT_Q7_V1_8730A) << BIT_SHIFT_TAIL_PKT_Q7_V1_8730A)
#define BITS_TAIL_PKT_Q7_V1_8730A (BIT_MASK_TAIL_PKT_Q7_V1_8730A << BIT_SHIFT_TAIL_PKT_Q7_V1_8730A)
#define BIT_CLEAR_TAIL_PKT_Q7_V1_8730A(x) ((x) & (~BITS_TAIL_PKT_Q7_V1_8730A))
#define BIT_GET_TAIL_PKT_Q7_V1_8730A(x) (((x) >> BIT_SHIFT_TAIL_PKT_Q7_V1_8730A) & BIT_MASK_TAIL_PKT_Q7_V1_8730A)
#define BIT_SET_TAIL_PKT_Q7_V1_8730A(x, v) (BIT_CLEAR_TAIL_PKT_Q7_V1_8730A(x) | BIT_TAIL_PKT_Q7_V1_8730A(v))

#define BIT_SHIFT_PKT_NUM_Q7_V1_8730A 8
#define BIT_MASK_PKT_NUM_Q7_V1_8730A 0x7f
#define BIT_PKT_NUM_Q7_V1_8730A(x) (((x) & BIT_MASK_PKT_NUM_Q7_V1_8730A) << BIT_SHIFT_PKT_NUM_Q7_V1_8730A)
#define BITS_PKT_NUM_Q7_V1_8730A (BIT_MASK_PKT_NUM_Q7_V1_8730A << BIT_SHIFT_PKT_NUM_Q7_V1_8730A)
#define BIT_CLEAR_PKT_NUM_Q7_V1_8730A(x) ((x) & (~BITS_PKT_NUM_Q7_V1_8730A))
#define BIT_GET_PKT_NUM_Q7_V1_8730A(x) (((x) >> BIT_SHIFT_PKT_NUM_Q7_V1_8730A) & BIT_MASK_PKT_NUM_Q7_V1_8730A)
#define BIT_SET_PKT_NUM_Q7_V1_8730A(x, v) (BIT_CLEAR_PKT_NUM_Q7_V1_8730A(x) | BIT_PKT_NUM_Q7_V1_8730A(v))

#define BIT_SHIFT_HEAD_PKT_Q7_8730A 0
#define BIT_MASK_HEAD_PKT_Q7_8730A 0xff
#define BIT_HEAD_PKT_Q7_8730A(x) (((x) & BIT_MASK_HEAD_PKT_Q7_8730A) << BIT_SHIFT_HEAD_PKT_Q7_8730A)
#define BITS_HEAD_PKT_Q7_8730A (BIT_MASK_HEAD_PKT_Q7_8730A << BIT_SHIFT_HEAD_PKT_Q7_8730A)
#define BIT_CLEAR_HEAD_PKT_Q7_8730A(x) ((x) & (~BITS_HEAD_PKT_Q7_8730A))
#define BIT_GET_HEAD_PKT_Q7_8730A(x) (((x) >> BIT_SHIFT_HEAD_PKT_Q7_8730A) & BIT_MASK_HEAD_PKT_Q7_8730A)
#define BIT_SET_HEAD_PKT_Q7_8730A(x, v) (BIT_CLEAR_HEAD_PKT_Q7_8730A(x) | BIT_HEAD_PKT_Q7_8730A(v))

/* 2 REG_GCLK_CFG_8730A */
#define BIT_CLR_TXRPT_RW_PTR_8730A BIT(2)
#define BIT_EN_QUEUE_RPT_B8_8730A BIT(1)
#define BIT_EN_PTCL_GCLK_8730A BIT(0)

/* 2 REG_TXRPT_CTRL_8730A */

#define BIT_SHIFT_AMPDU_TXRPT_TIME_THRS_8730A 24
#define BIT_MASK_AMPDU_TXRPT_TIME_THRS_8730A 0xff
#define BIT_AMPDU_TXRPT_TIME_THRS_8730A(x) (((x) & BIT_MASK_AMPDU_TXRPT_TIME_THRS_8730A) << BIT_SHIFT_AMPDU_TXRPT_TIME_THRS_8730A)
#define BITS_AMPDU_TXRPT_TIME_THRS_8730A (BIT_MASK_AMPDU_TXRPT_TIME_THRS_8730A << BIT_SHIFT_AMPDU_TXRPT_TIME_THRS_8730A)
#define BIT_CLEAR_AMPDU_TXRPT_TIME_THRS_8730A(x) ((x) & (~BITS_AMPDU_TXRPT_TIME_THRS_8730A))
#define BIT_GET_AMPDU_TXRPT_TIME_THRS_8730A(x) (((x) >> BIT_SHIFT_AMPDU_TXRPT_TIME_THRS_8730A) & BIT_MASK_AMPDU_TXRPT_TIME_THRS_8730A)
#define BIT_SET_AMPDU_TXRPT_TIME_THRS_8730A(x, v) (BIT_CLEAR_AMPDU_TXRPT_TIME_THRS_8730A(x) | BIT_AMPDU_TXRPT_TIME_THRS_8730A(v))

#define BIT_SHIFT_AMPDU_TXRPT_LEN_THRS_8730A 16
#define BIT_MASK_AMPDU_TXRPT_LEN_THRS_8730A 0xff
#define BIT_AMPDU_TXRPT_LEN_THRS_8730A(x) (((x) & BIT_MASK_AMPDU_TXRPT_LEN_THRS_8730A) << BIT_SHIFT_AMPDU_TXRPT_LEN_THRS_8730A)
#define BITS_AMPDU_TXRPT_LEN_THRS_8730A (BIT_MASK_AMPDU_TXRPT_LEN_THRS_8730A << BIT_SHIFT_AMPDU_TXRPT_LEN_THRS_8730A)
#define BIT_CLEAR_AMPDU_TXRPT_LEN_THRS_8730A(x) ((x) & (~BITS_AMPDU_TXRPT_LEN_THRS_8730A))
#define BIT_GET_AMPDU_TXRPT_LEN_THRS_8730A(x) (((x) >> BIT_SHIFT_AMPDU_TXRPT_LEN_THRS_8730A) & BIT_MASK_AMPDU_TXRPT_LEN_THRS_8730A)
#define BIT_SET_AMPDU_TXRPT_LEN_THRS_8730A(x, v) (BIT_CLEAR_AMPDU_TXRPT_LEN_THRS_8730A(x) | BIT_AMPDU_TXRPT_LEN_THRS_8730A(v))

#define BIT_SHIFT_AMPDU_TXRPT_R_PTR_8730A 8
#define BIT_MASK_AMPDU_TXRPT_R_PTR_8730A 0xff
#define BIT_AMPDU_TXRPT_R_PTR_8730A(x) (((x) & BIT_MASK_AMPDU_TXRPT_R_PTR_8730A) << BIT_SHIFT_AMPDU_TXRPT_R_PTR_8730A)
#define BITS_AMPDU_TXRPT_R_PTR_8730A (BIT_MASK_AMPDU_TXRPT_R_PTR_8730A << BIT_SHIFT_AMPDU_TXRPT_R_PTR_8730A)
#define BIT_CLEAR_AMPDU_TXRPT_R_PTR_8730A(x) ((x) & (~BITS_AMPDU_TXRPT_R_PTR_8730A))
#define BIT_GET_AMPDU_TXRPT_R_PTR_8730A(x) (((x) >> BIT_SHIFT_AMPDU_TXRPT_R_PTR_8730A) & BIT_MASK_AMPDU_TXRPT_R_PTR_8730A)
#define BIT_SET_AMPDU_TXRPT_R_PTR_8730A(x, v) (BIT_CLEAR_AMPDU_TXRPT_R_PTR_8730A(x) | BIT_AMPDU_TXRPT_R_PTR_8730A(v))

#define BIT_SHIFT_AMPDU_TXRPT_W_PTR_8730A 0
#define BIT_MASK_AMPDU_TXRPT_W_PTR_8730A 0xff
#define BIT_AMPDU_TXRPT_W_PTR_8730A(x) (((x) & BIT_MASK_AMPDU_TXRPT_W_PTR_8730A) << BIT_SHIFT_AMPDU_TXRPT_W_PTR_8730A)
#define BITS_AMPDU_TXRPT_W_PTR_8730A (BIT_MASK_AMPDU_TXRPT_W_PTR_8730A << BIT_SHIFT_AMPDU_TXRPT_W_PTR_8730A)
#define BIT_CLEAR_AMPDU_TXRPT_W_PTR_8730A(x) ((x) & (~BITS_AMPDU_TXRPT_W_PTR_8730A))
#define BIT_GET_AMPDU_TXRPT_W_PTR_8730A(x) (((x) >> BIT_SHIFT_AMPDU_TXRPT_W_PTR_8730A) & BIT_MASK_AMPDU_TXRPT_W_PTR_8730A)
#define BIT_SET_AMPDU_TXRPT_W_PTR_8730A(x, v) (BIT_CLEAR_AMPDU_TXRPT_W_PTR_8730A(x) | BIT_AMPDU_TXRPT_W_PTR_8730A(v))

/* 2 REG_CFEND_RATE_SC_CTRL_8730A */

#define BIT_SHIFT_TXSC_40M_8730A 28
#define BIT_MASK_TXSC_40M_8730A 0xf
#define BIT_TXSC_40M_8730A(x) (((x) & BIT_MASK_TXSC_40M_8730A) << BIT_SHIFT_TXSC_40M_8730A)
#define BITS_TXSC_40M_8730A (BIT_MASK_TXSC_40M_8730A << BIT_SHIFT_TXSC_40M_8730A)
#define BIT_CLEAR_TXSC_40M_8730A(x) ((x) & (~BITS_TXSC_40M_8730A))
#define BIT_GET_TXSC_40M_8730A(x) (((x) >> BIT_SHIFT_TXSC_40M_8730A) & BIT_MASK_TXSC_40M_8730A)
#define BIT_SET_TXSC_40M_8730A(x, v) (BIT_CLEAR_TXSC_40M_8730A(x) | BIT_TXSC_40M_8730A(v))

#define BIT_SHIFT_TXSC_20M_8730A 24
#define BIT_MASK_TXSC_20M_8730A 0xf
#define BIT_TXSC_20M_8730A(x) (((x) & BIT_MASK_TXSC_20M_8730A) << BIT_SHIFT_TXSC_20M_8730A)
#define BITS_TXSC_20M_8730A (BIT_MASK_TXSC_20M_8730A << BIT_SHIFT_TXSC_20M_8730A)
#define BIT_CLEAR_TXSC_20M_8730A(x) ((x) & (~BITS_TXSC_20M_8730A))
#define BIT_GET_TXSC_20M_8730A(x) (((x) >> BIT_SHIFT_TXSC_20M_8730A) & BIT_MASK_TXSC_20M_8730A)
#define BIT_SET_TXSC_20M_8730A(x, v) (BIT_CLEAR_TXSC_20M_8730A(x) | BIT_TXSC_20M_8730A(v))

#define BIT_SHIFT_STBC_CFEND_RATE_8730A 16
#define BIT_MASK_STBC_CFEND_RATE_8730A 0x1f
#define BIT_STBC_CFEND_RATE_8730A(x) (((x) & BIT_MASK_STBC_CFEND_RATE_8730A) << BIT_SHIFT_STBC_CFEND_RATE_8730A)
#define BITS_STBC_CFEND_RATE_8730A (BIT_MASK_STBC_CFEND_RATE_8730A << BIT_SHIFT_STBC_CFEND_RATE_8730A)
#define BIT_CLEAR_STBC_CFEND_RATE_8730A(x) ((x) & (~BITS_STBC_CFEND_RATE_8730A))
#define BIT_GET_STBC_CFEND_RATE_8730A(x) (((x) >> BIT_SHIFT_STBC_CFEND_RATE_8730A) & BIT_MASK_STBC_CFEND_RATE_8730A)
#define BIT_SET_STBC_CFEND_RATE_8730A(x, v) (BIT_CLEAR_STBC_CFEND_RATE_8730A(x) | BIT_STBC_CFEND_RATE_8730A(v))

#define BIT_SHIFT_BASIC_CFEND_RATE_8730A 8
#define BIT_MASK_BASIC_CFEND_RATE_8730A 0x1f
#define BIT_BASIC_CFEND_RATE_8730A(x) (((x) & BIT_MASK_BASIC_CFEND_RATE_8730A) << BIT_SHIFT_BASIC_CFEND_RATE_8730A)
#define BITS_BASIC_CFEND_RATE_8730A (BIT_MASK_BASIC_CFEND_RATE_8730A << BIT_SHIFT_BASIC_CFEND_RATE_8730A)
#define BIT_CLEAR_BASIC_CFEND_RATE_8730A(x) ((x) & (~BITS_BASIC_CFEND_RATE_8730A))
#define BIT_GET_BASIC_CFEND_RATE_8730A(x) (((x) >> BIT_SHIFT_BASIC_CFEND_RATE_8730A) & BIT_MASK_BASIC_CFEND_RATE_8730A)
#define BIT_SET_BASIC_CFEND_RATE_8730A(x, v) (BIT_CLEAR_BASIC_CFEND_RATE_8730A(x) | BIT_BASIC_CFEND_RATE_8730A(v))

#define BIT_LEAG_RTS_BW_DUP_8730A BIT(5)

/* 2 REG_MACID_SLEEP3_8730A */

#define BIT_SHIFT_MACID127_96_PKTSLEEP_8730A 0
#define BIT_MASK_MACID127_96_PKTSLEEP_8730A 0xffffffffL
#define BIT_MACID127_96_PKTSLEEP_8730A(x) (((x) & BIT_MASK_MACID127_96_PKTSLEEP_8730A) << BIT_SHIFT_MACID127_96_PKTSLEEP_8730A)
#define BITS_MACID127_96_PKTSLEEP_8730A (BIT_MASK_MACID127_96_PKTSLEEP_8730A << BIT_SHIFT_MACID127_96_PKTSLEEP_8730A)
#define BIT_CLEAR_MACID127_96_PKTSLEEP_8730A(x) ((x) & (~BITS_MACID127_96_PKTSLEEP_8730A))
#define BIT_GET_MACID127_96_PKTSLEEP_8730A(x) (((x) >> BIT_SHIFT_MACID127_96_PKTSLEEP_8730A) & BIT_MASK_MACID127_96_PKTSLEEP_8730A)
#define BIT_SET_MACID127_96_PKTSLEEP_8730A(x, v) (BIT_CLEAR_MACID127_96_PKTSLEEP_8730A(x) | BIT_MACID127_96_PKTSLEEP_8730A(v))

/* 2 REG_MACID_SLEEP1_8730A */

#define BIT_SHIFT_MACID63_32_PKTSLEEP_8730A 0
#define BIT_MASK_MACID63_32_PKTSLEEP_8730A 0xffffffffL
#define BIT_MACID63_32_PKTSLEEP_8730A(x) (((x) & BIT_MASK_MACID63_32_PKTSLEEP_8730A) << BIT_SHIFT_MACID63_32_PKTSLEEP_8730A)
#define BITS_MACID63_32_PKTSLEEP_8730A (BIT_MASK_MACID63_32_PKTSLEEP_8730A << BIT_SHIFT_MACID63_32_PKTSLEEP_8730A)
#define BIT_CLEAR_MACID63_32_PKTSLEEP_8730A(x) ((x) & (~BITS_MACID63_32_PKTSLEEP_8730A))
#define BIT_GET_MACID63_32_PKTSLEEP_8730A(x) (((x) >> BIT_SHIFT_MACID63_32_PKTSLEEP_8730A) & BIT_MASK_MACID63_32_PKTSLEEP_8730A)
#define BIT_SET_MACID63_32_PKTSLEEP_8730A(x, v) (BIT_CLEAR_MACID63_32_PKTSLEEP_8730A(x) | BIT_MACID63_32_PKTSLEEP_8730A(v))

/* 2 REG_ARFR_L2_8730A */

#define BIT_SHIFT_ADPT_RATE_TABLE_L2_8730A 0
#define BIT_MASK_ADPT_RATE_TABLE_L2_8730A 0xffffffffL
#define BIT_ADPT_RATE_TABLE_L2_8730A(x) (((x) & BIT_MASK_ADPT_RATE_TABLE_L2_8730A) << BIT_SHIFT_ADPT_RATE_TABLE_L2_8730A)
#define BITS_ADPT_RATE_TABLE_L2_8730A (BIT_MASK_ADPT_RATE_TABLE_L2_8730A << BIT_SHIFT_ADPT_RATE_TABLE_L2_8730A)
#define BIT_CLEAR_ADPT_RATE_TABLE_L2_8730A(x) ((x) & (~BITS_ADPT_RATE_TABLE_L2_8730A))
#define BIT_GET_ADPT_RATE_TABLE_L2_8730A(x) (((x) >> BIT_SHIFT_ADPT_RATE_TABLE_L2_8730A) & BIT_MASK_ADPT_RATE_TABLE_L2_8730A)
#define BIT_SET_ADPT_RATE_TABLE_L2_8730A(x, v) (BIT_CLEAR_ADPT_RATE_TABLE_L2_8730A(x) | BIT_ADPT_RATE_TABLE_L2_8730A(v))

/* 2 REG_ARFR_H2_8730A */

#define BIT_SHIFT_ADPT_RATE_TABLE_H2_8730A 0
#define BIT_MASK_ADPT_RATE_TABLE_H2_8730A 0xffffffffL
#define BIT_ADPT_RATE_TABLE_H2_8730A(x) (((x) & BIT_MASK_ADPT_RATE_TABLE_H2_8730A) << BIT_SHIFT_ADPT_RATE_TABLE_H2_8730A)
#define BITS_ADPT_RATE_TABLE_H2_8730A (BIT_MASK_ADPT_RATE_TABLE_H2_8730A << BIT_SHIFT_ADPT_RATE_TABLE_H2_8730A)
#define BIT_CLEAR_ADPT_RATE_TABLE_H2_8730A(x) ((x) & (~BITS_ADPT_RATE_TABLE_H2_8730A))
#define BIT_GET_ADPT_RATE_TABLE_H2_8730A(x) (((x) >> BIT_SHIFT_ADPT_RATE_TABLE_H2_8730A) & BIT_MASK_ADPT_RATE_TABLE_H2_8730A)
#define BIT_SET_ADPT_RATE_TABLE_H2_8730A(x, v) (BIT_CLEAR_ADPT_RATE_TABLE_H2_8730A(x) | BIT_ADPT_RATE_TABLE_H2_8730A(v))

/* 2 REG_ARFR_L3_8730A */

#define BIT_SHIFT_ADPT_RATE_TABLE_L3_8730A 0
#define BIT_MASK_ADPT_RATE_TABLE_L3_8730A 0xffffffffL
#define BIT_ADPT_RATE_TABLE_L3_8730A(x) (((x) & BIT_MASK_ADPT_RATE_TABLE_L3_8730A) << BIT_SHIFT_ADPT_RATE_TABLE_L3_8730A)
#define BITS_ADPT_RATE_TABLE_L3_8730A (BIT_MASK_ADPT_RATE_TABLE_L3_8730A << BIT_SHIFT_ADPT_RATE_TABLE_L3_8730A)
#define BIT_CLEAR_ADPT_RATE_TABLE_L3_8730A(x) ((x) & (~BITS_ADPT_RATE_TABLE_L3_8730A))
#define BIT_GET_ADPT_RATE_TABLE_L3_8730A(x) (((x) >> BIT_SHIFT_ADPT_RATE_TABLE_L3_8730A) & BIT_MASK_ADPT_RATE_TABLE_L3_8730A)
#define BIT_SET_ADPT_RATE_TABLE_L3_8730A(x, v) (BIT_CLEAR_ADPT_RATE_TABLE_L3_8730A(x) | BIT_ADPT_RATE_TABLE_L3_8730A(v))

/* 2 REG_ARFR_H3_8730A */

#define BIT_SHIFT_ADPT_RATE_TABLE_H3_8730A 0
#define BIT_MASK_ADPT_RATE_TABLE_H3_8730A 0xffffffffL
#define BIT_ADPT_RATE_TABLE_H3_8730A(x) (((x) & BIT_MASK_ADPT_RATE_TABLE_H3_8730A) << BIT_SHIFT_ADPT_RATE_TABLE_H3_8730A)
#define BITS_ADPT_RATE_TABLE_H3_8730A (BIT_MASK_ADPT_RATE_TABLE_H3_8730A << BIT_SHIFT_ADPT_RATE_TABLE_H3_8730A)
#define BIT_CLEAR_ADPT_RATE_TABLE_H3_8730A(x) ((x) & (~BITS_ADPT_RATE_TABLE_H3_8730A))
#define BIT_GET_ADPT_RATE_TABLE_H3_8730A(x) (((x) >> BIT_SHIFT_ADPT_RATE_TABLE_H3_8730A) & BIT_MASK_ADPT_RATE_TABLE_H3_8730A)
#define BIT_SET_ADPT_RATE_TABLE_H3_8730A(x, v) (BIT_CLEAR_ADPT_RATE_TABLE_H3_8730A(x) | BIT_ADPT_RATE_TABLE_H3_8730A(v))

/* 2 REG_ARFR_L4_8730A */

#define BIT_SHIFT_ADPT_RATE_TABLE_L4_8730A 0
#define BIT_MASK_ADPT_RATE_TABLE_L4_8730A 0xffffffffL
#define BIT_ADPT_RATE_TABLE_L4_8730A(x) (((x) & BIT_MASK_ADPT_RATE_TABLE_L4_8730A) << BIT_SHIFT_ADPT_RATE_TABLE_L4_8730A)
#define BITS_ADPT_RATE_TABLE_L4_8730A (BIT_MASK_ADPT_RATE_TABLE_L4_8730A << BIT_SHIFT_ADPT_RATE_TABLE_L4_8730A)
#define BIT_CLEAR_ADPT_RATE_TABLE_L4_8730A(x) ((x) & (~BITS_ADPT_RATE_TABLE_L4_8730A))
#define BIT_GET_ADPT_RATE_TABLE_L4_8730A(x) (((x) >> BIT_SHIFT_ADPT_RATE_TABLE_L4_8730A) & BIT_MASK_ADPT_RATE_TABLE_L4_8730A)
#define BIT_SET_ADPT_RATE_TABLE_L4_8730A(x, v) (BIT_CLEAR_ADPT_RATE_TABLE_L4_8730A(x) | BIT_ADPT_RATE_TABLE_L4_8730A(v))

/* 2 REG_ARFR_H4_8730A */

#define BIT_SHIFT_ADPT_RATE_TABLE_H4_8730A 0
#define BIT_MASK_ADPT_RATE_TABLE_H4_8730A 0xffffffffL
#define BIT_ADPT_RATE_TABLE_H4_8730A(x) (((x) & BIT_MASK_ADPT_RATE_TABLE_H4_8730A) << BIT_SHIFT_ADPT_RATE_TABLE_H4_8730A)
#define BITS_ADPT_RATE_TABLE_H4_8730A (BIT_MASK_ADPT_RATE_TABLE_H4_8730A << BIT_SHIFT_ADPT_RATE_TABLE_H4_8730A)
#define BIT_CLEAR_ADPT_RATE_TABLE_H4_8730A(x) ((x) & (~BITS_ADPT_RATE_TABLE_H4_8730A))
#define BIT_GET_ADPT_RATE_TABLE_H4_8730A(x) (((x) >> BIT_SHIFT_ADPT_RATE_TABLE_H4_8730A) & BIT_MASK_ADPT_RATE_TABLE_H4_8730A)
#define BIT_SET_ADPT_RATE_TABLE_H4_8730A(x, v) (BIT_CLEAR_ADPT_RATE_TABLE_H4_8730A(x) | BIT_ADPT_RATE_TABLE_H4_8730A(v))

/* 2 REG_ARFR_L5_8730A */

#define BIT_SHIFT_ADPT_RATE_TABLE_L5_8730A 0
#define BIT_MASK_ADPT_RATE_TABLE_L5_8730A 0xffffffffL
#define BIT_ADPT_RATE_TABLE_L5_8730A(x) (((x) & BIT_MASK_ADPT_RATE_TABLE_L5_8730A) << BIT_SHIFT_ADPT_RATE_TABLE_L5_8730A)
#define BITS_ADPT_RATE_TABLE_L5_8730A (BIT_MASK_ADPT_RATE_TABLE_L5_8730A << BIT_SHIFT_ADPT_RATE_TABLE_L5_8730A)
#define BIT_CLEAR_ADPT_RATE_TABLE_L5_8730A(x) ((x) & (~BITS_ADPT_RATE_TABLE_L5_8730A))
#define BIT_GET_ADPT_RATE_TABLE_L5_8730A(x) (((x) >> BIT_SHIFT_ADPT_RATE_TABLE_L5_8730A) & BIT_MASK_ADPT_RATE_TABLE_L5_8730A)
#define BIT_SET_ADPT_RATE_TABLE_L5_8730A(x, v) (BIT_CLEAR_ADPT_RATE_TABLE_L5_8730A(x) | BIT_ADPT_RATE_TABLE_L5_8730A(v))

/* 2 REG_ARFR_H5_8730A */

#define BIT_SHIFT_ADPT_RATE_TABLE_H5_8730A 0
#define BIT_MASK_ADPT_RATE_TABLE_H5_8730A 0xffffffffL
#define BIT_ADPT_RATE_TABLE_H5_8730A(x) (((x) & BIT_MASK_ADPT_RATE_TABLE_H5_8730A) << BIT_SHIFT_ADPT_RATE_TABLE_H5_8730A)
#define BITS_ADPT_RATE_TABLE_H5_8730A (BIT_MASK_ADPT_RATE_TABLE_H5_8730A << BIT_SHIFT_ADPT_RATE_TABLE_H5_8730A)
#define BIT_CLEAR_ADPT_RATE_TABLE_H5_8730A(x) ((x) & (~BITS_ADPT_RATE_TABLE_H5_8730A))
#define BIT_GET_ADPT_RATE_TABLE_H5_8730A(x) (((x) >> BIT_SHIFT_ADPT_RATE_TABLE_H5_8730A) & BIT_MASK_ADPT_RATE_TABLE_H5_8730A)
#define BIT_SET_ADPT_RATE_TABLE_H5_8730A(x, v) (BIT_CLEAR_ADPT_RATE_TABLE_H5_8730A(x) | BIT_ADPT_RATE_TABLE_H5_8730A(v))

/* 2 REG_TXRPT_START_OFFSET_8730A */
#define BIT_RPTFIFO_1K_8730A BIT(16)

#define BIT_SHIFT_MACID_CTRL_OFFSET_8730A 8
#define BIT_MASK_MACID_CTRL_OFFSET_8730A 0xff
#define BIT_MACID_CTRL_OFFSET_8730A(x) (((x) & BIT_MASK_MACID_CTRL_OFFSET_8730A) << BIT_SHIFT_MACID_CTRL_OFFSET_8730A)
#define BITS_MACID_CTRL_OFFSET_8730A (BIT_MASK_MACID_CTRL_OFFSET_8730A << BIT_SHIFT_MACID_CTRL_OFFSET_8730A)
#define BIT_CLEAR_MACID_CTRL_OFFSET_8730A(x) ((x) & (~BITS_MACID_CTRL_OFFSET_8730A))
#define BIT_GET_MACID_CTRL_OFFSET_8730A(x) (((x) >> BIT_SHIFT_MACID_CTRL_OFFSET_8730A) & BIT_MASK_MACID_CTRL_OFFSET_8730A)
#define BIT_SET_MACID_CTRL_OFFSET_8730A(x, v) (BIT_CLEAR_MACID_CTRL_OFFSET_8730A(x) | BIT_MACID_CTRL_OFFSET_8730A(v))

#define BIT_SHIFT_AMPDU_TXRPT_OFFSET_8730A 0
#define BIT_MASK_AMPDU_TXRPT_OFFSET_8730A 0xff
#define BIT_AMPDU_TXRPT_OFFSET_8730A(x) (((x) & BIT_MASK_AMPDU_TXRPT_OFFSET_8730A) << BIT_SHIFT_AMPDU_TXRPT_OFFSET_8730A)
#define BITS_AMPDU_TXRPT_OFFSET_8730A (BIT_MASK_AMPDU_TXRPT_OFFSET_8730A << BIT_SHIFT_AMPDU_TXRPT_OFFSET_8730A)
#define BIT_CLEAR_AMPDU_TXRPT_OFFSET_8730A(x) ((x) & (~BITS_AMPDU_TXRPT_OFFSET_8730A))
#define BIT_GET_AMPDU_TXRPT_OFFSET_8730A(x) (((x) >> BIT_SHIFT_AMPDU_TXRPT_OFFSET_8730A) & BIT_MASK_AMPDU_TXRPT_OFFSET_8730A)
#define BIT_SET_AMPDU_TXRPT_OFFSET_8730A(x, v) (BIT_CLEAR_AMPDU_TXRPT_OFFSET_8730A(x) | BIT_AMPDU_TXRPT_OFFSET_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_POWER_STAGE1_8730A */
#define BIT_PTA_WL_PRI_MASK_CPU_MGQ_8730A BIT(31)
#define BIT_PTA_WL_PRI_MASK_BCNQ_8730A BIT(30)
#define BIT_PTA_WL_PRI_MASK_HIQ_8730A BIT(29)
#define BIT_PTA_WL_PRI_MASK_MGQ_8730A BIT(28)
#define BIT_PTA_WL_PRI_MASK_BK_8730A BIT(27)
#define BIT_PTA_WL_PRI_MASK_BE_8730A BIT(26)
#define BIT_PTA_WL_PRI_MASK_VI_8730A BIT(25)
#define BIT_PTA_WL_PRI_MASK_VO_8730A BIT(24)

#define BIT_SHIFT_POWER_STAGE1_8730A 0
#define BIT_MASK_POWER_STAGE1_8730A 0xffffff
#define BIT_POWER_STAGE1_8730A(x) (((x) & BIT_MASK_POWER_STAGE1_8730A) << BIT_SHIFT_POWER_STAGE1_8730A)
#define BITS_POWER_STAGE1_8730A (BIT_MASK_POWER_STAGE1_8730A << BIT_SHIFT_POWER_STAGE1_8730A)
#define BIT_CLEAR_POWER_STAGE1_8730A(x) ((x) & (~BITS_POWER_STAGE1_8730A))
#define BIT_GET_POWER_STAGE1_8730A(x) (((x) >> BIT_SHIFT_POWER_STAGE1_8730A) & BIT_MASK_POWER_STAGE1_8730A)
#define BIT_SET_POWER_STAGE1_8730A(x, v) (BIT_CLEAR_POWER_STAGE1_8730A(x) | BIT_POWER_STAGE1_8730A(v))

/* 2 REG_POWER_STAGE2_8730A */
#define BIT_PTA_WL_PRI_MASK_EVT_8730A BIT(25)
#define BIT_CTRL_PKT_PWR_ADJ_EN_8730A BIT(24)

#define BIT_SHIFT_POWER_STAGE2_8730A 0
#define BIT_MASK_POWER_STAGE2_8730A 0xffffff
#define BIT_POWER_STAGE2_8730A(x) (((x) & BIT_MASK_POWER_STAGE2_8730A) << BIT_SHIFT_POWER_STAGE2_8730A)
#define BITS_POWER_STAGE2_8730A (BIT_MASK_POWER_STAGE2_8730A << BIT_SHIFT_POWER_STAGE2_8730A)
#define BIT_CLEAR_POWER_STAGE2_8730A(x) ((x) & (~BITS_POWER_STAGE2_8730A))
#define BIT_GET_POWER_STAGE2_8730A(x) (((x) >> BIT_SHIFT_POWER_STAGE2_8730A) & BIT_MASK_POWER_STAGE2_8730A)
#define BIT_SET_POWER_STAGE2_8730A(x, v) (BIT_CLEAR_POWER_STAGE2_8730A(x) | BIT_POWER_STAGE2_8730A(v))

/* 2 REG_SW_AMPDU_BURST_MODE_CTRL_8730A */

#define BIT_SHIFT_EVTQ_HEAD_8730A 24
#define BIT_MASK_EVTQ_HEAD_8730A 0xff
#define BIT_EVTQ_HEAD_8730A(x) (((x) & BIT_MASK_EVTQ_HEAD_8730A) << BIT_SHIFT_EVTQ_HEAD_8730A)
#define BITS_EVTQ_HEAD_8730A (BIT_MASK_EVTQ_HEAD_8730A << BIT_SHIFT_EVTQ_HEAD_8730A)
#define BIT_CLEAR_EVTQ_HEAD_8730A(x) ((x) & (~BITS_EVTQ_HEAD_8730A))
#define BIT_GET_EVTQ_HEAD_8730A(x) (((x) >> BIT_SHIFT_EVTQ_HEAD_8730A) & BIT_MASK_EVTQ_HEAD_8730A)
#define BIT_SET_EVTQ_HEAD_8730A(x, v) (BIT_CLEAR_EVTQ_HEAD_8730A(x) | BIT_EVTQ_HEAD_8730A(v))

#define BIT_SHIFT_DMA_THIS_QUEUE_8730A 20
#define BIT_MASK_DMA_THIS_QUEUE_8730A 0xf
#define BIT_DMA_THIS_QUEUE_8730A(x) (((x) & BIT_MASK_DMA_THIS_QUEUE_8730A) << BIT_SHIFT_DMA_THIS_QUEUE_8730A)
#define BITS_DMA_THIS_QUEUE_8730A (BIT_MASK_DMA_THIS_QUEUE_8730A << BIT_SHIFT_DMA_THIS_QUEUE_8730A)
#define BIT_CLEAR_DMA_THIS_QUEUE_8730A(x) ((x) & (~BITS_DMA_THIS_QUEUE_8730A))
#define BIT_GET_DMA_THIS_QUEUE_8730A(x) (((x) >> BIT_SHIFT_DMA_THIS_QUEUE_8730A) & BIT_MASK_DMA_THIS_QUEUE_8730A)
#define BIT_SET_DMA_THIS_QUEUE_8730A(x, v) (BIT_CLEAR_DMA_THIS_QUEUE_8730A(x) | BIT_DMA_THIS_QUEUE_8730A(v))

#define BIT_SHIFT_TOTAL_LEN_THRS_8730A 8
#define BIT_MASK_TOTAL_LEN_THRS_8730A 0xfff
#define BIT_TOTAL_LEN_THRS_8730A(x) (((x) & BIT_MASK_TOTAL_LEN_THRS_8730A) << BIT_SHIFT_TOTAL_LEN_THRS_8730A)
#define BITS_TOTAL_LEN_THRS_8730A (BIT_MASK_TOTAL_LEN_THRS_8730A << BIT_SHIFT_TOTAL_LEN_THRS_8730A)
#define BIT_CLEAR_TOTAL_LEN_THRS_8730A(x) ((x) & (~BITS_TOTAL_LEN_THRS_8730A))
#define BIT_GET_TOTAL_LEN_THRS_8730A(x) (((x) >> BIT_SHIFT_TOTAL_LEN_THRS_8730A) & BIT_MASK_TOTAL_LEN_THRS_8730A)
#define BIT_SET_TOTAL_LEN_THRS_8730A(x, v) (BIT_CLEAR_TOTAL_LEN_THRS_8730A(x) | BIT_TOTAL_LEN_THRS_8730A(v))

#define BIT_WEP_PRETX_EN_8730A BIT(7)
#define BIT_PRE_TX_CMD_8730A BIT(6)

#define BIT_SHIFT_NUM_SCL_EN_8730A 4
#define BIT_MASK_NUM_SCL_EN_8730A 0x3
#define BIT_NUM_SCL_EN_8730A(x) (((x) & BIT_MASK_NUM_SCL_EN_8730A) << BIT_SHIFT_NUM_SCL_EN_8730A)
#define BITS_NUM_SCL_EN_8730A (BIT_MASK_NUM_SCL_EN_8730A << BIT_SHIFT_NUM_SCL_EN_8730A)
#define BIT_CLEAR_NUM_SCL_EN_8730A(x) ((x) & (~BITS_NUM_SCL_EN_8730A))
#define BIT_GET_NUM_SCL_EN_8730A(x) (((x) >> BIT_SHIFT_NUM_SCL_EN_8730A) & BIT_MASK_NUM_SCL_EN_8730A)
#define BIT_SET_NUM_SCL_EN_8730A(x, v) (BIT_CLEAR_NUM_SCL_EN_8730A(x) | BIT_NUM_SCL_EN_8730A(v))

#define BIT_BK_EN_8730A BIT(3)
#define BIT_BE_EN_8730A BIT(2)
#define BIT_VI_EN_8730A BIT(1)
#define BIT_VO_EN_8730A BIT(0)

/* 2 REG_PKT_LIFE_TIME_8730A */

#define BIT_SHIFT_PKT_LIFTIME_BEBK_8730A 16
#define BIT_MASK_PKT_LIFTIME_BEBK_8730A 0xffff
#define BIT_PKT_LIFTIME_BEBK_8730A(x) (((x) & BIT_MASK_PKT_LIFTIME_BEBK_8730A) << BIT_SHIFT_PKT_LIFTIME_BEBK_8730A)
#define BITS_PKT_LIFTIME_BEBK_8730A (BIT_MASK_PKT_LIFTIME_BEBK_8730A << BIT_SHIFT_PKT_LIFTIME_BEBK_8730A)
#define BIT_CLEAR_PKT_LIFTIME_BEBK_8730A(x) ((x) & (~BITS_PKT_LIFTIME_BEBK_8730A))
#define BIT_GET_PKT_LIFTIME_BEBK_8730A(x) (((x) >> BIT_SHIFT_PKT_LIFTIME_BEBK_8730A) & BIT_MASK_PKT_LIFTIME_BEBK_8730A)
#define BIT_SET_PKT_LIFTIME_BEBK_8730A(x, v) (BIT_CLEAR_PKT_LIFTIME_BEBK_8730A(x) | BIT_PKT_LIFTIME_BEBK_8730A(v))

#define BIT_SHIFT_PKT_LIFTIME_VOVI_8730A 0
#define BIT_MASK_PKT_LIFTIME_VOVI_8730A 0xffff
#define BIT_PKT_LIFTIME_VOVI_8730A(x) (((x) & BIT_MASK_PKT_LIFTIME_VOVI_8730A) << BIT_SHIFT_PKT_LIFTIME_VOVI_8730A)
#define BITS_PKT_LIFTIME_VOVI_8730A (BIT_MASK_PKT_LIFTIME_VOVI_8730A << BIT_SHIFT_PKT_LIFTIME_VOVI_8730A)
#define BIT_CLEAR_PKT_LIFTIME_VOVI_8730A(x) ((x) & (~BITS_PKT_LIFTIME_VOVI_8730A))
#define BIT_GET_PKT_LIFTIME_VOVI_8730A(x) (((x) >> BIT_SHIFT_PKT_LIFTIME_VOVI_8730A) & BIT_MASK_PKT_LIFTIME_VOVI_8730A)
#define BIT_SET_PKT_LIFTIME_VOVI_8730A(x, v) (BIT_CLEAR_PKT_LIFTIME_VOVI_8730A(x) | BIT_PKT_LIFTIME_VOVI_8730A(v))

/* 2 REG_STBC_SETTING_8730A */

#define BIT_SHIFT_CDEND_TXTIME_H_8730A 8
#define BIT_MASK_CDEND_TXTIME_H_8730A 0x1f
#define BIT_CDEND_TXTIME_H_8730A(x) (((x) & BIT_MASK_CDEND_TXTIME_H_8730A) << BIT_SHIFT_CDEND_TXTIME_H_8730A)
#define BITS_CDEND_TXTIME_H_8730A (BIT_MASK_CDEND_TXTIME_H_8730A << BIT_SHIFT_CDEND_TXTIME_H_8730A)
#define BIT_CLEAR_CDEND_TXTIME_H_8730A(x) ((x) & (~BITS_CDEND_TXTIME_H_8730A))
#define BIT_GET_CDEND_TXTIME_H_8730A(x) (((x) >> BIT_SHIFT_CDEND_TXTIME_H_8730A) & BIT_MASK_CDEND_TXTIME_H_8730A)
#define BIT_SET_CDEND_TXTIME_H_8730A(x, v) (BIT_CLEAR_CDEND_TXTIME_H_8730A(x) | BIT_CDEND_TXTIME_H_8730A(v))

#define BIT_SHIFT_CDEND_TXTIME_L_8730A 4
#define BIT_MASK_CDEND_TXTIME_L_8730A 0xf
#define BIT_CDEND_TXTIME_L_8730A(x) (((x) & BIT_MASK_CDEND_TXTIME_L_8730A) << BIT_SHIFT_CDEND_TXTIME_L_8730A)
#define BITS_CDEND_TXTIME_L_8730A (BIT_MASK_CDEND_TXTIME_L_8730A << BIT_SHIFT_CDEND_TXTIME_L_8730A)
#define BIT_CLEAR_CDEND_TXTIME_L_8730A(x) ((x) & (~BITS_CDEND_TXTIME_L_8730A))
#define BIT_GET_CDEND_TXTIME_L_8730A(x) (((x) >> BIT_SHIFT_CDEND_TXTIME_L_8730A) & BIT_MASK_CDEND_TXTIME_L_8730A)
#define BIT_SET_CDEND_TXTIME_L_8730A(x, v) (BIT_CLEAR_CDEND_TXTIME_L_8730A(x) | BIT_CDEND_TXTIME_L_8730A(v))

#define BIT_SHIFT_NESS_8730A 2
#define BIT_MASK_NESS_8730A 0x3
#define BIT_NESS_8730A(x) (((x) & BIT_MASK_NESS_8730A) << BIT_SHIFT_NESS_8730A)
#define BITS_NESS_8730A (BIT_MASK_NESS_8730A << BIT_SHIFT_NESS_8730A)
#define BIT_CLEAR_NESS_8730A(x) ((x) & (~BITS_NESS_8730A))
#define BIT_GET_NESS_8730A(x) (((x) >> BIT_SHIFT_NESS_8730A) & BIT_MASK_NESS_8730A)
#define BIT_SET_NESS_8730A(x, v) (BIT_CLEAR_NESS_8730A(x) | BIT_NESS_8730A(v))

#define BIT_SHIFT_STBC_CFEND_8730A 0
#define BIT_MASK_STBC_CFEND_8730A 0x3
#define BIT_STBC_CFEND_8730A(x) (((x) & BIT_MASK_STBC_CFEND_8730A) << BIT_SHIFT_STBC_CFEND_8730A)
#define BITS_STBC_CFEND_8730A (BIT_MASK_STBC_CFEND_8730A << BIT_SHIFT_STBC_CFEND_8730A)
#define BIT_CLEAR_STBC_CFEND_8730A(x) ((x) & (~BITS_STBC_CFEND_8730A))
#define BIT_GET_STBC_CFEND_8730A(x) (((x) >> BIT_SHIFT_STBC_CFEND_8730A) & BIT_MASK_STBC_CFEND_8730A)
#define BIT_SET_STBC_CFEND_8730A(x, v) (BIT_CLEAR_STBC_CFEND_8730A(x) | BIT_STBC_CFEND_8730A(v))

/* 2 REG_PTA_CTRL_8730A */
#define BIT_EN_SINGLE_APMDU_8730A BIT(15)
#define BIT_FORCE_RND_PRI_8730A BIT(6)
#define BIT_PTA_EDCCA_EN_8730A BIT(5)
#define BIT_PTA_WL_TX_EN_8730A BIT(4)
#define BIT_R_USE_DATA_BW_8730A BIT(3)
#define BIT_TRI_PKT_STATUS_8730A BIT(2)
#define BIT_TRI_PKT_PKTIN_8730A BIT(1)
#define BIT_ACQ_MODE_SEL_8730A BIT(0)

/* 2 REG_PROT_MODE_CTRL_8730A */

#define BIT_SHIFT_RTS_MAX_AGG_NUM_8730A 24
#define BIT_MASK_RTS_MAX_AGG_NUM_8730A 0x3f
#define BIT_RTS_MAX_AGG_NUM_8730A(x) (((x) & BIT_MASK_RTS_MAX_AGG_NUM_8730A) << BIT_SHIFT_RTS_MAX_AGG_NUM_8730A)
#define BITS_RTS_MAX_AGG_NUM_8730A (BIT_MASK_RTS_MAX_AGG_NUM_8730A << BIT_SHIFT_RTS_MAX_AGG_NUM_8730A)
#define BIT_CLEAR_RTS_MAX_AGG_NUM_8730A(x) ((x) & (~BITS_RTS_MAX_AGG_NUM_8730A))
#define BIT_GET_RTS_MAX_AGG_NUM_8730A(x) (((x) >> BIT_SHIFT_RTS_MAX_AGG_NUM_8730A) & BIT_MASK_RTS_MAX_AGG_NUM_8730A)
#define BIT_SET_RTS_MAX_AGG_NUM_8730A(x, v) (BIT_CLEAR_RTS_MAX_AGG_NUM_8730A(x) | BIT_RTS_MAX_AGG_NUM_8730A(v))

#define BIT_SHIFT_MAX_AGG_NUM_8730A 16
#define BIT_MASK_MAX_AGG_NUM_8730A 0x3f
#define BIT_MAX_AGG_NUM_8730A(x) (((x) & BIT_MASK_MAX_AGG_NUM_8730A) << BIT_SHIFT_MAX_AGG_NUM_8730A)
#define BITS_MAX_AGG_NUM_8730A (BIT_MASK_MAX_AGG_NUM_8730A << BIT_SHIFT_MAX_AGG_NUM_8730A)
#define BIT_CLEAR_MAX_AGG_NUM_8730A(x) ((x) & (~BITS_MAX_AGG_NUM_8730A))
#define BIT_GET_MAX_AGG_NUM_8730A(x) (((x) >> BIT_SHIFT_MAX_AGG_NUM_8730A) & BIT_MASK_MAX_AGG_NUM_8730A)
#define BIT_SET_MAX_AGG_NUM_8730A(x, v) (BIT_CLEAR_MAX_AGG_NUM_8730A(x) | BIT_MAX_AGG_NUM_8730A(v))

#define BIT_SHIFT_RTS_TXTIME_TH_8730A 8
#define BIT_MASK_RTS_TXTIME_TH_8730A 0xff
#define BIT_RTS_TXTIME_TH_8730A(x) (((x) & BIT_MASK_RTS_TXTIME_TH_8730A) << BIT_SHIFT_RTS_TXTIME_TH_8730A)
#define BITS_RTS_TXTIME_TH_8730A (BIT_MASK_RTS_TXTIME_TH_8730A << BIT_SHIFT_RTS_TXTIME_TH_8730A)
#define BIT_CLEAR_RTS_TXTIME_TH_8730A(x) ((x) & (~BITS_RTS_TXTIME_TH_8730A))
#define BIT_GET_RTS_TXTIME_TH_8730A(x) (((x) >> BIT_SHIFT_RTS_TXTIME_TH_8730A) & BIT_MASK_RTS_TXTIME_TH_8730A)
#define BIT_SET_RTS_TXTIME_TH_8730A(x, v) (BIT_CLEAR_RTS_TXTIME_TH_8730A(x) | BIT_RTS_TXTIME_TH_8730A(v))

#define BIT_SHIFT_RTS_LEN_TH_8730A 0
#define BIT_MASK_RTS_LEN_TH_8730A 0xff
#define BIT_RTS_LEN_TH_8730A(x) (((x) & BIT_MASK_RTS_LEN_TH_8730A) << BIT_SHIFT_RTS_LEN_TH_8730A)
#define BITS_RTS_LEN_TH_8730A (BIT_MASK_RTS_LEN_TH_8730A << BIT_SHIFT_RTS_LEN_TH_8730A)
#define BIT_CLEAR_RTS_LEN_TH_8730A(x) ((x) & (~BITS_RTS_LEN_TH_8730A))
#define BIT_GET_RTS_LEN_TH_8730A(x) (((x) >> BIT_SHIFT_RTS_LEN_TH_8730A) & BIT_MASK_RTS_LEN_TH_8730A)
#define BIT_SET_RTS_LEN_TH_8730A(x, v) (BIT_CLEAR_RTS_LEN_TH_8730A(x) | BIT_RTS_LEN_TH_8730A(v))

/* 2 REG_BAR_MODE_CTRL_8730A */

#define BIT_SHIFT_RTY_PKT_LMT_8730A 24
#define BIT_MASK_RTY_PKT_LMT_8730A 0x3f
#define BIT_RTY_PKT_LMT_8730A(x) (((x) & BIT_MASK_RTY_PKT_LMT_8730A) << BIT_SHIFT_RTY_PKT_LMT_8730A)
#define BITS_RTY_PKT_LMT_8730A (BIT_MASK_RTY_PKT_LMT_8730A << BIT_SHIFT_RTY_PKT_LMT_8730A)
#define BIT_CLEAR_RTY_PKT_LMT_8730A(x) ((x) & (~BITS_RTY_PKT_LMT_8730A))
#define BIT_GET_RTY_PKT_LMT_8730A(x) (((x) >> BIT_SHIFT_RTY_PKT_LMT_8730A) & BIT_MASK_RTY_PKT_LMT_8730A)
#define BIT_SET_RTY_PKT_LMT_8730A(x, v) (BIT_CLEAR_RTY_PKT_LMT_8730A(x) | BIT_RTY_PKT_LMT_8730A(v))

#define BIT_SHIFT_BAR_RTY_LMT_8730A 16
#define BIT_MASK_BAR_RTY_LMT_8730A 0x3
#define BIT_BAR_RTY_LMT_8730A(x) (((x) & BIT_MASK_BAR_RTY_LMT_8730A) << BIT_SHIFT_BAR_RTY_LMT_8730A)
#define BITS_BAR_RTY_LMT_8730A (BIT_MASK_BAR_RTY_LMT_8730A << BIT_SHIFT_BAR_RTY_LMT_8730A)
#define BIT_CLEAR_BAR_RTY_LMT_8730A(x) ((x) & (~BITS_BAR_RTY_LMT_8730A))
#define BIT_GET_BAR_RTY_LMT_8730A(x) (((x) >> BIT_SHIFT_BAR_RTY_LMT_8730A) & BIT_MASK_BAR_RTY_LMT_8730A)
#define BIT_SET_BAR_RTY_LMT_8730A(x, v) (BIT_CLEAR_BAR_RTY_LMT_8730A(x) | BIT_BAR_RTY_LMT_8730A(v))

#define BIT_SHIFT_BAR_PKTTIME_THRS_8730A 8
#define BIT_MASK_BAR_PKTTIME_THRS_8730A 0xff
#define BIT_BAR_PKTTIME_THRS_8730A(x) (((x) & BIT_MASK_BAR_PKTTIME_THRS_8730A) << BIT_SHIFT_BAR_PKTTIME_THRS_8730A)
#define BITS_BAR_PKTTIME_THRS_8730A (BIT_MASK_BAR_PKTTIME_THRS_8730A << BIT_SHIFT_BAR_PKTTIME_THRS_8730A)
#define BIT_CLEAR_BAR_PKTTIME_THRS_8730A(x) ((x) & (~BITS_BAR_PKTTIME_THRS_8730A))
#define BIT_GET_BAR_PKTTIME_THRS_8730A(x) (((x) >> BIT_SHIFT_BAR_PKTTIME_THRS_8730A) & BIT_MASK_BAR_PKTTIME_THRS_8730A)
#define BIT_SET_BAR_PKTTIME_THRS_8730A(x, v) (BIT_CLEAR_BAR_PKTTIME_THRS_8730A(x) | BIT_BAR_PKTTIME_THRS_8730A(v))

#define BIT_SHIFT_BAR_PKTNUM_TH_V1_8730A 0
#define BIT_MASK_BAR_PKTNUM_TH_V1_8730A 0x7f
#define BIT_BAR_PKTNUM_TH_V1_8730A(x) (((x) & BIT_MASK_BAR_PKTNUM_TH_V1_8730A) << BIT_SHIFT_BAR_PKTNUM_TH_V1_8730A)
#define BITS_BAR_PKTNUM_TH_V1_8730A (BIT_MASK_BAR_PKTNUM_TH_V1_8730A << BIT_SHIFT_BAR_PKTNUM_TH_V1_8730A)
#define BIT_CLEAR_BAR_PKTNUM_TH_V1_8730A(x) ((x) & (~BITS_BAR_PKTNUM_TH_V1_8730A))
#define BIT_GET_BAR_PKTNUM_TH_V1_8730A(x) (((x) >> BIT_SHIFT_BAR_PKTNUM_TH_V1_8730A) & BIT_MASK_BAR_PKTNUM_TH_V1_8730A)
#define BIT_SET_BAR_PKTNUM_TH_V1_8730A(x, v) (BIT_CLEAR_BAR_PKTNUM_TH_V1_8730A(x) | BIT_BAR_PKTNUM_TH_V1_8730A(v))

/* 2 REG_MACID_SLEEP2_8730A */

#define BIT_SHIFT_MACID95_64PKTSLEEP_8730A 0
#define BIT_MASK_MACID95_64PKTSLEEP_8730A 0xffffffffL
#define BIT_MACID95_64PKTSLEEP_8730A(x) (((x) & BIT_MASK_MACID95_64PKTSLEEP_8730A) << BIT_SHIFT_MACID95_64PKTSLEEP_8730A)
#define BITS_MACID95_64PKTSLEEP_8730A (BIT_MASK_MACID95_64PKTSLEEP_8730A << BIT_SHIFT_MACID95_64PKTSLEEP_8730A)
#define BIT_CLEAR_MACID95_64PKTSLEEP_8730A(x) ((x) & (~BITS_MACID95_64PKTSLEEP_8730A))
#define BIT_GET_MACID95_64PKTSLEEP_8730A(x) (((x) >> BIT_SHIFT_MACID95_64PKTSLEEP_8730A) & BIT_MASK_MACID95_64PKTSLEEP_8730A)
#define BIT_SET_MACID95_64PKTSLEEP_8730A(x, v) (BIT_CLEAR_MACID95_64PKTSLEEP_8730A(x) | BIT_MACID95_64PKTSLEEP_8730A(v))

/* 2 REG_MACID_SLEEP_8730A */

#define BIT_SHIFT_MACID31_0_PKTSLEEP_8730A 0
#define BIT_MASK_MACID31_0_PKTSLEEP_8730A 0xffffffffL
#define BIT_MACID31_0_PKTSLEEP_8730A(x) (((x) & BIT_MASK_MACID31_0_PKTSLEEP_8730A) << BIT_SHIFT_MACID31_0_PKTSLEEP_8730A)
#define BITS_MACID31_0_PKTSLEEP_8730A (BIT_MASK_MACID31_0_PKTSLEEP_8730A << BIT_SHIFT_MACID31_0_PKTSLEEP_8730A)
#define BIT_CLEAR_MACID31_0_PKTSLEEP_8730A(x) ((x) & (~BITS_MACID31_0_PKTSLEEP_8730A))
#define BIT_GET_MACID31_0_PKTSLEEP_8730A(x) (((x) >> BIT_SHIFT_MACID31_0_PKTSLEEP_8730A) & BIT_MASK_MACID31_0_PKTSLEEP_8730A)
#define BIT_SET_MACID31_0_PKTSLEEP_8730A(x, v) (BIT_CLEAR_MACID31_0_PKTSLEEP_8730A(x) | BIT_MACID31_0_PKTSLEEP_8730A(v))

/* 2 REG_HW_SEQ0_1_8730A */

#define BIT_SHIFT_HW_SSN_SEQ1_8730A 16
#define BIT_MASK_HW_SSN_SEQ1_8730A 0xfff
#define BIT_HW_SSN_SEQ1_8730A(x) (((x) & BIT_MASK_HW_SSN_SEQ1_8730A) << BIT_SHIFT_HW_SSN_SEQ1_8730A)
#define BITS_HW_SSN_SEQ1_8730A (BIT_MASK_HW_SSN_SEQ1_8730A << BIT_SHIFT_HW_SSN_SEQ1_8730A)
#define BIT_CLEAR_HW_SSN_SEQ1_8730A(x) ((x) & (~BITS_HW_SSN_SEQ1_8730A))
#define BIT_GET_HW_SSN_SEQ1_8730A(x) (((x) >> BIT_SHIFT_HW_SSN_SEQ1_8730A) & BIT_MASK_HW_SSN_SEQ1_8730A)
#define BIT_SET_HW_SSN_SEQ1_8730A(x, v) (BIT_CLEAR_HW_SSN_SEQ1_8730A(x) | BIT_HW_SSN_SEQ1_8730A(v))

#define BIT_SHIFT_HW_SSN_SEQ0_8730A 0
#define BIT_MASK_HW_SSN_SEQ0_8730A 0xfff
#define BIT_HW_SSN_SEQ0_8730A(x) (((x) & BIT_MASK_HW_SSN_SEQ0_8730A) << BIT_SHIFT_HW_SSN_SEQ0_8730A)
#define BITS_HW_SSN_SEQ0_8730A (BIT_MASK_HW_SSN_SEQ0_8730A << BIT_SHIFT_HW_SSN_SEQ0_8730A)
#define BIT_CLEAR_HW_SSN_SEQ0_8730A(x) ((x) & (~BITS_HW_SSN_SEQ0_8730A))
#define BIT_GET_HW_SSN_SEQ0_8730A(x) (((x) >> BIT_SHIFT_HW_SSN_SEQ0_8730A) & BIT_MASK_HW_SSN_SEQ0_8730A)
#define BIT_SET_HW_SSN_SEQ0_8730A(x, v) (BIT_CLEAR_HW_SSN_SEQ0_8730A(x) | BIT_HW_SSN_SEQ0_8730A(v))

/* 2 REG_HW_SEQ2_3_8730A */

#define BIT_SHIFT_HW_SSN_SEQ3_8730A 16
#define BIT_MASK_HW_SSN_SEQ3_8730A 0xfff
#define BIT_HW_SSN_SEQ3_8730A(x) (((x) & BIT_MASK_HW_SSN_SEQ3_8730A) << BIT_SHIFT_HW_SSN_SEQ3_8730A)
#define BITS_HW_SSN_SEQ3_8730A (BIT_MASK_HW_SSN_SEQ3_8730A << BIT_SHIFT_HW_SSN_SEQ3_8730A)
#define BIT_CLEAR_HW_SSN_SEQ3_8730A(x) ((x) & (~BITS_HW_SSN_SEQ3_8730A))
#define BIT_GET_HW_SSN_SEQ3_8730A(x) (((x) >> BIT_SHIFT_HW_SSN_SEQ3_8730A) & BIT_MASK_HW_SSN_SEQ3_8730A)
#define BIT_SET_HW_SSN_SEQ3_8730A(x, v) (BIT_CLEAR_HW_SSN_SEQ3_8730A(x) | BIT_HW_SSN_SEQ3_8730A(v))

#define BIT_SHIFT_HW_SSN_SEQ2_8730A 0
#define BIT_MASK_HW_SSN_SEQ2_8730A 0xfff
#define BIT_HW_SSN_SEQ2_8730A(x) (((x) & BIT_MASK_HW_SSN_SEQ2_8730A) << BIT_SHIFT_HW_SSN_SEQ2_8730A)
#define BITS_HW_SSN_SEQ2_8730A (BIT_MASK_HW_SSN_SEQ2_8730A << BIT_SHIFT_HW_SSN_SEQ2_8730A)
#define BIT_CLEAR_HW_SSN_SEQ2_8730A(x) ((x) & (~BITS_HW_SSN_SEQ2_8730A))
#define BIT_GET_HW_SSN_SEQ2_8730A(x) (((x) >> BIT_SHIFT_HW_SSN_SEQ2_8730A) & BIT_MASK_HW_SSN_SEQ2_8730A)
#define BIT_SET_HW_SSN_SEQ2_8730A(x, v) (BIT_CLEAR_HW_SSN_SEQ2_8730A(x) | BIT_HW_SSN_SEQ2_8730A(v))

/* 2 REG_NULL_PKT_STATUS_8730A */
#define BIT_RD_FTMT2R_ERR_8730A BIT(15)
#define BIT_CLI3_TX_NULL_1_8730A BIT(9)
#define BIT_CLI3_TX_NULL_0_8730A BIT(8)
#define BIT_CLI2_TX_NULL_1_8730A BIT(7)
#define BIT_CLI2_TX_NULL_0_8730A BIT(6)
#define BIT_CLI1_TX_NULL_1_8730A BIT(5)
#define BIT_CLI1_TX_NULL_0_8730A BIT(4)
#define BIT_CLI0_TX_NULL_1_8730A BIT(3)
#define BIT_CLI0_TX_NULL_0_8730A BIT(2)
#define BIT_TX_NULL_1_8730A BIT(1)
#define BIT_TX_NULL_0_8730A BIT(0)

/* 2 REG_PTCL_ERR_STATUS_8730A */

#define BIT_SHIFT_PTCL_TOTAL_PG0_7_8730A 8
#define BIT_MASK_PTCL_TOTAL_PG0_7_8730A 0xff
#define BIT_PTCL_TOTAL_PG0_7_8730A(x) (((x) & BIT_MASK_PTCL_TOTAL_PG0_7_8730A) << BIT_SHIFT_PTCL_TOTAL_PG0_7_8730A)
#define BITS_PTCL_TOTAL_PG0_7_8730A (BIT_MASK_PTCL_TOTAL_PG0_7_8730A << BIT_SHIFT_PTCL_TOTAL_PG0_7_8730A)
#define BIT_CLEAR_PTCL_TOTAL_PG0_7_8730A(x) ((x) & (~BITS_PTCL_TOTAL_PG0_7_8730A))
#define BIT_GET_PTCL_TOTAL_PG0_7_8730A(x) (((x) >> BIT_SHIFT_PTCL_TOTAL_PG0_7_8730A) & BIT_MASK_PTCL_TOTAL_PG0_7_8730A)
#define BIT_SET_PTCL_TOTAL_PG0_7_8730A(x, v) (BIT_CLEAR_PTCL_TOTAL_PG0_7_8730A(x) | BIT_PTCL_TOTAL_PG0_7_8730A(v))

#define BIT_PTCL_TOTAL_PG_8_8730A BIT(7)
#define BIT_PTCL_RATE_TABLE_INVALID_8730A BIT(6)
#define BIT_RD_TXHANG_ERR_8730A BIT(5)
#define BIT_RD_STATUS_ERR_8730A BIT(4)
#define BIT_RD_CTN_ERR_8730A BIT(3)

#define BIT_SHIFT_RD_PKTIN_ERR_8730A 0
#define BIT_MASK_RD_PKTIN_ERR_8730A 0x7
#define BIT_RD_PKTIN_ERR_8730A(x) (((x) & BIT_MASK_RD_PKTIN_ERR_8730A) << BIT_SHIFT_RD_PKTIN_ERR_8730A)
#define BITS_RD_PKTIN_ERR_8730A (BIT_MASK_RD_PKTIN_ERR_8730A << BIT_SHIFT_RD_PKTIN_ERR_8730A)
#define BIT_CLEAR_RD_PKTIN_ERR_8730A(x) ((x) & (~BITS_RD_PKTIN_ERR_8730A))
#define BIT_GET_RD_PKTIN_ERR_8730A(x) (((x) >> BIT_SHIFT_RD_PKTIN_ERR_8730A) & BIT_MASK_RD_PKTIN_ERR_8730A)
#define BIT_SET_RD_PKTIN_ERR_8730A(x, v) (BIT_CLEAR_RD_PKTIN_ERR_8730A(x) | BIT_RD_PKTIN_ERR_8730A(v))

/* 2 REG_PRETX_DROP_CTRL_8730A */

#define BIT_SHIFT_COLLI_DETEC_TIME_MAX_8730A 20
#define BIT_MASK_COLLI_DETEC_TIME_MAX_8730A 0xf
#define BIT_COLLI_DETEC_TIME_MAX_8730A(x) (((x) & BIT_MASK_COLLI_DETEC_TIME_MAX_8730A) << BIT_SHIFT_COLLI_DETEC_TIME_MAX_8730A)
#define BITS_COLLI_DETEC_TIME_MAX_8730A (BIT_MASK_COLLI_DETEC_TIME_MAX_8730A << BIT_SHIFT_COLLI_DETEC_TIME_MAX_8730A)
#define BIT_CLEAR_COLLI_DETEC_TIME_MAX_8730A(x) ((x) & (~BITS_COLLI_DETEC_TIME_MAX_8730A))
#define BIT_GET_COLLI_DETEC_TIME_MAX_8730A(x) (((x) >> BIT_SHIFT_COLLI_DETEC_TIME_MAX_8730A) & BIT_MASK_COLLI_DETEC_TIME_MAX_8730A)
#define BIT_SET_COLLI_DETEC_TIME_MAX_8730A(x, v) (BIT_CLEAR_COLLI_DETEC_TIME_MAX_8730A(x) | BIT_COLLI_DETEC_TIME_MAX_8730A(v))

#define BIT_PRETX_AGGR_EN_8730A BIT(19)

#define BIT_SHIFT_PRETX_AGGR_TIME_MAX_8730A 8
#define BIT_MASK_PRETX_AGGR_TIME_MAX_8730A 0x7ff
#define BIT_PRETX_AGGR_TIME_MAX_8730A(x) (((x) & BIT_MASK_PRETX_AGGR_TIME_MAX_8730A) << BIT_SHIFT_PRETX_AGGR_TIME_MAX_8730A)
#define BITS_PRETX_AGGR_TIME_MAX_8730A (BIT_MASK_PRETX_AGGR_TIME_MAX_8730A << BIT_SHIFT_PRETX_AGGR_TIME_MAX_8730A)
#define BIT_CLEAR_PRETX_AGGR_TIME_MAX_8730A(x) ((x) & (~BITS_PRETX_AGGR_TIME_MAX_8730A))
#define BIT_GET_PRETX_AGGR_TIME_MAX_8730A(x) (((x) >> BIT_SHIFT_PRETX_AGGR_TIME_MAX_8730A) & BIT_MASK_PRETX_AGGR_TIME_MAX_8730A)
#define BIT_SET_PRETX_AGGR_TIME_MAX_8730A(x, v) (BIT_CLEAR_PRETX_AGGR_TIME_MAX_8730A(x) | BIT_PRETX_AGGR_TIME_MAX_8730A(v))

#define BIT_HGQ_DEL_EN_8730A BIT(7)
#define BIT_MGQ_DEL_EN_8730A BIT(6)

/* 2 REG_BT_POLLUTE_PKT_CNT_8730A */

#define BIT_SHIFT_BT_POLLUTE_PKT_CNT_8730A 0
#define BIT_MASK_BT_POLLUTE_PKT_CNT_8730A 0xffff
#define BIT_BT_POLLUTE_PKT_CNT_8730A(x) (((x) & BIT_MASK_BT_POLLUTE_PKT_CNT_8730A) << BIT_SHIFT_BT_POLLUTE_PKT_CNT_8730A)
#define BITS_BT_POLLUTE_PKT_CNT_8730A (BIT_MASK_BT_POLLUTE_PKT_CNT_8730A << BIT_SHIFT_BT_POLLUTE_PKT_CNT_8730A)
#define BIT_CLEAR_BT_POLLUTE_PKT_CNT_8730A(x) ((x) & (~BITS_BT_POLLUTE_PKT_CNT_8730A))
#define BIT_GET_BT_POLLUTE_PKT_CNT_8730A(x) (((x) >> BIT_SHIFT_BT_POLLUTE_PKT_CNT_8730A) & BIT_MASK_BT_POLLUTE_PKT_CNT_8730A)
#define BIT_SET_BT_POLLUTE_PKT_CNT_8730A(x, v) (BIT_CLEAR_BT_POLLUTE_PKT_CNT_8730A(x) | BIT_BT_POLLUTE_PKT_CNT_8730A(v))

/* 2 REG_DROP_PKT_NUM_8730A */

#define BIT_SHIFT_LIFE_DROP_NUM_8730A 16
#define BIT_MASK_LIFE_DROP_NUM_8730A 0xffff
#define BIT_LIFE_DROP_NUM_8730A(x) (((x) & BIT_MASK_LIFE_DROP_NUM_8730A) << BIT_SHIFT_LIFE_DROP_NUM_8730A)
#define BITS_LIFE_DROP_NUM_8730A (BIT_MASK_LIFE_DROP_NUM_8730A << BIT_SHIFT_LIFE_DROP_NUM_8730A)
#define BIT_CLEAR_LIFE_DROP_NUM_8730A(x) ((x) & (~BITS_LIFE_DROP_NUM_8730A))
#define BIT_GET_LIFE_DROP_NUM_8730A(x) (((x) >> BIT_SHIFT_LIFE_DROP_NUM_8730A) & BIT_MASK_LIFE_DROP_NUM_8730A)
#define BIT_SET_LIFE_DROP_NUM_8730A(x, v) (BIT_CLEAR_LIFE_DROP_NUM_8730A(x) | BIT_LIFE_DROP_NUM_8730A(v))

#define BIT_SHIFT_DROP_PKT_NUM_8730A 0
#define BIT_MASK_DROP_PKT_NUM_8730A 0xffff
#define BIT_DROP_PKT_NUM_8730A(x) (((x) & BIT_MASK_DROP_PKT_NUM_8730A) << BIT_SHIFT_DROP_PKT_NUM_8730A)
#define BITS_DROP_PKT_NUM_8730A (BIT_MASK_DROP_PKT_NUM_8730A << BIT_SHIFT_DROP_PKT_NUM_8730A)
#define BIT_CLEAR_DROP_PKT_NUM_8730A(x) ((x) & (~BITS_DROP_PKT_NUM_8730A))
#define BIT_GET_DROP_PKT_NUM_8730A(x) (((x) >> BIT_SHIFT_DROP_PKT_NUM_8730A) & BIT_MASK_DROP_PKT_NUM_8730A)
#define BIT_SET_DROP_PKT_NUM_8730A(x, v) (BIT_CLEAR_DROP_PKT_NUM_8730A(x) | BIT_DROP_PKT_NUM_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_CPUMGQ_TIMER_CTRL_8730A */

#define BIT_SHIFT_MGQ_TRI_HEAD_8730A 16
#define BIT_MASK_MGQ_TRI_HEAD_8730A 0xfff
#define BIT_MGQ_TRI_HEAD_8730A(x) (((x) & BIT_MASK_MGQ_TRI_HEAD_8730A) << BIT_SHIFT_MGQ_TRI_HEAD_8730A)
#define BITS_MGQ_TRI_HEAD_8730A (BIT_MASK_MGQ_TRI_HEAD_8730A << BIT_SHIFT_MGQ_TRI_HEAD_8730A)
#define BIT_CLEAR_MGQ_TRI_HEAD_8730A(x) ((x) & (~BITS_MGQ_TRI_HEAD_8730A))
#define BIT_GET_MGQ_TRI_HEAD_8730A(x) (((x) >> BIT_SHIFT_MGQ_TRI_HEAD_8730A) & BIT_MASK_MGQ_TRI_HEAD_8730A)
#define BIT_SET_MGQ_TRI_HEAD_8730A(x, v) (BIT_CLEAR_MGQ_TRI_HEAD_8730A(x) | BIT_MGQ_TRI_HEAD_8730A(v))

#define BIT_CPUMGQ_TRI_LIFETIME_EN_8730A BIT(8)

#define BIT_SHIFT_CPUMGQ_TRI_LIFETIME_8730A 0
#define BIT_MASK_CPUMGQ_TRI_LIFETIME_8730A 0xff
#define BIT_CPUMGQ_TRI_LIFETIME_8730A(x) (((x) & BIT_MASK_CPUMGQ_TRI_LIFETIME_8730A) << BIT_SHIFT_CPUMGQ_TRI_LIFETIME_8730A)
#define BITS_CPUMGQ_TRI_LIFETIME_8730A (BIT_MASK_CPUMGQ_TRI_LIFETIME_8730A << BIT_SHIFT_CPUMGQ_TRI_LIFETIME_8730A)
#define BIT_CLEAR_CPUMGQ_TRI_LIFETIME_8730A(x) ((x) & (~BITS_CPUMGQ_TRI_LIFETIME_8730A))
#define BIT_GET_CPUMGQ_TRI_LIFETIME_8730A(x) (((x) >> BIT_SHIFT_CPUMGQ_TRI_LIFETIME_8730A) & BIT_MASK_CPUMGQ_TRI_LIFETIME_8730A)
#define BIT_SET_CPUMGQ_TRI_LIFETIME_8730A(x, v) (BIT_CLEAR_CPUMGQ_TRI_LIFETIME_8730A(x) | BIT_CPUMGQ_TRI_LIFETIME_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_DUMMY_8730A */

#define BIT_SHIFT_DUMMY_REG_1_8730A 18
#define BIT_MASK_DUMMY_REG_1_8730A 0x3fff
#define BIT_DUMMY_REG_1_8730A(x) (((x) & BIT_MASK_DUMMY_REG_1_8730A) << BIT_SHIFT_DUMMY_REG_1_8730A)
#define BITS_DUMMY_REG_1_8730A (BIT_MASK_DUMMY_REG_1_8730A << BIT_SHIFT_DUMMY_REG_1_8730A)
#define BIT_CLEAR_DUMMY_REG_1_8730A(x) ((x) & (~BITS_DUMMY_REG_1_8730A))
#define BIT_GET_DUMMY_REG_1_8730A(x) (((x) >> BIT_SHIFT_DUMMY_REG_1_8730A) & BIT_MASK_DUMMY_REG_1_8730A)
#define BIT_SET_DUMMY_REG_1_8730A(x, v) (BIT_CLEAR_DUMMY_REG_1_8730A(x) | BIT_DUMMY_REG_1_8730A(v))

#define BIT_EN_BCN_TRXRPT_8730A BIT(17)

#define BIT_SHIFT_DUMMY_REG_0_8730A 0
#define BIT_MASK_DUMMY_REG_0_8730A 0x1ffff
#define BIT_DUMMY_REG_0_8730A(x) (((x) & BIT_MASK_DUMMY_REG_0_8730A) << BIT_SHIFT_DUMMY_REG_0_8730A)
#define BITS_DUMMY_REG_0_8730A (BIT_MASK_DUMMY_REG_0_8730A << BIT_SHIFT_DUMMY_REG_0_8730A)
#define BIT_CLEAR_DUMMY_REG_0_8730A(x) ((x) & (~BITS_DUMMY_REG_0_8730A))
#define BIT_GET_DUMMY_REG_0_8730A(x) (((x) >> BIT_SHIFT_DUMMY_REG_0_8730A) & BIT_MASK_DUMMY_REG_0_8730A)
#define BIT_SET_DUMMY_REG_0_8730A(x, v) (BIT_CLEAR_DUMMY_REG_0_8730A(x) | BIT_DUMMY_REG_0_8730A(v))

/* 2 REG_ARFR_L6_8730A */

#define BIT_SHIFT_ADPT_RATE_TABLE_L6_8730A 0
#define BIT_MASK_ADPT_RATE_TABLE_L6_8730A 0xffffffffL
#define BIT_ADPT_RATE_TABLE_L6_8730A(x) (((x) & BIT_MASK_ADPT_RATE_TABLE_L6_8730A) << BIT_SHIFT_ADPT_RATE_TABLE_L6_8730A)
#define BITS_ADPT_RATE_TABLE_L6_8730A (BIT_MASK_ADPT_RATE_TABLE_L6_8730A << BIT_SHIFT_ADPT_RATE_TABLE_L6_8730A)
#define BIT_CLEAR_ADPT_RATE_TABLE_L6_8730A(x) ((x) & (~BITS_ADPT_RATE_TABLE_L6_8730A))
#define BIT_GET_ADPT_RATE_TABLE_L6_8730A(x) (((x) >> BIT_SHIFT_ADPT_RATE_TABLE_L6_8730A) & BIT_MASK_ADPT_RATE_TABLE_L6_8730A)
#define BIT_SET_ADPT_RATE_TABLE_L6_8730A(x, v) (BIT_CLEAR_ADPT_RATE_TABLE_L6_8730A(x) | BIT_ADPT_RATE_TABLE_L6_8730A(v))

/* 2 REG_ARFR_H6_8730A */

#define BIT_SHIFT_ADPT_RATE_TABLE_H6_8730A 0
#define BIT_MASK_ADPT_RATE_TABLE_H6_8730A 0xffffffffL
#define BIT_ADPT_RATE_TABLE_H6_8730A(x) (((x) & BIT_MASK_ADPT_RATE_TABLE_H6_8730A) << BIT_SHIFT_ADPT_RATE_TABLE_H6_8730A)
#define BITS_ADPT_RATE_TABLE_H6_8730A (BIT_MASK_ADPT_RATE_TABLE_H6_8730A << BIT_SHIFT_ADPT_RATE_TABLE_H6_8730A)
#define BIT_CLEAR_ADPT_RATE_TABLE_H6_8730A(x) ((x) & (~BITS_ADPT_RATE_TABLE_H6_8730A))
#define BIT_GET_ADPT_RATE_TABLE_H6_8730A(x) (((x) >> BIT_SHIFT_ADPT_RATE_TABLE_H6_8730A) & BIT_MASK_ADPT_RATE_TABLE_H6_8730A)
#define BIT_SET_ADPT_RATE_TABLE_H6_8730A(x, v) (BIT_CLEAR_ADPT_RATE_TABLE_H6_8730A(x) | BIT_ADPT_RATE_TABLE_H6_8730A(v))

/* 2 REG_ARFR_L7_8730A */

#define BIT_SHIFT_ADPT_RATE_TABLE_L7_8730A 0
#define BIT_MASK_ADPT_RATE_TABLE_L7_8730A 0xffffffffL
#define BIT_ADPT_RATE_TABLE_L7_8730A(x) (((x) & BIT_MASK_ADPT_RATE_TABLE_L7_8730A) << BIT_SHIFT_ADPT_RATE_TABLE_L7_8730A)
#define BITS_ADPT_RATE_TABLE_L7_8730A (BIT_MASK_ADPT_RATE_TABLE_L7_8730A << BIT_SHIFT_ADPT_RATE_TABLE_L7_8730A)
#define BIT_CLEAR_ADPT_RATE_TABLE_L7_8730A(x) ((x) & (~BITS_ADPT_RATE_TABLE_L7_8730A))
#define BIT_GET_ADPT_RATE_TABLE_L7_8730A(x) (((x) >> BIT_SHIFT_ADPT_RATE_TABLE_L7_8730A) & BIT_MASK_ADPT_RATE_TABLE_L7_8730A)
#define BIT_SET_ADPT_RATE_TABLE_L7_8730A(x, v) (BIT_CLEAR_ADPT_RATE_TABLE_L7_8730A(x) | BIT_ADPT_RATE_TABLE_L7_8730A(v))

/* 2 REG_ARFR_H7_8730A */

#define BIT_SHIFT_ADPT_RATE_TABLE_H7_8730A 0
#define BIT_MASK_ADPT_RATE_TABLE_H7_8730A 0xffffffffL
#define BIT_ADPT_RATE_TABLE_H7_8730A(x) (((x) & BIT_MASK_ADPT_RATE_TABLE_H7_8730A) << BIT_SHIFT_ADPT_RATE_TABLE_H7_8730A)
#define BITS_ADPT_RATE_TABLE_H7_8730A (BIT_MASK_ADPT_RATE_TABLE_H7_8730A << BIT_SHIFT_ADPT_RATE_TABLE_H7_8730A)
#define BIT_CLEAR_ADPT_RATE_TABLE_H7_8730A(x) ((x) & (~BITS_ADPT_RATE_TABLE_H7_8730A))
#define BIT_GET_ADPT_RATE_TABLE_H7_8730A(x) (((x) >> BIT_SHIFT_ADPT_RATE_TABLE_H7_8730A) & BIT_MASK_ADPT_RATE_TABLE_H7_8730A)
#define BIT_SET_ADPT_RATE_TABLE_H7_8730A(x, v) (BIT_CLEAR_ADPT_RATE_TABLE_H7_8730A(x) | BIT_ADPT_RATE_TABLE_H7_8730A(v))

/* 2 REG_ARFR_L8_8730A */

#define BIT_SHIFT_ADPT_RATE_TABLE_L8_8730A 0
#define BIT_MASK_ADPT_RATE_TABLE_L8_8730A 0xffffffffL
#define BIT_ADPT_RATE_TABLE_L8_8730A(x) (((x) & BIT_MASK_ADPT_RATE_TABLE_L8_8730A) << BIT_SHIFT_ADPT_RATE_TABLE_L8_8730A)
#define BITS_ADPT_RATE_TABLE_L8_8730A (BIT_MASK_ADPT_RATE_TABLE_L8_8730A << BIT_SHIFT_ADPT_RATE_TABLE_L8_8730A)
#define BIT_CLEAR_ADPT_RATE_TABLE_L8_8730A(x) ((x) & (~BITS_ADPT_RATE_TABLE_L8_8730A))
#define BIT_GET_ADPT_RATE_TABLE_L8_8730A(x) (((x) >> BIT_SHIFT_ADPT_RATE_TABLE_L8_8730A) & BIT_MASK_ADPT_RATE_TABLE_L8_8730A)
#define BIT_SET_ADPT_RATE_TABLE_L8_8730A(x, v) (BIT_CLEAR_ADPT_RATE_TABLE_L8_8730A(x) | BIT_ADPT_RATE_TABLE_L8_8730A(v))

/* 2 REG_ARFR_H8_8730A */

#define BIT_SHIFT_ADPT_RATE_TABLE_H8_8730A 0
#define BIT_MASK_ADPT_RATE_TABLE_H8_8730A 0xffffffffL
#define BIT_ADPT_RATE_TABLE_H8_8730A(x) (((x) & BIT_MASK_ADPT_RATE_TABLE_H8_8730A) << BIT_SHIFT_ADPT_RATE_TABLE_H8_8730A)
#define BITS_ADPT_RATE_TABLE_H8_8730A (BIT_MASK_ADPT_RATE_TABLE_H8_8730A << BIT_SHIFT_ADPT_RATE_TABLE_H8_8730A)
#define BIT_CLEAR_ADPT_RATE_TABLE_H8_8730A(x) ((x) & (~BITS_ADPT_RATE_TABLE_H8_8730A))
#define BIT_GET_ADPT_RATE_TABLE_H8_8730A(x) (((x) >> BIT_SHIFT_ADPT_RATE_TABLE_H8_8730A) & BIT_MASK_ADPT_RATE_TABLE_H8_8730A)
#define BIT_SET_ADPT_RATE_TABLE_H8_8730A(x, v) (BIT_CLEAR_ADPT_RATE_TABLE_H8_8730A(x) | BIT_ADPT_RATE_TABLE_H8_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_AESIV_SETTING_8730A */

#define BIT_SHIFT_AESIV_OFFSET_8730A 0
#define BIT_MASK_AESIV_OFFSET_8730A 0xfff
#define BIT_AESIV_OFFSET_8730A(x) (((x) & BIT_MASK_AESIV_OFFSET_8730A) << BIT_SHIFT_AESIV_OFFSET_8730A)
#define BITS_AESIV_OFFSET_8730A (BIT_MASK_AESIV_OFFSET_8730A << BIT_SHIFT_AESIV_OFFSET_8730A)
#define BIT_CLEAR_AESIV_OFFSET_8730A(x) ((x) & (~BITS_AESIV_OFFSET_8730A))
#define BIT_GET_AESIV_OFFSET_8730A(x) (((x) >> BIT_SHIFT_AESIV_OFFSET_8730A) & BIT_MASK_AESIV_OFFSET_8730A)
#define BIT_SET_AESIV_OFFSET_8730A(x, v) (BIT_CLEAR_AESIV_OFFSET_8730A(x) | BIT_AESIV_OFFSET_8730A(v))

/* 2 REG_BF0_TIME_SETTING_8730A */
#define BIT_BF0_TIMER_SET_8730A BIT(31)
#define BIT_BF0_TIMER_CLR_8730A BIT(30)
#define BIT_EN_BF0_UPDATE_8730A BIT(29)
#define BIT_EN_BF0_TIMER_8730A BIT(28)

#define BIT_SHIFT_BF0_PRETIME_OVER_8730A 16
#define BIT_MASK_BF0_PRETIME_OVER_8730A 0xfff
#define BIT_BF0_PRETIME_OVER_8730A(x) (((x) & BIT_MASK_BF0_PRETIME_OVER_8730A) << BIT_SHIFT_BF0_PRETIME_OVER_8730A)
#define BITS_BF0_PRETIME_OVER_8730A (BIT_MASK_BF0_PRETIME_OVER_8730A << BIT_SHIFT_BF0_PRETIME_OVER_8730A)
#define BIT_CLEAR_BF0_PRETIME_OVER_8730A(x) ((x) & (~BITS_BF0_PRETIME_OVER_8730A))
#define BIT_GET_BF0_PRETIME_OVER_8730A(x) (((x) >> BIT_SHIFT_BF0_PRETIME_OVER_8730A) & BIT_MASK_BF0_PRETIME_OVER_8730A)
#define BIT_SET_BF0_PRETIME_OVER_8730A(x, v) (BIT_CLEAR_BF0_PRETIME_OVER_8730A(x) | BIT_BF0_PRETIME_OVER_8730A(v))

#define BIT_SHIFT_BF0_LIFETIME_8730A 0
#define BIT_MASK_BF0_LIFETIME_8730A 0xffff
#define BIT_BF0_LIFETIME_8730A(x) (((x) & BIT_MASK_BF0_LIFETIME_8730A) << BIT_SHIFT_BF0_LIFETIME_8730A)
#define BITS_BF0_LIFETIME_8730A (BIT_MASK_BF0_LIFETIME_8730A << BIT_SHIFT_BF0_LIFETIME_8730A)
#define BIT_CLEAR_BF0_LIFETIME_8730A(x) ((x) & (~BITS_BF0_LIFETIME_8730A))
#define BIT_GET_BF0_LIFETIME_8730A(x) (((x) >> BIT_SHIFT_BF0_LIFETIME_8730A) & BIT_MASK_BF0_LIFETIME_8730A)
#define BIT_SET_BF0_LIFETIME_8730A(x, v) (BIT_CLEAR_BF0_LIFETIME_8730A(x) | BIT_BF0_LIFETIME_8730A(v))

/* 2 REG_BF1_TIME_SETTING_8730A */
#define BIT_BF1_TIMER_SET_8730A BIT(31)
#define BIT_BF1_TIMER_CLR_8730A BIT(30)
#define BIT_EN_BF1_UPDATE_8730A BIT(29)
#define BIT_EN_BF1_TIMER_8730A BIT(28)

#define BIT_SHIFT_BF1_PRETIME_OVER_8730A 16
#define BIT_MASK_BF1_PRETIME_OVER_8730A 0xfff
#define BIT_BF1_PRETIME_OVER_8730A(x) (((x) & BIT_MASK_BF1_PRETIME_OVER_8730A) << BIT_SHIFT_BF1_PRETIME_OVER_8730A)
#define BITS_BF1_PRETIME_OVER_8730A (BIT_MASK_BF1_PRETIME_OVER_8730A << BIT_SHIFT_BF1_PRETIME_OVER_8730A)
#define BIT_CLEAR_BF1_PRETIME_OVER_8730A(x) ((x) & (~BITS_BF1_PRETIME_OVER_8730A))
#define BIT_GET_BF1_PRETIME_OVER_8730A(x) (((x) >> BIT_SHIFT_BF1_PRETIME_OVER_8730A) & BIT_MASK_BF1_PRETIME_OVER_8730A)
#define BIT_SET_BF1_PRETIME_OVER_8730A(x, v) (BIT_CLEAR_BF1_PRETIME_OVER_8730A(x) | BIT_BF1_PRETIME_OVER_8730A(v))

#define BIT_SHIFT_BF1_LIFETIME_8730A 0
#define BIT_MASK_BF1_LIFETIME_8730A 0xffff
#define BIT_BF1_LIFETIME_8730A(x) (((x) & BIT_MASK_BF1_LIFETIME_8730A) << BIT_SHIFT_BF1_LIFETIME_8730A)
#define BITS_BF1_LIFETIME_8730A (BIT_MASK_BF1_LIFETIME_8730A << BIT_SHIFT_BF1_LIFETIME_8730A)
#define BIT_CLEAR_BF1_LIFETIME_8730A(x) ((x) & (~BITS_BF1_LIFETIME_8730A))
#define BIT_GET_BF1_LIFETIME_8730A(x) (((x) >> BIT_SHIFT_BF1_LIFETIME_8730A) & BIT_MASK_BF1_LIFETIME_8730A)
#define BIT_SET_BF1_LIFETIME_8730A(x, v) (BIT_CLEAR_BF1_LIFETIME_8730A(x) | BIT_BF1_LIFETIME_8730A(v))

/* 2 REG_BF_TIMEOUT_EN_8730A */
#define BIT_EN_VHT_LDPC_8730A BIT(9)
#define BIT_EN_HT_LDPC_8730A BIT(8)
#define BIT_BF1_TIMEOUT_EN_8730A BIT(1)
#define BIT_BF0_TIMEOUT_EN_8730A BIT(0)

/* 2 REG_MACID_RELEASE0_8730A */

#define BIT_SHIFT_MACID31_0_RELEASE_8730A 0
#define BIT_MASK_MACID31_0_RELEASE_8730A 0xffffffffL
#define BIT_MACID31_0_RELEASE_8730A(x) (((x) & BIT_MASK_MACID31_0_RELEASE_8730A) << BIT_SHIFT_MACID31_0_RELEASE_8730A)
#define BITS_MACID31_0_RELEASE_8730A (BIT_MASK_MACID31_0_RELEASE_8730A << BIT_SHIFT_MACID31_0_RELEASE_8730A)
#define BIT_CLEAR_MACID31_0_RELEASE_8730A(x) ((x) & (~BITS_MACID31_0_RELEASE_8730A))
#define BIT_GET_MACID31_0_RELEASE_8730A(x) (((x) >> BIT_SHIFT_MACID31_0_RELEASE_8730A) & BIT_MASK_MACID31_0_RELEASE_8730A)
#define BIT_SET_MACID31_0_RELEASE_8730A(x, v) (BIT_CLEAR_MACID31_0_RELEASE_8730A(x) | BIT_MACID31_0_RELEASE_8730A(v))

/* 2 REG_MACID_RELEASE1_8730A */

#define BIT_SHIFT_MACID63_32_RELEASE_8730A 0
#define BIT_MASK_MACID63_32_RELEASE_8730A 0xffffffffL
#define BIT_MACID63_32_RELEASE_8730A(x) (((x) & BIT_MASK_MACID63_32_RELEASE_8730A) << BIT_SHIFT_MACID63_32_RELEASE_8730A)
#define BITS_MACID63_32_RELEASE_8730A (BIT_MASK_MACID63_32_RELEASE_8730A << BIT_SHIFT_MACID63_32_RELEASE_8730A)
#define BIT_CLEAR_MACID63_32_RELEASE_8730A(x) ((x) & (~BITS_MACID63_32_RELEASE_8730A))
#define BIT_GET_MACID63_32_RELEASE_8730A(x) (((x) >> BIT_SHIFT_MACID63_32_RELEASE_8730A) & BIT_MASK_MACID63_32_RELEASE_8730A)
#define BIT_SET_MACID63_32_RELEASE_8730A(x, v) (BIT_CLEAR_MACID63_32_RELEASE_8730A(x) | BIT_MACID63_32_RELEASE_8730A(v))

/* 2 REG_MACID_RELEASE2_8730A */

#define BIT_SHIFT_MACID95_64_RELEASE_8730A 0
#define BIT_MASK_MACID95_64_RELEASE_8730A 0xffffffffL
#define BIT_MACID95_64_RELEASE_8730A(x) (((x) & BIT_MASK_MACID95_64_RELEASE_8730A) << BIT_SHIFT_MACID95_64_RELEASE_8730A)
#define BITS_MACID95_64_RELEASE_8730A (BIT_MASK_MACID95_64_RELEASE_8730A << BIT_SHIFT_MACID95_64_RELEASE_8730A)
#define BIT_CLEAR_MACID95_64_RELEASE_8730A(x) ((x) & (~BITS_MACID95_64_RELEASE_8730A))
#define BIT_GET_MACID95_64_RELEASE_8730A(x) (((x) >> BIT_SHIFT_MACID95_64_RELEASE_8730A) & BIT_MASK_MACID95_64_RELEASE_8730A)
#define BIT_SET_MACID95_64_RELEASE_8730A(x, v) (BIT_CLEAR_MACID95_64_RELEASE_8730A(x) | BIT_MACID95_64_RELEASE_8730A(v))

/* 2 REG_MACID_RELEASE3_8730A */

#define BIT_SHIFT_MACID127_96_RELEASE_8730A 0
#define BIT_MASK_MACID127_96_RELEASE_8730A 0xffffffffL
#define BIT_MACID127_96_RELEASE_8730A(x) (((x) & BIT_MASK_MACID127_96_RELEASE_8730A) << BIT_SHIFT_MACID127_96_RELEASE_8730A)
#define BITS_MACID127_96_RELEASE_8730A (BIT_MASK_MACID127_96_RELEASE_8730A << BIT_SHIFT_MACID127_96_RELEASE_8730A)
#define BIT_CLEAR_MACID127_96_RELEASE_8730A(x) ((x) & (~BITS_MACID127_96_RELEASE_8730A))
#define BIT_GET_MACID127_96_RELEASE_8730A(x) (((x) >> BIT_SHIFT_MACID127_96_RELEASE_8730A) & BIT_MASK_MACID127_96_RELEASE_8730A)
#define BIT_SET_MACID127_96_RELEASE_8730A(x, v) (BIT_CLEAR_MACID127_96_RELEASE_8730A(x) | BIT_MACID127_96_RELEASE_8730A(v))

/* 2 REG_MACID_RELEASE_SETTING_8730A */
#define BIT_MACID_VALUE_8730A BIT(7)

#define BIT_SHIFT_MACID_OFFSET_8730A 0
#define BIT_MASK_MACID_OFFSET_8730A 0x7f
#define BIT_MACID_OFFSET_8730A(x) (((x) & BIT_MASK_MACID_OFFSET_8730A) << BIT_SHIFT_MACID_OFFSET_8730A)
#define BITS_MACID_OFFSET_8730A (BIT_MASK_MACID_OFFSET_8730A << BIT_SHIFT_MACID_OFFSET_8730A)
#define BIT_CLEAR_MACID_OFFSET_8730A(x) ((x) & (~BITS_MACID_OFFSET_8730A))
#define BIT_GET_MACID_OFFSET_8730A(x) (((x) >> BIT_SHIFT_MACID_OFFSET_8730A) & BIT_MASK_MACID_OFFSET_8730A)
#define BIT_SET_MACID_OFFSET_8730A(x, v) (BIT_CLEAR_MACID_OFFSET_8730A(x) | BIT_MACID_OFFSET_8730A(v))

/* 2 REG_FAST_EDCA_VOVI_SETTING_8730A */

#define BIT_SHIFT_VI_FAST_EDCA_TO_8730A 24
#define BIT_MASK_VI_FAST_EDCA_TO_8730A 0xff
#define BIT_VI_FAST_EDCA_TO_8730A(x) (((x) & BIT_MASK_VI_FAST_EDCA_TO_8730A) << BIT_SHIFT_VI_FAST_EDCA_TO_8730A)
#define BITS_VI_FAST_EDCA_TO_8730A (BIT_MASK_VI_FAST_EDCA_TO_8730A << BIT_SHIFT_VI_FAST_EDCA_TO_8730A)
#define BIT_CLEAR_VI_FAST_EDCA_TO_8730A(x) ((x) & (~BITS_VI_FAST_EDCA_TO_8730A))
#define BIT_GET_VI_FAST_EDCA_TO_8730A(x) (((x) >> BIT_SHIFT_VI_FAST_EDCA_TO_8730A) & BIT_MASK_VI_FAST_EDCA_TO_8730A)
#define BIT_SET_VI_FAST_EDCA_TO_8730A(x, v) (BIT_CLEAR_VI_FAST_EDCA_TO_8730A(x) | BIT_VI_FAST_EDCA_TO_8730A(v))

#define BIT_VI_THRESHOLD_SEL_8730A BIT(23)

#define BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8730A 16
#define BIT_MASK_VI_FAST_EDCA_PKT_TH_8730A 0x7f
#define BIT_VI_FAST_EDCA_PKT_TH_8730A(x) (((x) & BIT_MASK_VI_FAST_EDCA_PKT_TH_8730A) << BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8730A)
#define BITS_VI_FAST_EDCA_PKT_TH_8730A (BIT_MASK_VI_FAST_EDCA_PKT_TH_8730A << BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8730A)
#define BIT_CLEAR_VI_FAST_EDCA_PKT_TH_8730A(x) ((x) & (~BITS_VI_FAST_EDCA_PKT_TH_8730A))
#define BIT_GET_VI_FAST_EDCA_PKT_TH_8730A(x) (((x) >> BIT_SHIFT_VI_FAST_EDCA_PKT_TH_8730A) & BIT_MASK_VI_FAST_EDCA_PKT_TH_8730A)
#define BIT_SET_VI_FAST_EDCA_PKT_TH_8730A(x, v) (BIT_CLEAR_VI_FAST_EDCA_PKT_TH_8730A(x) | BIT_VI_FAST_EDCA_PKT_TH_8730A(v))

#define BIT_SHIFT_VO_FAST_EDCA_TO_8730A 8
#define BIT_MASK_VO_FAST_EDCA_TO_8730A 0xff
#define BIT_VO_FAST_EDCA_TO_8730A(x) (((x) & BIT_MASK_VO_FAST_EDCA_TO_8730A) << BIT_SHIFT_VO_FAST_EDCA_TO_8730A)
#define BITS_VO_FAST_EDCA_TO_8730A (BIT_MASK_VO_FAST_EDCA_TO_8730A << BIT_SHIFT_VO_FAST_EDCA_TO_8730A)
#define BIT_CLEAR_VO_FAST_EDCA_TO_8730A(x) ((x) & (~BITS_VO_FAST_EDCA_TO_8730A))
#define BIT_GET_VO_FAST_EDCA_TO_8730A(x) (((x) >> BIT_SHIFT_VO_FAST_EDCA_TO_8730A) & BIT_MASK_VO_FAST_EDCA_TO_8730A)
#define BIT_SET_VO_FAST_EDCA_TO_8730A(x, v) (BIT_CLEAR_VO_FAST_EDCA_TO_8730A(x) | BIT_VO_FAST_EDCA_TO_8730A(v))

#define BIT_VO_THRESHOLD_SEL_8730A BIT(7)

#define BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8730A 0
#define BIT_MASK_VO_FAST_EDCA_PKT_TH_8730A 0x7f
#define BIT_VO_FAST_EDCA_PKT_TH_8730A(x) (((x) & BIT_MASK_VO_FAST_EDCA_PKT_TH_8730A) << BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8730A)
#define BITS_VO_FAST_EDCA_PKT_TH_8730A (BIT_MASK_VO_FAST_EDCA_PKT_TH_8730A << BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8730A)
#define BIT_CLEAR_VO_FAST_EDCA_PKT_TH_8730A(x) ((x) & (~BITS_VO_FAST_EDCA_PKT_TH_8730A))
#define BIT_GET_VO_FAST_EDCA_PKT_TH_8730A(x) (((x) >> BIT_SHIFT_VO_FAST_EDCA_PKT_TH_8730A) & BIT_MASK_VO_FAST_EDCA_PKT_TH_8730A)
#define BIT_SET_VO_FAST_EDCA_PKT_TH_8730A(x, v) (BIT_CLEAR_VO_FAST_EDCA_PKT_TH_8730A(x) | BIT_VO_FAST_EDCA_PKT_TH_8730A(v))

/* 2 REG_FAST_EDCA_BEBK_SETTING_8730A */

#define BIT_SHIFT_BK_FAST_EDCA_TO_8730A 24
#define BIT_MASK_BK_FAST_EDCA_TO_8730A 0xff
#define BIT_BK_FAST_EDCA_TO_8730A(x) (((x) & BIT_MASK_BK_FAST_EDCA_TO_8730A) << BIT_SHIFT_BK_FAST_EDCA_TO_8730A)
#define BITS_BK_FAST_EDCA_TO_8730A (BIT_MASK_BK_FAST_EDCA_TO_8730A << BIT_SHIFT_BK_FAST_EDCA_TO_8730A)
#define BIT_CLEAR_BK_FAST_EDCA_TO_8730A(x) ((x) & (~BITS_BK_FAST_EDCA_TO_8730A))
#define BIT_GET_BK_FAST_EDCA_TO_8730A(x) (((x) >> BIT_SHIFT_BK_FAST_EDCA_TO_8730A) & BIT_MASK_BK_FAST_EDCA_TO_8730A)
#define BIT_SET_BK_FAST_EDCA_TO_8730A(x, v) (BIT_CLEAR_BK_FAST_EDCA_TO_8730A(x) | BIT_BK_FAST_EDCA_TO_8730A(v))

#define BIT_BK_THRESHOLD_SEL_8730A BIT(23)

#define BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8730A 16
#define BIT_MASK_BK_FAST_EDCA_PKT_TH_8730A 0x7f
#define BIT_BK_FAST_EDCA_PKT_TH_8730A(x) (((x) & BIT_MASK_BK_FAST_EDCA_PKT_TH_8730A) << BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8730A)
#define BITS_BK_FAST_EDCA_PKT_TH_8730A (BIT_MASK_BK_FAST_EDCA_PKT_TH_8730A << BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8730A)
#define BIT_CLEAR_BK_FAST_EDCA_PKT_TH_8730A(x) ((x) & (~BITS_BK_FAST_EDCA_PKT_TH_8730A))
#define BIT_GET_BK_FAST_EDCA_PKT_TH_8730A(x) (((x) >> BIT_SHIFT_BK_FAST_EDCA_PKT_TH_8730A) & BIT_MASK_BK_FAST_EDCA_PKT_TH_8730A)
#define BIT_SET_BK_FAST_EDCA_PKT_TH_8730A(x, v) (BIT_CLEAR_BK_FAST_EDCA_PKT_TH_8730A(x) | BIT_BK_FAST_EDCA_PKT_TH_8730A(v))

#define BIT_SHIFT_BE_FAST_EDCA_TO_8730A 8
#define BIT_MASK_BE_FAST_EDCA_TO_8730A 0xff
#define BIT_BE_FAST_EDCA_TO_8730A(x) (((x) & BIT_MASK_BE_FAST_EDCA_TO_8730A) << BIT_SHIFT_BE_FAST_EDCA_TO_8730A)
#define BITS_BE_FAST_EDCA_TO_8730A (BIT_MASK_BE_FAST_EDCA_TO_8730A << BIT_SHIFT_BE_FAST_EDCA_TO_8730A)
#define BIT_CLEAR_BE_FAST_EDCA_TO_8730A(x) ((x) & (~BITS_BE_FAST_EDCA_TO_8730A))
#define BIT_GET_BE_FAST_EDCA_TO_8730A(x) (((x) >> BIT_SHIFT_BE_FAST_EDCA_TO_8730A) & BIT_MASK_BE_FAST_EDCA_TO_8730A)
#define BIT_SET_BE_FAST_EDCA_TO_8730A(x, v) (BIT_CLEAR_BE_FAST_EDCA_TO_8730A(x) | BIT_BE_FAST_EDCA_TO_8730A(v))

#define BIT_BE_THRESHOLD_SEL_8730A BIT(7)

#define BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8730A 0
#define BIT_MASK_BE_FAST_EDCA_PKT_TH_8730A 0x7f
#define BIT_BE_FAST_EDCA_PKT_TH_8730A(x) (((x) & BIT_MASK_BE_FAST_EDCA_PKT_TH_8730A) << BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8730A)
#define BITS_BE_FAST_EDCA_PKT_TH_8730A (BIT_MASK_BE_FAST_EDCA_PKT_TH_8730A << BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8730A)
#define BIT_CLEAR_BE_FAST_EDCA_PKT_TH_8730A(x) ((x) & (~BITS_BE_FAST_EDCA_PKT_TH_8730A))
#define BIT_GET_BE_FAST_EDCA_PKT_TH_8730A(x) (((x) >> BIT_SHIFT_BE_FAST_EDCA_PKT_TH_8730A) & BIT_MASK_BE_FAST_EDCA_PKT_TH_8730A)
#define BIT_SET_BE_FAST_EDCA_PKT_TH_8730A(x, v) (BIT_CLEAR_BE_FAST_EDCA_PKT_TH_8730A(x) | BIT_BE_FAST_EDCA_PKT_TH_8730A(v))

/* 2 REG_MACID_DROP0_8730A */

#define BIT_SHIFT_MACID31_0_DROP_8730A 0
#define BIT_MASK_MACID31_0_DROP_8730A 0xffffffffL
#define BIT_MACID31_0_DROP_8730A(x) (((x) & BIT_MASK_MACID31_0_DROP_8730A) << BIT_SHIFT_MACID31_0_DROP_8730A)
#define BITS_MACID31_0_DROP_8730A (BIT_MASK_MACID31_0_DROP_8730A << BIT_SHIFT_MACID31_0_DROP_8730A)
#define BIT_CLEAR_MACID31_0_DROP_8730A(x) ((x) & (~BITS_MACID31_0_DROP_8730A))
#define BIT_GET_MACID31_0_DROP_8730A(x) (((x) >> BIT_SHIFT_MACID31_0_DROP_8730A) & BIT_MASK_MACID31_0_DROP_8730A)
#define BIT_SET_MACID31_0_DROP_8730A(x, v) (BIT_CLEAR_MACID31_0_DROP_8730A(x) | BIT_MACID31_0_DROP_8730A(v))

/* 2 REG_MACID_DROP1_8730A */

#define BIT_SHIFT_MACID63_32_DROP_8730A 0
#define BIT_MASK_MACID63_32_DROP_8730A 0xffffffffL
#define BIT_MACID63_32_DROP_8730A(x) (((x) & BIT_MASK_MACID63_32_DROP_8730A) << BIT_SHIFT_MACID63_32_DROP_8730A)
#define BITS_MACID63_32_DROP_8730A (BIT_MASK_MACID63_32_DROP_8730A << BIT_SHIFT_MACID63_32_DROP_8730A)
#define BIT_CLEAR_MACID63_32_DROP_8730A(x) ((x) & (~BITS_MACID63_32_DROP_8730A))
#define BIT_GET_MACID63_32_DROP_8730A(x) (((x) >> BIT_SHIFT_MACID63_32_DROP_8730A) & BIT_MASK_MACID63_32_DROP_8730A)
#define BIT_SET_MACID63_32_DROP_8730A(x, v) (BIT_CLEAR_MACID63_32_DROP_8730A(x) | BIT_MACID63_32_DROP_8730A(v))

/* 2 REG_MACID_DROP2_8730A */

#define BIT_SHIFT_MACID95_64_DROP_8730A 0
#define BIT_MASK_MACID95_64_DROP_8730A 0xffffffffL
#define BIT_MACID95_64_DROP_8730A(x) (((x) & BIT_MASK_MACID95_64_DROP_8730A) << BIT_SHIFT_MACID95_64_DROP_8730A)
#define BITS_MACID95_64_DROP_8730A (BIT_MASK_MACID95_64_DROP_8730A << BIT_SHIFT_MACID95_64_DROP_8730A)
#define BIT_CLEAR_MACID95_64_DROP_8730A(x) ((x) & (~BITS_MACID95_64_DROP_8730A))
#define BIT_GET_MACID95_64_DROP_8730A(x) (((x) >> BIT_SHIFT_MACID95_64_DROP_8730A) & BIT_MASK_MACID95_64_DROP_8730A)
#define BIT_SET_MACID95_64_DROP_8730A(x, v) (BIT_CLEAR_MACID95_64_DROP_8730A(x) | BIT_MACID95_64_DROP_8730A(v))

/* 2 REG_MACID_DROP3_8730A */

#define BIT_SHIFT_MACID127_96_DROP_8730A 0
#define BIT_MASK_MACID127_96_DROP_8730A 0xffffffffL
#define BIT_MACID127_96_DROP_8730A(x) (((x) & BIT_MASK_MACID127_96_DROP_8730A) << BIT_SHIFT_MACID127_96_DROP_8730A)
#define BITS_MACID127_96_DROP_8730A (BIT_MASK_MACID127_96_DROP_8730A << BIT_SHIFT_MACID127_96_DROP_8730A)
#define BIT_CLEAR_MACID127_96_DROP_8730A(x) ((x) & (~BITS_MACID127_96_DROP_8730A))
#define BIT_GET_MACID127_96_DROP_8730A(x) (((x) >> BIT_SHIFT_MACID127_96_DROP_8730A) & BIT_MASK_MACID127_96_DROP_8730A)
#define BIT_SET_MACID127_96_DROP_8730A(x, v) (BIT_CLEAR_MACID127_96_DROP_8730A(x) | BIT_MACID127_96_DROP_8730A(v))

/* 2 REG_R_MACID_RELEASE_SUCCESS_0_8730A */

#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8730A 0
#define BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8730A 0xffffffffL
#define BIT_R_MACID_RELEASE_SUCCESS_0_8730A(x) (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8730A) << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8730A)
#define BITS_R_MACID_RELEASE_SUCCESS_0_8730A (BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8730A << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8730A)
#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_0_8730A(x) ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_0_8730A))
#define BIT_GET_R_MACID_RELEASE_SUCCESS_0_8730A(x) (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_0_8730A) & BIT_MASK_R_MACID_RELEASE_SUCCESS_0_8730A)
#define BIT_SET_R_MACID_RELEASE_SUCCESS_0_8730A(x, v) (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_0_8730A(x) | BIT_R_MACID_RELEASE_SUCCESS_0_8730A(v))

/* 2 REG_R_MACID_RELEASE_SUCCESS_1_8730A */

#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8730A 0
#define BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8730A 0xffffffffL
#define BIT_R_MACID_RELEASE_SUCCESS_1_8730A(x) (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8730A) << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8730A)
#define BITS_R_MACID_RELEASE_SUCCESS_1_8730A (BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8730A << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8730A)
#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_1_8730A(x) ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_1_8730A))
#define BIT_GET_R_MACID_RELEASE_SUCCESS_1_8730A(x) (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_1_8730A) & BIT_MASK_R_MACID_RELEASE_SUCCESS_1_8730A)
#define BIT_SET_R_MACID_RELEASE_SUCCESS_1_8730A(x, v) (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_1_8730A(x) | BIT_R_MACID_RELEASE_SUCCESS_1_8730A(v))

/* 2 REG_R_MACID_RELEASE_SUCCESS_2_8730A */

#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8730A 0
#define BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8730A 0xffffffffL
#define BIT_R_MACID_RELEASE_SUCCESS_2_8730A(x) (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8730A) << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8730A)
#define BITS_R_MACID_RELEASE_SUCCESS_2_8730A (BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8730A << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8730A)
#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_2_8730A(x) ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_2_8730A))
#define BIT_GET_R_MACID_RELEASE_SUCCESS_2_8730A(x) (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_2_8730A) & BIT_MASK_R_MACID_RELEASE_SUCCESS_2_8730A)
#define BIT_SET_R_MACID_RELEASE_SUCCESS_2_8730A(x, v) (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_2_8730A(x) | BIT_R_MACID_RELEASE_SUCCESS_2_8730A(v))

/* 2 REG_R_MACID_RELEASE_SUCCESS_3_8730A */

#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8730A 0
#define BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8730A 0xffffffffL
#define BIT_R_MACID_RELEASE_SUCCESS_3_8730A(x) (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8730A) << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8730A)
#define BITS_R_MACID_RELEASE_SUCCESS_3_8730A (BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8730A << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8730A)
#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_3_8730A(x) ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_3_8730A))
#define BIT_GET_R_MACID_RELEASE_SUCCESS_3_8730A(x) (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_3_8730A) & BIT_MASK_R_MACID_RELEASE_SUCCESS_3_8730A)
#define BIT_SET_R_MACID_RELEASE_SUCCESS_3_8730A(x, v) (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_3_8730A(x) | BIT_R_MACID_RELEASE_SUCCESS_3_8730A(v))

/* 2 REG_MGQ_FIFO_CTRL_8730A */
#define BIT_MGQ_FIFO_EN_8730A BIT(31)

#define BIT_SHIFT_MGQ_FIFO_PG_SIZE_8730A 28
#define BIT_MASK_MGQ_FIFO_PG_SIZE_8730A 0x7
#define BIT_MGQ_FIFO_PG_SIZE_8730A(x) (((x) & BIT_MASK_MGQ_FIFO_PG_SIZE_8730A) << BIT_SHIFT_MGQ_FIFO_PG_SIZE_8730A)
#define BITS_MGQ_FIFO_PG_SIZE_8730A (BIT_MASK_MGQ_FIFO_PG_SIZE_8730A << BIT_SHIFT_MGQ_FIFO_PG_SIZE_8730A)
#define BIT_CLEAR_MGQ_FIFO_PG_SIZE_8730A(x) ((x) & (~BITS_MGQ_FIFO_PG_SIZE_8730A))
#define BIT_GET_MGQ_FIFO_PG_SIZE_8730A(x) (((x) >> BIT_SHIFT_MGQ_FIFO_PG_SIZE_8730A) & BIT_MASK_MGQ_FIFO_PG_SIZE_8730A)
#define BIT_SET_MGQ_FIFO_PG_SIZE_8730A(x, v) (BIT_CLEAR_MGQ_FIFO_PG_SIZE_8730A(x) | BIT_MGQ_FIFO_PG_SIZE_8730A(v))

#define BIT_SHIFT_MGQ_FIFO_START_PG_8730A 16
#define BIT_MASK_MGQ_FIFO_START_PG_8730A 0xfff
#define BIT_MGQ_FIFO_START_PG_8730A(x) (((x) & BIT_MASK_MGQ_FIFO_START_PG_8730A) << BIT_SHIFT_MGQ_FIFO_START_PG_8730A)
#define BITS_MGQ_FIFO_START_PG_8730A (BIT_MASK_MGQ_FIFO_START_PG_8730A << BIT_SHIFT_MGQ_FIFO_START_PG_8730A)
#define BIT_CLEAR_MGQ_FIFO_START_PG_8730A(x) ((x) & (~BITS_MGQ_FIFO_START_PG_8730A))
#define BIT_GET_MGQ_FIFO_START_PG_8730A(x) (((x) >> BIT_SHIFT_MGQ_FIFO_START_PG_8730A) & BIT_MASK_MGQ_FIFO_START_PG_8730A)
#define BIT_SET_MGQ_FIFO_START_PG_8730A(x, v) (BIT_CLEAR_MGQ_FIFO_START_PG_8730A(x) | BIT_MGQ_FIFO_START_PG_8730A(v))

#define BIT_SHIFT_MGQ_FIFO_SIZE_8730A 14
#define BIT_MASK_MGQ_FIFO_SIZE_8730A 0x3
#define BIT_MGQ_FIFO_SIZE_8730A(x) (((x) & BIT_MASK_MGQ_FIFO_SIZE_8730A) << BIT_SHIFT_MGQ_FIFO_SIZE_8730A)
#define BITS_MGQ_FIFO_SIZE_8730A (BIT_MASK_MGQ_FIFO_SIZE_8730A << BIT_SHIFT_MGQ_FIFO_SIZE_8730A)
#define BIT_CLEAR_MGQ_FIFO_SIZE_8730A(x) ((x) & (~BITS_MGQ_FIFO_SIZE_8730A))
#define BIT_GET_MGQ_FIFO_SIZE_8730A(x) (((x) >> BIT_SHIFT_MGQ_FIFO_SIZE_8730A) & BIT_MASK_MGQ_FIFO_SIZE_8730A)
#define BIT_SET_MGQ_FIFO_SIZE_8730A(x, v) (BIT_CLEAR_MGQ_FIFO_SIZE_8730A(x) | BIT_MGQ_FIFO_SIZE_8730A(v))

#define BIT_MGQ_FIFO_PAUSE_8730A BIT(13)

#define BIT_SHIFT_MGQ_FIFO_RPTR_8730A 8
#define BIT_MASK_MGQ_FIFO_RPTR_8730A 0x1f
#define BIT_MGQ_FIFO_RPTR_8730A(x) (((x) & BIT_MASK_MGQ_FIFO_RPTR_8730A) << BIT_SHIFT_MGQ_FIFO_RPTR_8730A)
#define BITS_MGQ_FIFO_RPTR_8730A (BIT_MASK_MGQ_FIFO_RPTR_8730A << BIT_SHIFT_MGQ_FIFO_RPTR_8730A)
#define BIT_CLEAR_MGQ_FIFO_RPTR_8730A(x) ((x) & (~BITS_MGQ_FIFO_RPTR_8730A))
#define BIT_GET_MGQ_FIFO_RPTR_8730A(x) (((x) >> BIT_SHIFT_MGQ_FIFO_RPTR_8730A) & BIT_MASK_MGQ_FIFO_RPTR_8730A)
#define BIT_SET_MGQ_FIFO_RPTR_8730A(x, v) (BIT_CLEAR_MGQ_FIFO_RPTR_8730A(x) | BIT_MGQ_FIFO_RPTR_8730A(v))

#define BIT_MGQ_FIFO_OV_8730A BIT(7)
#define BIT_MGQ_FIFO_WPTR_ERR_8730A BIT(6)
#define BIT_CPUM_LIFETIME_EN_8730A BIT(5)

#define BIT_SHIFT_MGQ_FIFO_WPTR_8730A 0
#define BIT_MASK_MGQ_FIFO_WPTR_8730A 0x1f
#define BIT_MGQ_FIFO_WPTR_8730A(x) (((x) & BIT_MASK_MGQ_FIFO_WPTR_8730A) << BIT_SHIFT_MGQ_FIFO_WPTR_8730A)
#define BITS_MGQ_FIFO_WPTR_8730A (BIT_MASK_MGQ_FIFO_WPTR_8730A << BIT_SHIFT_MGQ_FIFO_WPTR_8730A)
#define BIT_CLEAR_MGQ_FIFO_WPTR_8730A(x) ((x) & (~BITS_MGQ_FIFO_WPTR_8730A))
#define BIT_GET_MGQ_FIFO_WPTR_8730A(x) (((x) >> BIT_SHIFT_MGQ_FIFO_WPTR_8730A) & BIT_MASK_MGQ_FIFO_WPTR_8730A)
#define BIT_SET_MGQ_FIFO_WPTR_8730A(x, v) (BIT_CLEAR_MGQ_FIFO_WPTR_8730A(x) | BIT_MGQ_FIFO_WPTR_8730A(v))

/* 2 REG_MGQ_FIFO_RELEASE_INT_8730A */

#define BIT_SHIFT_MGQ_FIFO_INT_FLAG_8730A 16
#define BIT_MASK_MGQ_FIFO_INT_FLAG_8730A 0xffff
#define BIT_MGQ_FIFO_INT_FLAG_8730A(x) (((x) & BIT_MASK_MGQ_FIFO_INT_FLAG_8730A) << BIT_SHIFT_MGQ_FIFO_INT_FLAG_8730A)
#define BITS_MGQ_FIFO_INT_FLAG_8730A (BIT_MASK_MGQ_FIFO_INT_FLAG_8730A << BIT_SHIFT_MGQ_FIFO_INT_FLAG_8730A)
#define BIT_CLEAR_MGQ_FIFO_INT_FLAG_8730A(x) ((x) & (~BITS_MGQ_FIFO_INT_FLAG_8730A))
#define BIT_GET_MGQ_FIFO_INT_FLAG_8730A(x) (((x) >> BIT_SHIFT_MGQ_FIFO_INT_FLAG_8730A) & BIT_MASK_MGQ_FIFO_INT_FLAG_8730A)
#define BIT_SET_MGQ_FIFO_INT_FLAG_8730A(x, v) (BIT_CLEAR_MGQ_FIFO_INT_FLAG_8730A(x) | BIT_MGQ_FIFO_INT_FLAG_8730A(v))

#define BIT_SHIFT_MGQ_FIFO_INT_MASK_8730A 0
#define BIT_MASK_MGQ_FIFO_INT_MASK_8730A 0xffff
#define BIT_MGQ_FIFO_INT_MASK_8730A(x) (((x) & BIT_MASK_MGQ_FIFO_INT_MASK_8730A) << BIT_SHIFT_MGQ_FIFO_INT_MASK_8730A)
#define BITS_MGQ_FIFO_INT_MASK_8730A (BIT_MASK_MGQ_FIFO_INT_MASK_8730A << BIT_SHIFT_MGQ_FIFO_INT_MASK_8730A)
#define BIT_CLEAR_MGQ_FIFO_INT_MASK_8730A(x) ((x) & (~BITS_MGQ_FIFO_INT_MASK_8730A))
#define BIT_GET_MGQ_FIFO_INT_MASK_8730A(x) (((x) >> BIT_SHIFT_MGQ_FIFO_INT_MASK_8730A) & BIT_MASK_MGQ_FIFO_INT_MASK_8730A)
#define BIT_SET_MGQ_FIFO_INT_MASK_8730A(x, v) (BIT_CLEAR_MGQ_FIFO_INT_MASK_8730A(x) | BIT_MGQ_FIFO_INT_MASK_8730A(v))

/* 2 REG_MGQ_FIFO_LIFETIME_VALID_8730A */

#define BIT_SHIFT_MGQ_FIFO_LIFETIME_8730A 16
#define BIT_MASK_MGQ_FIFO_LIFETIME_8730A 0xffff
#define BIT_MGQ_FIFO_LIFETIME_8730A(x) (((x) & BIT_MASK_MGQ_FIFO_LIFETIME_8730A) << BIT_SHIFT_MGQ_FIFO_LIFETIME_8730A)
#define BITS_MGQ_FIFO_LIFETIME_8730A (BIT_MASK_MGQ_FIFO_LIFETIME_8730A << BIT_SHIFT_MGQ_FIFO_LIFETIME_8730A)
#define BIT_CLEAR_MGQ_FIFO_LIFETIME_8730A(x) ((x) & (~BITS_MGQ_FIFO_LIFETIME_8730A))
#define BIT_GET_MGQ_FIFO_LIFETIME_8730A(x) (((x) >> BIT_SHIFT_MGQ_FIFO_LIFETIME_8730A) & BIT_MASK_MGQ_FIFO_LIFETIME_8730A)
#define BIT_SET_MGQ_FIFO_LIFETIME_8730A(x, v) (BIT_CLEAR_MGQ_FIFO_LIFETIME_8730A(x) | BIT_MGQ_FIFO_LIFETIME_8730A(v))

#define BIT_SHIFT_MGQ_FIFO_VALID_CLR_1_8730A 8
#define BIT_MASK_MGQ_FIFO_VALID_CLR_1_8730A 0xff
#define BIT_MGQ_FIFO_VALID_CLR_1_8730A(x) (((x) & BIT_MASK_MGQ_FIFO_VALID_CLR_1_8730A) << BIT_SHIFT_MGQ_FIFO_VALID_CLR_1_8730A)
#define BITS_MGQ_FIFO_VALID_CLR_1_8730A (BIT_MASK_MGQ_FIFO_VALID_CLR_1_8730A << BIT_SHIFT_MGQ_FIFO_VALID_CLR_1_8730A)
#define BIT_CLEAR_MGQ_FIFO_VALID_CLR_1_8730A(x) ((x) & (~BITS_MGQ_FIFO_VALID_CLR_1_8730A))
#define BIT_GET_MGQ_FIFO_VALID_CLR_1_8730A(x) (((x) >> BIT_SHIFT_MGQ_FIFO_VALID_CLR_1_8730A) & BIT_MASK_MGQ_FIFO_VALID_CLR_1_8730A)
#define BIT_SET_MGQ_FIFO_VALID_CLR_1_8730A(x, v) (BIT_CLEAR_MGQ_FIFO_VALID_CLR_1_8730A(x) | BIT_MGQ_FIFO_VALID_CLR_1_8730A(v))

#define BIT_SHIFT_MGQ_FIFO_VALID_CLR_0_8730A 0
#define BIT_MASK_MGQ_FIFO_VALID_CLR_0_8730A 0xff
#define BIT_MGQ_FIFO_VALID_CLR_0_8730A(x) (((x) & BIT_MASK_MGQ_FIFO_VALID_CLR_0_8730A) << BIT_SHIFT_MGQ_FIFO_VALID_CLR_0_8730A)
#define BITS_MGQ_FIFO_VALID_CLR_0_8730A (BIT_MASK_MGQ_FIFO_VALID_CLR_0_8730A << BIT_SHIFT_MGQ_FIFO_VALID_CLR_0_8730A)
#define BIT_CLEAR_MGQ_FIFO_VALID_CLR_0_8730A(x) ((x) & (~BITS_MGQ_FIFO_VALID_CLR_0_8730A))
#define BIT_GET_MGQ_FIFO_VALID_CLR_0_8730A(x) (((x) >> BIT_SHIFT_MGQ_FIFO_VALID_CLR_0_8730A) & BIT_MASK_MGQ_FIFO_VALID_CLR_0_8730A)
#define BIT_SET_MGQ_FIFO_VALID_CLR_0_8730A(x, v) (BIT_CLEAR_MGQ_FIFO_VALID_CLR_0_8730A(x) | BIT_MGQ_FIFO_VALID_CLR_0_8730A(v))

/* 2 REG_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8730A */

#define BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8730A 0
#define BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8730A 0x7f
#define BIT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8730A(x) (((x) & BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8730A) << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8730A)
#define BITS_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8730A (BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8730A << BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8730A)
#define BIT_CLEAR_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8730A(x) ((x) & (~BITS_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8730A))
#define BIT_GET_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8730A(x) (((x) >> BIT_SHIFT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8730A) & BIT_MASK_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8730A)
#define BIT_SET_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8730A(x, v) (BIT_CLEAR_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8730A(x) | BIT_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_EDCA_VO_PARAM_8730A */

#define BIT_SHIFT_TXOPLIMIT_8730A 16
#define BIT_MASK_TXOPLIMIT_8730A 0x7ff
#define BIT_TXOPLIMIT_8730A(x) (((x) & BIT_MASK_TXOPLIMIT_8730A) << BIT_SHIFT_TXOPLIMIT_8730A)
#define BITS_TXOPLIMIT_8730A (BIT_MASK_TXOPLIMIT_8730A << BIT_SHIFT_TXOPLIMIT_8730A)
#define BIT_CLEAR_TXOPLIMIT_8730A(x) ((x) & (~BITS_TXOPLIMIT_8730A))
#define BIT_GET_TXOPLIMIT_8730A(x) (((x) >> BIT_SHIFT_TXOPLIMIT_8730A) & BIT_MASK_TXOPLIMIT_8730A)
#define BIT_SET_TXOPLIMIT_8730A(x, v) (BIT_CLEAR_TXOPLIMIT_8730A(x) | BIT_TXOPLIMIT_8730A(v))

#define BIT_SHIFT_CW_8730A 8
#define BIT_MASK_CW_8730A 0xff
#define BIT_CW_8730A(x) (((x) & BIT_MASK_CW_8730A) << BIT_SHIFT_CW_8730A)
#define BITS_CW_8730A (BIT_MASK_CW_8730A << BIT_SHIFT_CW_8730A)
#define BIT_CLEAR_CW_8730A(x) ((x) & (~BITS_CW_8730A))
#define BIT_GET_CW_8730A(x) (((x) >> BIT_SHIFT_CW_8730A) & BIT_MASK_CW_8730A)
#define BIT_SET_CW_8730A(x, v) (BIT_CLEAR_CW_8730A(x) | BIT_CW_8730A(v))

#define BIT_SHIFT_AIFS_8730A 0
#define BIT_MASK_AIFS_8730A 0xff
#define BIT_AIFS_8730A(x) (((x) & BIT_MASK_AIFS_8730A) << BIT_SHIFT_AIFS_8730A)
#define BITS_AIFS_8730A (BIT_MASK_AIFS_8730A << BIT_SHIFT_AIFS_8730A)
#define BIT_CLEAR_AIFS_8730A(x) ((x) & (~BITS_AIFS_8730A))
#define BIT_GET_AIFS_8730A(x) (((x) >> BIT_SHIFT_AIFS_8730A) & BIT_MASK_AIFS_8730A)
#define BIT_SET_AIFS_8730A(x, v) (BIT_CLEAR_AIFS_8730A(x) | BIT_AIFS_8730A(v))

/* 2 REG_EDCA_VI_PARAM_8730A */

#define BIT_SHIFT_TXOPLIMIT_8730A 16
#define BIT_MASK_TXOPLIMIT_8730A 0x7ff
#define BIT_TXOPLIMIT_8730A(x) (((x) & BIT_MASK_TXOPLIMIT_8730A) << BIT_SHIFT_TXOPLIMIT_8730A)
#define BITS_TXOPLIMIT_8730A (BIT_MASK_TXOPLIMIT_8730A << BIT_SHIFT_TXOPLIMIT_8730A)
#define BIT_CLEAR_TXOPLIMIT_8730A(x) ((x) & (~BITS_TXOPLIMIT_8730A))
#define BIT_GET_TXOPLIMIT_8730A(x) (((x) >> BIT_SHIFT_TXOPLIMIT_8730A) & BIT_MASK_TXOPLIMIT_8730A)
#define BIT_SET_TXOPLIMIT_8730A(x, v) (BIT_CLEAR_TXOPLIMIT_8730A(x) | BIT_TXOPLIMIT_8730A(v))

#define BIT_SHIFT_CW_8730A 8
#define BIT_MASK_CW_8730A 0xff
#define BIT_CW_8730A(x) (((x) & BIT_MASK_CW_8730A) << BIT_SHIFT_CW_8730A)
#define BITS_CW_8730A (BIT_MASK_CW_8730A << BIT_SHIFT_CW_8730A)
#define BIT_CLEAR_CW_8730A(x) ((x) & (~BITS_CW_8730A))
#define BIT_GET_CW_8730A(x) (((x) >> BIT_SHIFT_CW_8730A) & BIT_MASK_CW_8730A)
#define BIT_SET_CW_8730A(x, v) (BIT_CLEAR_CW_8730A(x) | BIT_CW_8730A(v))

#define BIT_SHIFT_AIFS_8730A 0
#define BIT_MASK_AIFS_8730A 0xff
#define BIT_AIFS_8730A(x) (((x) & BIT_MASK_AIFS_8730A) << BIT_SHIFT_AIFS_8730A)
#define BITS_AIFS_8730A (BIT_MASK_AIFS_8730A << BIT_SHIFT_AIFS_8730A)
#define BIT_CLEAR_AIFS_8730A(x) ((x) & (~BITS_AIFS_8730A))
#define BIT_GET_AIFS_8730A(x) (((x) >> BIT_SHIFT_AIFS_8730A) & BIT_MASK_AIFS_8730A)
#define BIT_SET_AIFS_8730A(x, v) (BIT_CLEAR_AIFS_8730A(x) | BIT_AIFS_8730A(v))

/* 2 REG_EDCA_BE_PARAM_8730A */

#define BIT_SHIFT_TXOPLIMIT_8730A 16
#define BIT_MASK_TXOPLIMIT_8730A 0x7ff
#define BIT_TXOPLIMIT_8730A(x) (((x) & BIT_MASK_TXOPLIMIT_8730A) << BIT_SHIFT_TXOPLIMIT_8730A)
#define BITS_TXOPLIMIT_8730A (BIT_MASK_TXOPLIMIT_8730A << BIT_SHIFT_TXOPLIMIT_8730A)
#define BIT_CLEAR_TXOPLIMIT_8730A(x) ((x) & (~BITS_TXOPLIMIT_8730A))
#define BIT_GET_TXOPLIMIT_8730A(x) (((x) >> BIT_SHIFT_TXOPLIMIT_8730A) & BIT_MASK_TXOPLIMIT_8730A)
#define BIT_SET_TXOPLIMIT_8730A(x, v) (BIT_CLEAR_TXOPLIMIT_8730A(x) | BIT_TXOPLIMIT_8730A(v))

#define BIT_SHIFT_CW_8730A 8
#define BIT_MASK_CW_8730A 0xff
#define BIT_CW_8730A(x) (((x) & BIT_MASK_CW_8730A) << BIT_SHIFT_CW_8730A)
#define BITS_CW_8730A (BIT_MASK_CW_8730A << BIT_SHIFT_CW_8730A)
#define BIT_CLEAR_CW_8730A(x) ((x) & (~BITS_CW_8730A))
#define BIT_GET_CW_8730A(x) (((x) >> BIT_SHIFT_CW_8730A) & BIT_MASK_CW_8730A)
#define BIT_SET_CW_8730A(x, v) (BIT_CLEAR_CW_8730A(x) | BIT_CW_8730A(v))

#define BIT_SHIFT_AIFS_8730A 0
#define BIT_MASK_AIFS_8730A 0xff
#define BIT_AIFS_8730A(x) (((x) & BIT_MASK_AIFS_8730A) << BIT_SHIFT_AIFS_8730A)
#define BITS_AIFS_8730A (BIT_MASK_AIFS_8730A << BIT_SHIFT_AIFS_8730A)
#define BIT_CLEAR_AIFS_8730A(x) ((x) & (~BITS_AIFS_8730A))
#define BIT_GET_AIFS_8730A(x) (((x) >> BIT_SHIFT_AIFS_8730A) & BIT_MASK_AIFS_8730A)
#define BIT_SET_AIFS_8730A(x, v) (BIT_CLEAR_AIFS_8730A(x) | BIT_AIFS_8730A(v))

/* 2 REG_EDCA_BK_PARAM_8730A */

#define BIT_SHIFT_TXOPLIMIT_8730A 16
#define BIT_MASK_TXOPLIMIT_8730A 0x7ff
#define BIT_TXOPLIMIT_8730A(x) (((x) & BIT_MASK_TXOPLIMIT_8730A) << BIT_SHIFT_TXOPLIMIT_8730A)
#define BITS_TXOPLIMIT_8730A (BIT_MASK_TXOPLIMIT_8730A << BIT_SHIFT_TXOPLIMIT_8730A)
#define BIT_CLEAR_TXOPLIMIT_8730A(x) ((x) & (~BITS_TXOPLIMIT_8730A))
#define BIT_GET_TXOPLIMIT_8730A(x) (((x) >> BIT_SHIFT_TXOPLIMIT_8730A) & BIT_MASK_TXOPLIMIT_8730A)
#define BIT_SET_TXOPLIMIT_8730A(x, v) (BIT_CLEAR_TXOPLIMIT_8730A(x) | BIT_TXOPLIMIT_8730A(v))

#define BIT_SHIFT_CW_8730A 8
#define BIT_MASK_CW_8730A 0xff
#define BIT_CW_8730A(x) (((x) & BIT_MASK_CW_8730A) << BIT_SHIFT_CW_8730A)
#define BITS_CW_8730A (BIT_MASK_CW_8730A << BIT_SHIFT_CW_8730A)
#define BIT_CLEAR_CW_8730A(x) ((x) & (~BITS_CW_8730A))
#define BIT_GET_CW_8730A(x) (((x) >> BIT_SHIFT_CW_8730A) & BIT_MASK_CW_8730A)
#define BIT_SET_CW_8730A(x, v) (BIT_CLEAR_CW_8730A(x) | BIT_CW_8730A(v))

#define BIT_SHIFT_AIFS_8730A 0
#define BIT_MASK_AIFS_8730A 0xff
#define BIT_AIFS_8730A(x) (((x) & BIT_MASK_AIFS_8730A) << BIT_SHIFT_AIFS_8730A)
#define BITS_AIFS_8730A (BIT_MASK_AIFS_8730A << BIT_SHIFT_AIFS_8730A)
#define BIT_CLEAR_AIFS_8730A(x) ((x) & (~BITS_AIFS_8730A))
#define BIT_GET_AIFS_8730A(x) (((x) >> BIT_SHIFT_AIFS_8730A) & BIT_MASK_AIFS_8730A)
#define BIT_SET_AIFS_8730A(x, v) (BIT_CLEAR_AIFS_8730A(x) | BIT_AIFS_8730A(v))

/* 2 REG_BCN_CFG_PIFS_8730A */

#define BIT_SHIFT_RDG_PIFS_8730A 24
#define BIT_MASK_RDG_PIFS_8730A 0xff
#define BIT_RDG_PIFS_8730A(x) (((x) & BIT_MASK_RDG_PIFS_8730A) << BIT_SHIFT_RDG_PIFS_8730A)
#define BITS_RDG_PIFS_8730A (BIT_MASK_RDG_PIFS_8730A << BIT_SHIFT_RDG_PIFS_8730A)
#define BIT_CLEAR_RDG_PIFS_8730A(x) ((x) & (~BITS_RDG_PIFS_8730A))
#define BIT_GET_RDG_PIFS_8730A(x) (((x) >> BIT_SHIFT_RDG_PIFS_8730A) & BIT_MASK_RDG_PIFS_8730A)
#define BIT_SET_RDG_PIFS_8730A(x, v) (BIT_CLEAR_RDG_PIFS_8730A(x) | BIT_RDG_PIFS_8730A(v))

#define BIT_SHIFT_PIFS_8730A 16
#define BIT_MASK_PIFS_8730A 0xff
#define BIT_PIFS_8730A(x) (((x) & BIT_MASK_PIFS_8730A) << BIT_SHIFT_PIFS_8730A)
#define BITS_PIFS_8730A (BIT_MASK_PIFS_8730A << BIT_SHIFT_PIFS_8730A)
#define BIT_CLEAR_PIFS_8730A(x) ((x) & (~BITS_PIFS_8730A))
#define BIT_GET_PIFS_8730A(x) (((x) >> BIT_SHIFT_PIFS_8730A) & BIT_MASK_PIFS_8730A)
#define BIT_SET_PIFS_8730A(x, v) (BIT_CLEAR_PIFS_8730A(x) | BIT_PIFS_8730A(v))

#define BIT_SHIFT_BCNCW_MAX_8730A 12
#define BIT_MASK_BCNCW_MAX_8730A 0xf
#define BIT_BCNCW_MAX_8730A(x) (((x) & BIT_MASK_BCNCW_MAX_8730A) << BIT_SHIFT_BCNCW_MAX_8730A)
#define BITS_BCNCW_MAX_8730A (BIT_MASK_BCNCW_MAX_8730A << BIT_SHIFT_BCNCW_MAX_8730A)
#define BIT_CLEAR_BCNCW_MAX_8730A(x) ((x) & (~BITS_BCNCW_MAX_8730A))
#define BIT_GET_BCNCW_MAX_8730A(x) (((x) >> BIT_SHIFT_BCNCW_MAX_8730A) & BIT_MASK_BCNCW_MAX_8730A)
#define BIT_SET_BCNCW_MAX_8730A(x, v) (BIT_CLEAR_BCNCW_MAX_8730A(x) | BIT_BCNCW_MAX_8730A(v))

#define BIT_SHIFT_BCNCW_MIN_8730A 8
#define BIT_MASK_BCNCW_MIN_8730A 0xf
#define BIT_BCNCW_MIN_8730A(x) (((x) & BIT_MASK_BCNCW_MIN_8730A) << BIT_SHIFT_BCNCW_MIN_8730A)
#define BITS_BCNCW_MIN_8730A (BIT_MASK_BCNCW_MIN_8730A << BIT_SHIFT_BCNCW_MIN_8730A)
#define BIT_CLEAR_BCNCW_MIN_8730A(x) ((x) & (~BITS_BCNCW_MIN_8730A))
#define BIT_GET_BCNCW_MIN_8730A(x) (((x) >> BIT_SHIFT_BCNCW_MIN_8730A) & BIT_MASK_BCNCW_MIN_8730A)
#define BIT_SET_BCNCW_MIN_8730A(x, v) (BIT_CLEAR_BCNCW_MIN_8730A(x) | BIT_BCNCW_MIN_8730A(v))

#define BIT_SHIFT_BCNIFS_8730A 0
#define BIT_MASK_BCNIFS_8730A 0xff
#define BIT_BCNIFS_8730A(x) (((x) & BIT_MASK_BCNIFS_8730A) << BIT_SHIFT_BCNIFS_8730A)
#define BITS_BCNIFS_8730A (BIT_MASK_BCNIFS_8730A << BIT_SHIFT_BCNIFS_8730A)
#define BIT_CLEAR_BCNIFS_8730A(x) ((x) & (~BITS_BCNIFS_8730A))
#define BIT_GET_BCNIFS_8730A(x) (((x) >> BIT_SHIFT_BCNIFS_8730A) & BIT_MASK_BCNIFS_8730A)
#define BIT_SET_BCNIFS_8730A(x, v) (BIT_CLEAR_BCNIFS_8730A(x) | BIT_BCNIFS_8730A(v))

/* 2 REG_SIFS_8730A */

#define BIT_SHIFT_SIFS_OFDM_TRX_8730A 24
#define BIT_MASK_SIFS_OFDM_TRX_8730A 0xff
#define BIT_SIFS_OFDM_TRX_8730A(x) (((x) & BIT_MASK_SIFS_OFDM_TRX_8730A) << BIT_SHIFT_SIFS_OFDM_TRX_8730A)
#define BITS_SIFS_OFDM_TRX_8730A (BIT_MASK_SIFS_OFDM_TRX_8730A << BIT_SHIFT_SIFS_OFDM_TRX_8730A)
#define BIT_CLEAR_SIFS_OFDM_TRX_8730A(x) ((x) & (~BITS_SIFS_OFDM_TRX_8730A))
#define BIT_GET_SIFS_OFDM_TRX_8730A(x) (((x) >> BIT_SHIFT_SIFS_OFDM_TRX_8730A) & BIT_MASK_SIFS_OFDM_TRX_8730A)
#define BIT_SET_SIFS_OFDM_TRX_8730A(x, v) (BIT_CLEAR_SIFS_OFDM_TRX_8730A(x) | BIT_SIFS_OFDM_TRX_8730A(v))

#define BIT_SHIFT_SIFS_CCK_TRX_8730A 16
#define BIT_MASK_SIFS_CCK_TRX_8730A 0xff
#define BIT_SIFS_CCK_TRX_8730A(x) (((x) & BIT_MASK_SIFS_CCK_TRX_8730A) << BIT_SHIFT_SIFS_CCK_TRX_8730A)
#define BITS_SIFS_CCK_TRX_8730A (BIT_MASK_SIFS_CCK_TRX_8730A << BIT_SHIFT_SIFS_CCK_TRX_8730A)
#define BIT_CLEAR_SIFS_CCK_TRX_8730A(x) ((x) & (~BITS_SIFS_CCK_TRX_8730A))
#define BIT_GET_SIFS_CCK_TRX_8730A(x) (((x) >> BIT_SHIFT_SIFS_CCK_TRX_8730A) & BIT_MASK_SIFS_CCK_TRX_8730A)
#define BIT_SET_SIFS_CCK_TRX_8730A(x, v) (BIT_CLEAR_SIFS_CCK_TRX_8730A(x) | BIT_SIFS_CCK_TRX_8730A(v))

#define BIT_SHIFT_SIFS_OFDM_CTX_8730A 8
#define BIT_MASK_SIFS_OFDM_CTX_8730A 0xff
#define BIT_SIFS_OFDM_CTX_8730A(x) (((x) & BIT_MASK_SIFS_OFDM_CTX_8730A) << BIT_SHIFT_SIFS_OFDM_CTX_8730A)
#define BITS_SIFS_OFDM_CTX_8730A (BIT_MASK_SIFS_OFDM_CTX_8730A << BIT_SHIFT_SIFS_OFDM_CTX_8730A)
#define BIT_CLEAR_SIFS_OFDM_CTX_8730A(x) ((x) & (~BITS_SIFS_OFDM_CTX_8730A))
#define BIT_GET_SIFS_OFDM_CTX_8730A(x) (((x) >> BIT_SHIFT_SIFS_OFDM_CTX_8730A) & BIT_MASK_SIFS_OFDM_CTX_8730A)
#define BIT_SET_SIFS_OFDM_CTX_8730A(x, v) (BIT_CLEAR_SIFS_OFDM_CTX_8730A(x) | BIT_SIFS_OFDM_CTX_8730A(v))

#define BIT_SHIFT_SIFS_CCK_CTX_8730A 0
#define BIT_MASK_SIFS_CCK_CTX_8730A 0xff
#define BIT_SIFS_CCK_CTX_8730A(x) (((x) & BIT_MASK_SIFS_CCK_CTX_8730A) << BIT_SHIFT_SIFS_CCK_CTX_8730A)
#define BITS_SIFS_CCK_CTX_8730A (BIT_MASK_SIFS_CCK_CTX_8730A << BIT_SHIFT_SIFS_CCK_CTX_8730A)
#define BIT_CLEAR_SIFS_CCK_CTX_8730A(x) ((x) & (~BITS_SIFS_CCK_CTX_8730A))
#define BIT_GET_SIFS_CCK_CTX_8730A(x) (((x) >> BIT_SHIFT_SIFS_CCK_CTX_8730A) & BIT_MASK_SIFS_CCK_CTX_8730A)
#define BIT_SET_SIFS_CCK_CTX_8730A(x, v) (BIT_CLEAR_SIFS_CCK_CTX_8730A(x) | BIT_SIFS_CCK_CTX_8730A(v))

/* 2 REG_TSFT_SYN_OFFSET_SLOT_8730A */

#define BIT_SHIFT_SLOTTIME_8730A 24
#define BIT_MASK_SLOTTIME_8730A 0xff
#define BIT_SLOTTIME_8730A(x) (((x) & BIT_MASK_SLOTTIME_8730A) << BIT_SHIFT_SLOTTIME_8730A)
#define BITS_SLOTTIME_8730A (BIT_MASK_SLOTTIME_8730A << BIT_SHIFT_SLOTTIME_8730A)
#define BIT_CLEAR_SLOTTIME_8730A(x) ((x) & (~BITS_SLOTTIME_8730A))
#define BIT_GET_SLOTTIME_8730A(x) (((x) >> BIT_SHIFT_SLOTTIME_8730A) & BIT_MASK_SLOTTIME_8730A)
#define BIT_SET_SLOTTIME_8730A(x, v) (BIT_CLEAR_SLOTTIME_8730A(x) | BIT_SLOTTIME_8730A(v))

#define BIT_SHIFT_AGGR_BK_TIME_8730A 16
#define BIT_MASK_AGGR_BK_TIME_8730A 0xff
#define BIT_AGGR_BK_TIME_8730A(x) (((x) & BIT_MASK_AGGR_BK_TIME_8730A) << BIT_SHIFT_AGGR_BK_TIME_8730A)
#define BITS_AGGR_BK_TIME_8730A (BIT_MASK_AGGR_BK_TIME_8730A << BIT_SHIFT_AGGR_BK_TIME_8730A)
#define BIT_CLEAR_AGGR_BK_TIME_8730A(x) ((x) & (~BITS_AGGR_BK_TIME_8730A))
#define BIT_GET_AGGR_BK_TIME_8730A(x) (((x) >> BIT_SHIFT_AGGR_BK_TIME_8730A) & BIT_MASK_AGGR_BK_TIME_8730A)
#define BIT_SET_AGGR_BK_TIME_8730A(x, v) (BIT_CLEAR_AGGR_BK_TIME_8730A(x) | BIT_AGGR_BK_TIME_8730A(v))

#define BIT_SHIFT_TSFTR_SYNC_OFFSET_8730A 0
#define BIT_MASK_TSFTR_SYNC_OFFSET_8730A 0xffff
#define BIT_TSFTR_SYNC_OFFSET_8730A(x) (((x) & BIT_MASK_TSFTR_SYNC_OFFSET_8730A) << BIT_SHIFT_TSFTR_SYNC_OFFSET_8730A)
#define BITS_TSFTR_SYNC_OFFSET_8730A (BIT_MASK_TSFTR_SYNC_OFFSET_8730A << BIT_SHIFT_TSFTR_SYNC_OFFSET_8730A)
#define BIT_CLEAR_TSFTR_SYNC_OFFSET_8730A(x) ((x) & (~BITS_TSFTR_SYNC_OFFSET_8730A))
#define BIT_GET_TSFTR_SYNC_OFFSET_8730A(x) (((x) >> BIT_SHIFT_TSFTR_SYNC_OFFSET_8730A) & BIT_MASK_TSFTR_SYNC_OFFSET_8730A)
#define BIT_SET_TSFTR_SYNC_OFFSET_8730A(x, v) (BIT_CLEAR_TSFTR_SYNC_OFFSET_8730A(x) | BIT_TSFTR_SYNC_OFFSET_8730A(v))

/* 2 REG_PS_NOA_ERLY_TIME_8730A */

#define BIT_SHIFT__NOA_OFF_ERLY_TIME_8730A 8
#define BIT_MASK__NOA_OFF_ERLY_TIME_8730A 0xff
#define BIT__NOA_OFF_ERLY_TIME_8730A(x) (((x) & BIT_MASK__NOA_OFF_ERLY_TIME_8730A) << BIT_SHIFT__NOA_OFF_ERLY_TIME_8730A)
#define BITS__NOA_OFF_ERLY_TIME_8730A (BIT_MASK__NOA_OFF_ERLY_TIME_8730A << BIT_SHIFT__NOA_OFF_ERLY_TIME_8730A)
#define BIT_CLEAR__NOA_OFF_ERLY_TIME_8730A(x) ((x) & (~BITS__NOA_OFF_ERLY_TIME_8730A))
#define BIT_GET__NOA_OFF_ERLY_TIME_8730A(x) (((x) >> BIT_SHIFT__NOA_OFF_ERLY_TIME_8730A) & BIT_MASK__NOA_OFF_ERLY_TIME_8730A)
#define BIT_SET__NOA_OFF_ERLY_TIME_8730A(x, v) (BIT_CLEAR__NOA_OFF_ERLY_TIME_8730A(x) | BIT__NOA_OFF_ERLY_TIME_8730A(v))

#define BIT_SHIFT__NOA_ON_ERLY_TIME_8730A 0
#define BIT_MASK__NOA_ON_ERLY_TIME_8730A 0xff
#define BIT__NOA_ON_ERLY_TIME_8730A(x) (((x) & BIT_MASK__NOA_ON_ERLY_TIME_8730A) << BIT_SHIFT__NOA_ON_ERLY_TIME_8730A)
#define BITS__NOA_ON_ERLY_TIME_8730A (BIT_MASK__NOA_ON_ERLY_TIME_8730A << BIT_SHIFT__NOA_ON_ERLY_TIME_8730A)
#define BIT_CLEAR__NOA_ON_ERLY_TIME_8730A(x) ((x) & (~BITS__NOA_ON_ERLY_TIME_8730A))
#define BIT_GET__NOA_ON_ERLY_TIME_8730A(x) (((x) >> BIT_SHIFT__NOA_ON_ERLY_TIME_8730A) & BIT_MASK__NOA_ON_ERLY_TIME_8730A)
#define BIT_SET__NOA_ON_ERLY_TIME_8730A(x, v) (BIT_CLEAR__NOA_ON_ERLY_TIME_8730A(x) | BIT__NOA_ON_ERLY_TIME_8730A(v))

/* 2 REG_TX_PTCL_CTRL_8730A */
#define BIT_DIS_EDCCA_8730A BIT(15)
#define BIT_DIS_CCA_8730A BIT(14)
#define BIT_LSIG_TXOP_TXCMD_NAV_8730A BIT(13)
#define BIT_SIFS_BK_EN_8730A BIT(12)

#define BIT_SHIFT_TXQ_NAV_MSK_8730A 8
#define BIT_MASK_TXQ_NAV_MSK_8730A 0xf
#define BIT_TXQ_NAV_MSK_8730A(x) (((x) & BIT_MASK_TXQ_NAV_MSK_8730A) << BIT_SHIFT_TXQ_NAV_MSK_8730A)
#define BITS_TXQ_NAV_MSK_8730A (BIT_MASK_TXQ_NAV_MSK_8730A << BIT_SHIFT_TXQ_NAV_MSK_8730A)
#define BIT_CLEAR_TXQ_NAV_MSK_8730A(x) ((x) & (~BITS_TXQ_NAV_MSK_8730A))
#define BIT_GET_TXQ_NAV_MSK_8730A(x) (((x) >> BIT_SHIFT_TXQ_NAV_MSK_8730A) & BIT_MASK_TXQ_NAV_MSK_8730A)
#define BIT_SET_TXQ_NAV_MSK_8730A(x, v) (BIT_CLEAR_TXQ_NAV_MSK_8730A(x) | BIT_TXQ_NAV_MSK_8730A(v))

#define BIT_DIS_CW_8730A BIT(7)
#define BIT_NAV_END_TXOP_8730A BIT(6)
#define BIT_RDG_END_TXOP_8730A BIT(5)
#define BIT_AC_INBCN_HOLD_8730A BIT(4)
#define BIT_MGTQ_TXOP_EN_8730A BIT(3)
#define BIT_MGTQ_RTSMF_EN_8730A BIT(2)
#define BIT_HIQ_RTSMF_EN_8730A BIT(1)
#define BIT_BCN_RTSMF_EN_8730A BIT(0)

/* 2 REG_TXPAUSE_8730A */
#define BIT_STOP_CPUMGQ_8730A BIT(7)
#define BIT_MAC_STOPBCNQ_8730A BIT(6)
#define BIT_MAC_STOPHIQ_8730A BIT(5)
#define BIT_MAC_STOPMGQ_8730A BIT(4)
#define BIT_MAC_STOPBK_8730A BIT(3)
#define BIT_MAC_STOPBE_8730A BIT(2)
#define BIT_MAC_STOPVI_8730A BIT(1)
#define BIT_MAC_STOPVO_8730A BIT(0)

/* 2 REG_DIS_TXREQ_CLR_8730A */
#define BIT_DIS_BT_CCA_8730A BIT(7)
#define BIT_DIS_TXREQ_CLR_CPUMGQ_8730A BIT(6)
#define BIT_DIS_TXREQ_CLR_HI_8730A BIT(5)
#define BIT_DIS_TXREQ_CLR_MGQ_8730A BIT(4)
#define BIT_DIS_TXREQ_CLR_BK_8730A BIT(3)
#define BIT_DIS_TXREQ_CLR_BE_8730A BIT(2)
#define BIT_DIS_TXREQ_CLR_VI_8730A BIT(1)
#define BIT_DIS_TXREQ_CLR_VO_8730A BIT(0)

/* 2 REG_RD_CTRL_8730A */
#define BIT_EN_CLR_TXREQ_INCCA_8730A BIT(15)
#define BIT_DIS_TX_OVER_BCNQ_8730A BIT(14)
#define BIT_EN_BCNERR_INCCCA_8730A BIT(13)
#define BIT_EN_BCNERR_INEDCCA_8730A BIT(12)
#define BIT_EDCCA_MSK_CNTDOWN_EN_8730A BIT(11)
#define BIT_DIS_TXOP_CFE_8730A BIT(10)
#define BIT_DIS_LSIG_CFE_8730A BIT(9)
#define BIT_DIS_STBC_CFE_8730A BIT(8)
#define BIT_BKQ_RD_INIT_EN_8730A BIT(7)
#define BIT_BEQ_RD_INIT_EN_8730A BIT(6)
#define BIT_VIQ_RD_INIT_EN_8730A BIT(5)
#define BIT_VOQ_RD_INIT_EN_8730A BIT(4)
#define BIT_BKQ_RD_RESP_EN_8730A BIT(3)
#define BIT_BEQ_RD_RESP_EN_8730A BIT(2)
#define BIT_VIQ_RD_RESP_EN_8730A BIT(1)
#define BIT_VOQ_RD_RESP_EN_8730A BIT(0)

/* 2 REG_MBSSID_CTRL_8730A */
#define BIT_MBID_BCNQ7_EN_8730A BIT(7)
#define BIT_MBID_BCNQ6_EN_8730A BIT(6)
#define BIT_MBID_BCNQ5_EN_8730A BIT(5)
#define BIT_MBID_BCNQ4_EN_8730A BIT(4)
#define BIT_MBID_BCNQ3_EN_8730A BIT(3)
#define BIT_MBID_BCNQ2_EN_8730A BIT(2)
#define BIT_MBID_BCNQ1_EN_8730A BIT(1)
#define BIT_MBID_BCNQ0_EN_8730A BIT(0)

/* 2 REG_P2P_NOA0_CTRL_8730A */
#define BIT_P2P_NOA0_ALLSTASLEEP_8730A BIT(7)
#define BIT_P2P_NOA0_DISTX_EN_8730A BIT(6)
#define BIT_P2P_NOA0_PWR_MGT_EN_8730A BIT(5)

#define BIT_SHIFT_P2P_NOA0_EN_8730A 3
#define BIT_MASK_P2P_NOA0_EN_8730A 0x3
#define BIT_P2P_NOA0_EN_8730A(x) (((x) & BIT_MASK_P2P_NOA0_EN_8730A) << BIT_SHIFT_P2P_NOA0_EN_8730A)
#define BITS_P2P_NOA0_EN_8730A (BIT_MASK_P2P_NOA0_EN_8730A << BIT_SHIFT_P2P_NOA0_EN_8730A)
#define BIT_CLEAR_P2P_NOA0_EN_8730A(x) ((x) & (~BITS_P2P_NOA0_EN_8730A))
#define BIT_GET_P2P_NOA0_EN_8730A(x) (((x) >> BIT_SHIFT_P2P_NOA0_EN_8730A) & BIT_MASK_P2P_NOA0_EN_8730A)
#define BIT_SET_P2P_NOA0_EN_8730A(x, v) (BIT_CLEAR_P2P_NOA0_EN_8730A(x) | BIT_P2P_NOA0_EN_8730A(v))

#define BIT_SHIFT_P2P_NOA0_UNIT_SEL_8730A 1
#define BIT_MASK_P2P_NOA0_UNIT_SEL_8730A 0x3
#define BIT_P2P_NOA0_UNIT_SEL_8730A(x) (((x) & BIT_MASK_P2P_NOA0_UNIT_SEL_8730A) << BIT_SHIFT_P2P_NOA0_UNIT_SEL_8730A)
#define BITS_P2P_NOA0_UNIT_SEL_8730A (BIT_MASK_P2P_NOA0_UNIT_SEL_8730A << BIT_SHIFT_P2P_NOA0_UNIT_SEL_8730A)
#define BIT_CLEAR_P2P_NOA0_UNIT_SEL_8730A(x) ((x) & (~BITS_P2P_NOA0_UNIT_SEL_8730A))
#define BIT_GET_P2P_NOA0_UNIT_SEL_8730A(x) (((x) >> BIT_SHIFT_P2P_NOA0_UNIT_SEL_8730A) & BIT_MASK_P2P_NOA0_UNIT_SEL_8730A)
#define BIT_SET_P2P_NOA0_UNIT_SEL_8730A(x, v) (BIT_CLEAR_P2P_NOA0_UNIT_SEL_8730A(x) | BIT_P2P_NOA0_UNIT_SEL_8730A(v))

#define BIT_EN_TSFBIT32_RST_NOA0_8730A BIT(0)

/* 2 REG_PKT_LIFETIME_CTRL_8730A */
#define BIT_CHANGE_POW_BCN_AREA_8730A BIT(23)
#define BIT_EN_BKF_CLR_TXREQ_8730A BIT(22)
#define BIT_EN_BCN_TX_BTCCA_8730A BIT(20)
#define BIT_DIS_PKT_TX_ATIM_8730A BIT(19)
#define BIT_DIS_BCN_DIS_CTN_8730A BIT(18)
#define BIT_EN_NAVEND_RST_TXOP_8730A BIT(17)
#define BIT_EN_FILTER_CCA_8730A BIT(16)

#define BIT_SHIFT_CCA_FILTER_THRS_8730A 8
#define BIT_MASK_CCA_FILTER_THRS_8730A 0xff
#define BIT_CCA_FILTER_THRS_8730A(x) (((x) & BIT_MASK_CCA_FILTER_THRS_8730A) << BIT_SHIFT_CCA_FILTER_THRS_8730A)
#define BITS_CCA_FILTER_THRS_8730A (BIT_MASK_CCA_FILTER_THRS_8730A << BIT_SHIFT_CCA_FILTER_THRS_8730A)
#define BIT_CLEAR_CCA_FILTER_THRS_8730A(x) ((x) & (~BITS_CCA_FILTER_THRS_8730A))
#define BIT_GET_CCA_FILTER_THRS_8730A(x) (((x) >> BIT_SHIFT_CCA_FILTER_THRS_8730A) & BIT_MASK_CCA_FILTER_THRS_8730A)
#define BIT_SET_CCA_FILTER_THRS_8730A(x, v) (BIT_CLEAR_CCA_FILTER_THRS_8730A(x) | BIT_CCA_FILTER_THRS_8730A(v))

#define BIT_SHIFT_EDCCA_THRS_8730A 0
#define BIT_MASK_EDCCA_THRS_8730A 0xff
#define BIT_EDCCA_THRS_8730A(x) (((x) & BIT_MASK_EDCCA_THRS_8730A) << BIT_SHIFT_EDCCA_THRS_8730A)
#define BITS_EDCCA_THRS_8730A (BIT_MASK_EDCCA_THRS_8730A << BIT_SHIFT_EDCCA_THRS_8730A)
#define BIT_CLEAR_EDCCA_THRS_8730A(x) ((x) & (~BITS_EDCCA_THRS_8730A))
#define BIT_GET_EDCCA_THRS_8730A(x) (((x) >> BIT_SHIFT_EDCCA_THRS_8730A) & BIT_MASK_EDCCA_THRS_8730A)
#define BIT_SET_EDCCA_THRS_8730A(x, v) (BIT_CLEAR_EDCCA_THRS_8730A(x) | BIT_EDCCA_THRS_8730A(v))

/* 2 REG_P2P_NOA0_SPEC_STATE_H_8730A */
#define BIT_POWER_STATE_0_8730A BIT(7)
#define BIT_CTWINDOW_ON_0_8730A BIT(6)
#define BIT_BEACON_AREA_ON_0_8730A BIT(5)
#define BIT_CTWIN_EARLY_DISTX_0_8730A BIT(4)
#define BIT_NOA1_OFF_PERIOD_0_8730A BIT(3)
#define BIT_FORCE_DOZE1_0_8730A BIT(2)
#define BIT_NOA0_OFF_PERIOD_0_8730A BIT(1)
#define BIT_FORCE_DOZE0_0_8730A BIT(0)

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_P2PON_DIS_TXTIME_8730A */

#define BIT_SHIFT_P2PON_DIS_TXTIME_8730A 8
#define BIT_MASK_P2PON_DIS_TXTIME_8730A 0xff
#define BIT_P2PON_DIS_TXTIME_8730A(x) (((x) & BIT_MASK_P2PON_DIS_TXTIME_8730A) << BIT_SHIFT_P2PON_DIS_TXTIME_8730A)
#define BITS_P2PON_DIS_TXTIME_8730A (BIT_MASK_P2PON_DIS_TXTIME_8730A << BIT_SHIFT_P2PON_DIS_TXTIME_8730A)
#define BIT_CLEAR_P2PON_DIS_TXTIME_8730A(x) ((x) & (~BITS_P2PON_DIS_TXTIME_8730A))
#define BIT_GET_P2PON_DIS_TXTIME_8730A(x) (((x) >> BIT_SHIFT_P2PON_DIS_TXTIME_8730A) & BIT_MASK_P2PON_DIS_TXTIME_8730A)
#define BIT_SET_P2PON_DIS_TXTIME_8730A(x, v) (BIT_CLEAR_P2PON_DIS_TXTIME_8730A(x) | BIT_P2PON_DIS_TXTIME_8730A(v))

/* 2 REG_NAN_SETTING_2_8730A */

#define BIT_SHIFT_SYNC_BCN_DELAY_8730A 0
#define BIT_MASK_SYNC_BCN_DELAY_8730A 0x3fff
#define BIT_SYNC_BCN_DELAY_8730A(x) (((x) & BIT_MASK_SYNC_BCN_DELAY_8730A) << BIT_SHIFT_SYNC_BCN_DELAY_8730A)
#define BITS_SYNC_BCN_DELAY_8730A (BIT_MASK_SYNC_BCN_DELAY_8730A << BIT_SHIFT_SYNC_BCN_DELAY_8730A)
#define BIT_CLEAR_SYNC_BCN_DELAY_8730A(x) ((x) & (~BITS_SYNC_BCN_DELAY_8730A))
#define BIT_GET_SYNC_BCN_DELAY_8730A(x) (((x) >> BIT_SHIFT_SYNC_BCN_DELAY_8730A) & BIT_MASK_SYNC_BCN_DELAY_8730A)
#define BIT_SET_SYNC_BCN_DELAY_8730A(x, v) (BIT_CLEAR_SYNC_BCN_DELAY_8730A(x) | BIT_SYNC_BCN_DELAY_8730A(v))

/* 2 REG_QUEUE_INCOL_THR_8730A */

#define BIT_SHIFT_BK_QUEUE_THR_8730A 24
#define BIT_MASK_BK_QUEUE_THR_8730A 0xff
#define BIT_BK_QUEUE_THR_8730A(x) (((x) & BIT_MASK_BK_QUEUE_THR_8730A) << BIT_SHIFT_BK_QUEUE_THR_8730A)
#define BITS_BK_QUEUE_THR_8730A (BIT_MASK_BK_QUEUE_THR_8730A << BIT_SHIFT_BK_QUEUE_THR_8730A)
#define BIT_CLEAR_BK_QUEUE_THR_8730A(x) ((x) & (~BITS_BK_QUEUE_THR_8730A))
#define BIT_GET_BK_QUEUE_THR_8730A(x) (((x) >> BIT_SHIFT_BK_QUEUE_THR_8730A) & BIT_MASK_BK_QUEUE_THR_8730A)
#define BIT_SET_BK_QUEUE_THR_8730A(x, v) (BIT_CLEAR_BK_QUEUE_THR_8730A(x) | BIT_BK_QUEUE_THR_8730A(v))

#define BIT_SHIFT_BE_QUEUE_THR_8730A 16
#define BIT_MASK_BE_QUEUE_THR_8730A 0xff
#define BIT_BE_QUEUE_THR_8730A(x) (((x) & BIT_MASK_BE_QUEUE_THR_8730A) << BIT_SHIFT_BE_QUEUE_THR_8730A)
#define BITS_BE_QUEUE_THR_8730A (BIT_MASK_BE_QUEUE_THR_8730A << BIT_SHIFT_BE_QUEUE_THR_8730A)
#define BIT_CLEAR_BE_QUEUE_THR_8730A(x) ((x) & (~BITS_BE_QUEUE_THR_8730A))
#define BIT_GET_BE_QUEUE_THR_8730A(x) (((x) >> BIT_SHIFT_BE_QUEUE_THR_8730A) & BIT_MASK_BE_QUEUE_THR_8730A)
#define BIT_SET_BE_QUEUE_THR_8730A(x, v) (BIT_CLEAR_BE_QUEUE_THR_8730A(x) | BIT_BE_QUEUE_THR_8730A(v))

#define BIT_SHIFT_VI_QUEUE_THR_8730A 8
#define BIT_MASK_VI_QUEUE_THR_8730A 0xff
#define BIT_VI_QUEUE_THR_8730A(x) (((x) & BIT_MASK_VI_QUEUE_THR_8730A) << BIT_SHIFT_VI_QUEUE_THR_8730A)
#define BITS_VI_QUEUE_THR_8730A (BIT_MASK_VI_QUEUE_THR_8730A << BIT_SHIFT_VI_QUEUE_THR_8730A)
#define BIT_CLEAR_VI_QUEUE_THR_8730A(x) ((x) & (~BITS_VI_QUEUE_THR_8730A))
#define BIT_GET_VI_QUEUE_THR_8730A(x) (((x) >> BIT_SHIFT_VI_QUEUE_THR_8730A) & BIT_MASK_VI_QUEUE_THR_8730A)
#define BIT_SET_VI_QUEUE_THR_8730A(x, v) (BIT_CLEAR_VI_QUEUE_THR_8730A(x) | BIT_VI_QUEUE_THR_8730A(v))

#define BIT_SHIFT_VO_QUEUE_THR_8730A 0
#define BIT_MASK_VO_QUEUE_THR_8730A 0xff
#define BIT_VO_QUEUE_THR_8730A(x) (((x) & BIT_MASK_VO_QUEUE_THR_8730A) << BIT_SHIFT_VO_QUEUE_THR_8730A)
#define BITS_VO_QUEUE_THR_8730A (BIT_MASK_VO_QUEUE_THR_8730A << BIT_SHIFT_VO_QUEUE_THR_8730A)
#define BIT_CLEAR_VO_QUEUE_THR_8730A(x) ((x) & (~BITS_VO_QUEUE_THR_8730A))
#define BIT_GET_VO_QUEUE_THR_8730A(x) (((x) >> BIT_SHIFT_VO_QUEUE_THR_8730A) & BIT_MASK_VO_QUEUE_THR_8730A)
#define BIT_SET_VO_QUEUE_THR_8730A(x, v) (BIT_CLEAR_VO_QUEUE_THR_8730A(x) | BIT_VO_QUEUE_THR_8730A(v))

/* 2 REG_QUEUE_INCOL_EN_8730A */
#define BIT_DIS_ZGBCCA_8730A BIT(31)
#define BIT_TXOP_FAIL_BREAK_8730A BIT(21)
#define BIT_EN_TBTT_AREA_BLK_4AC_8730A BIT(20)
#define BIT_ENABLE_RANDOM_SHIFT_TX_8730A BIT(19)
#define BIT_ENABLE_EDCA_REF_FUNCTION_8730A BIT(18)
#define BIT_ENABLE_INTERCOL_EDCA_REF_8730A BIT(17)
#define BIT_ACQ_MAX_INCOL_EN_8730A BIT(16)

#define BIT_SHIFT_BK_TRIGGER_NUM_8730A 12
#define BIT_MASK_BK_TRIGGER_NUM_8730A 0xf
#define BIT_BK_TRIGGER_NUM_8730A(x) (((x) & BIT_MASK_BK_TRIGGER_NUM_8730A) << BIT_SHIFT_BK_TRIGGER_NUM_8730A)
#define BITS_BK_TRIGGER_NUM_8730A (BIT_MASK_BK_TRIGGER_NUM_8730A << BIT_SHIFT_BK_TRIGGER_NUM_8730A)
#define BIT_CLEAR_BK_TRIGGER_NUM_8730A(x) ((x) & (~BITS_BK_TRIGGER_NUM_8730A))
#define BIT_GET_BK_TRIGGER_NUM_8730A(x) (((x) >> BIT_SHIFT_BK_TRIGGER_NUM_8730A) & BIT_MASK_BK_TRIGGER_NUM_8730A)
#define BIT_SET_BK_TRIGGER_NUM_8730A(x, v) (BIT_CLEAR_BK_TRIGGER_NUM_8730A(x) | BIT_BK_TRIGGER_NUM_8730A(v))

#define BIT_SHIFT_BE_TRIGGER_NUM_8730A 8
#define BIT_MASK_BE_TRIGGER_NUM_8730A 0xf
#define BIT_BE_TRIGGER_NUM_8730A(x) (((x) & BIT_MASK_BE_TRIGGER_NUM_8730A) << BIT_SHIFT_BE_TRIGGER_NUM_8730A)
#define BITS_BE_TRIGGER_NUM_8730A (BIT_MASK_BE_TRIGGER_NUM_8730A << BIT_SHIFT_BE_TRIGGER_NUM_8730A)
#define BIT_CLEAR_BE_TRIGGER_NUM_8730A(x) ((x) & (~BITS_BE_TRIGGER_NUM_8730A))
#define BIT_GET_BE_TRIGGER_NUM_8730A(x) (((x) >> BIT_SHIFT_BE_TRIGGER_NUM_8730A) & BIT_MASK_BE_TRIGGER_NUM_8730A)
#define BIT_SET_BE_TRIGGER_NUM_8730A(x, v) (BIT_CLEAR_BE_TRIGGER_NUM_8730A(x) | BIT_BE_TRIGGER_NUM_8730A(v))

#define BIT_SHIFT_VI_TRIGGER_NUM_8730A 4
#define BIT_MASK_VI_TRIGGER_NUM_8730A 0xf
#define BIT_VI_TRIGGER_NUM_8730A(x) (((x) & BIT_MASK_VI_TRIGGER_NUM_8730A) << BIT_SHIFT_VI_TRIGGER_NUM_8730A)
#define BITS_VI_TRIGGER_NUM_8730A (BIT_MASK_VI_TRIGGER_NUM_8730A << BIT_SHIFT_VI_TRIGGER_NUM_8730A)
#define BIT_CLEAR_VI_TRIGGER_NUM_8730A(x) ((x) & (~BITS_VI_TRIGGER_NUM_8730A))
#define BIT_GET_VI_TRIGGER_NUM_8730A(x) (((x) >> BIT_SHIFT_VI_TRIGGER_NUM_8730A) & BIT_MASK_VI_TRIGGER_NUM_8730A)
#define BIT_SET_VI_TRIGGER_NUM_8730A(x, v) (BIT_CLEAR_VI_TRIGGER_NUM_8730A(x) | BIT_VI_TRIGGER_NUM_8730A(v))

#define BIT_SHIFT_VO_TRIGGER_NUM_8730A 0
#define BIT_MASK_VO_TRIGGER_NUM_8730A 0xf
#define BIT_VO_TRIGGER_NUM_8730A(x) (((x) & BIT_MASK_VO_TRIGGER_NUM_8730A) << BIT_SHIFT_VO_TRIGGER_NUM_8730A)
#define BITS_VO_TRIGGER_NUM_8730A (BIT_MASK_VO_TRIGGER_NUM_8730A << BIT_SHIFT_VO_TRIGGER_NUM_8730A)
#define BIT_CLEAR_VO_TRIGGER_NUM_8730A(x) ((x) & (~BITS_VO_TRIGGER_NUM_8730A))
#define BIT_GET_VO_TRIGGER_NUM_8730A(x) (((x) >> BIT_SHIFT_VO_TRIGGER_NUM_8730A) & BIT_MASK_VO_TRIGGER_NUM_8730A)
#define BIT_SET_VO_TRIGGER_NUM_8730A(x, v) (BIT_CLEAR_VO_TRIGGER_NUM_8730A(x) | BIT_VO_TRIGGER_NUM_8730A(v))

/* 2 REG_TBTT_PROHIBIT_8730A */
#define BIT_EN_TBTT_AREA_FOR_BB_8730A BIT(20)

#define BIT_SHIFT_TBTT_HOLD_TIME_8730A 8
#define BIT_MASK_TBTT_HOLD_TIME_8730A 0xfff
#define BIT_TBTT_HOLD_TIME_8730A(x) (((x) & BIT_MASK_TBTT_HOLD_TIME_8730A) << BIT_SHIFT_TBTT_HOLD_TIME_8730A)
#define BITS_TBTT_HOLD_TIME_8730A (BIT_MASK_TBTT_HOLD_TIME_8730A << BIT_SHIFT_TBTT_HOLD_TIME_8730A)
#define BIT_CLEAR_TBTT_HOLD_TIME_8730A(x) ((x) & (~BITS_TBTT_HOLD_TIME_8730A))
#define BIT_GET_TBTT_HOLD_TIME_8730A(x) (((x) >> BIT_SHIFT_TBTT_HOLD_TIME_8730A) & BIT_MASK_TBTT_HOLD_TIME_8730A)
#define BIT_SET_TBTT_HOLD_TIME_8730A(x, v) (BIT_CLEAR_TBTT_HOLD_TIME_8730A(x) | BIT_TBTT_HOLD_TIME_8730A(v))

#define BIT_SHIFT_TBTT_HOLD_TIME_INFRA_8730A 4
#define BIT_MASK_TBTT_HOLD_TIME_INFRA_8730A 0xf
#define BIT_TBTT_HOLD_TIME_INFRA_8730A(x) (((x) & BIT_MASK_TBTT_HOLD_TIME_INFRA_8730A) << BIT_SHIFT_TBTT_HOLD_TIME_INFRA_8730A)
#define BITS_TBTT_HOLD_TIME_INFRA_8730A (BIT_MASK_TBTT_HOLD_TIME_INFRA_8730A << BIT_SHIFT_TBTT_HOLD_TIME_INFRA_8730A)
#define BIT_CLEAR_TBTT_HOLD_TIME_INFRA_8730A(x) ((x) & (~BITS_TBTT_HOLD_TIME_INFRA_8730A))
#define BIT_GET_TBTT_HOLD_TIME_INFRA_8730A(x) (((x) >> BIT_SHIFT_TBTT_HOLD_TIME_INFRA_8730A) & BIT_MASK_TBTT_HOLD_TIME_INFRA_8730A)
#define BIT_SET_TBTT_HOLD_TIME_INFRA_8730A(x, v) (BIT_CLEAR_TBTT_HOLD_TIME_INFRA_8730A(x) | BIT_TBTT_HOLD_TIME_INFRA_8730A(v))

#define BIT_SHIFT_TBTT_PROHIBIT_SETUP_8730A 0
#define BIT_MASK_TBTT_PROHIBIT_SETUP_8730A 0xf
#define BIT_TBTT_PROHIBIT_SETUP_8730A(x) (((x) & BIT_MASK_TBTT_PROHIBIT_SETUP_8730A) << BIT_SHIFT_TBTT_PROHIBIT_SETUP_8730A)
#define BITS_TBTT_PROHIBIT_SETUP_8730A (BIT_MASK_TBTT_PROHIBIT_SETUP_8730A << BIT_SHIFT_TBTT_PROHIBIT_SETUP_8730A)
#define BIT_CLEAR_TBTT_PROHIBIT_SETUP_8730A(x) ((x) & (~BITS_TBTT_PROHIBIT_SETUP_8730A))
#define BIT_GET_TBTT_PROHIBIT_SETUP_8730A(x) (((x) >> BIT_SHIFT_TBTT_PROHIBIT_SETUP_8730A) & BIT_MASK_TBTT_PROHIBIT_SETUP_8730A)
#define BIT_SET_TBTT_PROHIBIT_SETUP_8730A(x, v) (BIT_CLEAR_TBTT_PROHIBIT_SETUP_8730A(x) | BIT_TBTT_PROHIBIT_SETUP_8730A(v))

/* 2 REG_P2P_NOA0_SPEC_STATE_L_8730A */
#define BIT_SPEC_POWER_STATE_0_8730A BIT(7)
#define BIT_SPEC_CTWINDOW_ON_0_8730A BIT(6)
#define BIT_SPEC_BEACON_AREA_ON_0_8730A BIT(5)
#define BIT_SPEC_CTWIN_EARLY_DISTX_0_8730A BIT(4)
#define BIT_SPEC_NOA1_OFF_PERIOD_0_8730A BIT(3)
#define BIT_SPEC_FORCE_DOZE1_0_8730A BIT(2)
#define BIT_SPEC_NOA0_OFF_PERIOD_0_8730A BIT(1)
#define BIT_SPEC_FORCE_DOZE0_0_8730A BIT(0)

/* 2 REG_NAV_CTRL_8730A */

#define BIT_SHIFT_NAV_PROT_LEN_8730A 16
#define BIT_MASK_NAV_PROT_LEN_8730A 0xffff
#define BIT_NAV_PROT_LEN_8730A(x) (((x) & BIT_MASK_NAV_PROT_LEN_8730A) << BIT_SHIFT_NAV_PROT_LEN_8730A)
#define BITS_NAV_PROT_LEN_8730A (BIT_MASK_NAV_PROT_LEN_8730A << BIT_SHIFT_NAV_PROT_LEN_8730A)
#define BIT_CLEAR_NAV_PROT_LEN_8730A(x) ((x) & (~BITS_NAV_PROT_LEN_8730A))
#define BIT_GET_NAV_PROT_LEN_8730A(x) (((x) >> BIT_SHIFT_NAV_PROT_LEN_8730A) & BIT_MASK_NAV_PROT_LEN_8730A)
#define BIT_SET_NAV_PROT_LEN_8730A(x, v) (BIT_CLEAR_NAV_PROT_LEN_8730A(x) | BIT_NAV_PROT_LEN_8730A(v))

#define BIT_SHIFT_RD_NAV_PROT_NXT_8730A 0
#define BIT_MASK_RD_NAV_PROT_NXT_8730A 0xffff
#define BIT_RD_NAV_PROT_NXT_8730A(x) (((x) & BIT_MASK_RD_NAV_PROT_NXT_8730A) << BIT_SHIFT_RD_NAV_PROT_NXT_8730A)
#define BITS_RD_NAV_PROT_NXT_8730A (BIT_MASK_RD_NAV_PROT_NXT_8730A << BIT_SHIFT_RD_NAV_PROT_NXT_8730A)
#define BIT_CLEAR_RD_NAV_PROT_NXT_8730A(x) ((x) & (~BITS_RD_NAV_PROT_NXT_8730A))
#define BIT_GET_RD_NAV_PROT_NXT_8730A(x) (((x) >> BIT_SHIFT_RD_NAV_PROT_NXT_8730A) & BIT_MASK_RD_NAV_PROT_NXT_8730A)
#define BIT_SET_RD_NAV_PROT_NXT_8730A(x, v) (BIT_CLEAR_RD_NAV_PROT_NXT_8730A(x) | BIT_RD_NAV_PROT_NXT_8730A(v))

/* 2 REG_FTM_CTRL_8730A */
#define BIT_FTM_TSF_R2T_PORT_8730A BIT(24)
#define BIT_FTM_TSF_T2R_PORT_8730A BIT(20)
#define BIT_FTM_PTT_PORT_8730A BIT(16)

#define BIT_SHIFT_FTM_PTT_8730A 0
#define BIT_MASK_FTM_PTT_8730A 0xffff
#define BIT_FTM_PTT_8730A(x) (((x) & BIT_MASK_FTM_PTT_8730A) << BIT_SHIFT_FTM_PTT_8730A)
#define BITS_FTM_PTT_8730A (BIT_MASK_FTM_PTT_8730A << BIT_SHIFT_FTM_PTT_8730A)
#define BIT_CLEAR_FTM_PTT_8730A(x) ((x) & (~BITS_FTM_PTT_8730A))
#define BIT_GET_FTM_PTT_8730A(x) (((x) >> BIT_SHIFT_FTM_PTT_8730A) & BIT_MASK_FTM_PTT_8730A)
#define BIT_SET_FTM_PTT_8730A(x, v) (BIT_CLEAR_FTM_PTT_8730A(x) | BIT_FTM_PTT_8730A(v))

/* 2 REG_FTM_TSF_CNT_8730A */

#define BIT_SHIFT_FTM_TSF_R2T_8730A 16
#define BIT_MASK_FTM_TSF_R2T_8730A 0xffff
#define BIT_FTM_TSF_R2T_8730A(x) (((x) & BIT_MASK_FTM_TSF_R2T_8730A) << BIT_SHIFT_FTM_TSF_R2T_8730A)
#define BITS_FTM_TSF_R2T_8730A (BIT_MASK_FTM_TSF_R2T_8730A << BIT_SHIFT_FTM_TSF_R2T_8730A)
#define BIT_CLEAR_FTM_TSF_R2T_8730A(x) ((x) & (~BITS_FTM_TSF_R2T_8730A))
#define BIT_GET_FTM_TSF_R2T_8730A(x) (((x) >> BIT_SHIFT_FTM_TSF_R2T_8730A) & BIT_MASK_FTM_TSF_R2T_8730A)
#define BIT_SET_FTM_TSF_R2T_8730A(x, v) (BIT_CLEAR_FTM_TSF_R2T_8730A(x) | BIT_FTM_TSF_R2T_8730A(v))

#define BIT_SHIFT_FTM_TSF_T2R_8730A 0
#define BIT_MASK_FTM_TSF_T2R_8730A 0xffff
#define BIT_FTM_TSF_T2R_8730A(x) (((x) & BIT_MASK_FTM_TSF_T2R_8730A) << BIT_SHIFT_FTM_TSF_T2R_8730A)
#define BITS_FTM_TSF_T2R_8730A (BIT_MASK_FTM_TSF_T2R_8730A << BIT_SHIFT_FTM_TSF_T2R_8730A)
#define BIT_CLEAR_FTM_TSF_T2R_8730A(x) ((x) & (~BITS_FTM_TSF_T2R_8730A))
#define BIT_GET_FTM_TSF_T2R_8730A(x) (((x) >> BIT_SHIFT_FTM_TSF_T2R_8730A) & BIT_MASK_FTM_TSF_T2R_8730A)
#define BIT_SET_FTM_TSF_T2R_8730A(x, v) (BIT_CLEAR_FTM_TSF_T2R_8730A(x) | BIT_FTM_TSF_T2R_8730A(v))

/* 2 REG_BCN_CTRL_PORT0_8730A */
#define BIT_P0_RXBCN_RPT_ENABLE_8730A BIT(7)
#define BIT_P0_DIS_RX_BSSID_FIT_8730A BIT(6)
#define BIT_P0_TXBCN_RPT_ENABLE_8730A BIT(5)
#define BIT_P0_DIS_TSF_UDT_8730A BIT(4)
#define BIT_P0_EN_BCN_FUNCTION_8730A BIT(3)
#define BIT_P0_EN_BCN_RPT_8730A BIT(2)
#define BIT_P0_EN_P2P_CTWINDOW_8730A BIT(1)
#define BIT_P0_EN_P2P_BCNQ_AREA_8730A BIT(0)

/* 2 REG_BCN_CTRL_PORT1_8730A */
#define BIT_P1_RXBCN_RPT_ENABLE_8730A BIT(7)
#define BIT_P1_DIS_RX_BSSID_FIT_8730A BIT(6)
#define BIT_P1_TXBCN_RPT_ENABLE_8730A BIT(5)
#define BIT_P1_DIS_TSF_UDT_8730A BIT(4)
#define BIT_P1_EN_BCN_FUNCTION_8730A BIT(3)
#define BIT_P1_EN_BCN_RPT_8730A BIT(2)
#define BIT_P1_ENP2P_CTWINDOW_8730A BIT(1)
#define BIT_P1_ENP2P_BCNQ_AREA_8730A BIT(0)

/* 2 REG_MBID_NUM_P2P_RST_8730A */
#define BIT_P2P_PWR_RST5_8730A BIT(7)
#define BIT_P2P_PWR_RST4_8730A BIT(6)
#define BIT_P2P_PWR_RST3_8730A BIT(5)
#define BIT_P2P_PWR_RST2_8730A BIT(4)
#define BIT_EN_PRE_DL_BEACON_8730A BIT(3)

#define BIT_SHIFT_MBID_BCN_NUM_8730A 0
#define BIT_MASK_MBID_BCN_NUM_8730A 0x7
#define BIT_MBID_BCN_NUM_8730A(x) (((x) & BIT_MASK_MBID_BCN_NUM_8730A) << BIT_SHIFT_MBID_BCN_NUM_8730A)
#define BITS_MBID_BCN_NUM_8730A (BIT_MASK_MBID_BCN_NUM_8730A << BIT_SHIFT_MBID_BCN_NUM_8730A)
#define BIT_CLEAR_MBID_BCN_NUM_8730A(x) ((x) & (~BITS_MBID_BCN_NUM_8730A))
#define BIT_GET_MBID_BCN_NUM_8730A(x) (((x) >> BIT_SHIFT_MBID_BCN_NUM_8730A) & BIT_MASK_MBID_BCN_NUM_8730A)
#define BIT_SET_MBID_BCN_NUM_8730A(x, v) (BIT_CLEAR_MBID_BCN_NUM_8730A(x) | BIT_MBID_BCN_NUM_8730A(v))

/* 2 REG_DUAL_TSF_RST_8730A */
#define BIT_P2P_PWR_RST1_8730A BIT(6)
#define BIT_SCHEDULER_RST_8730A BIT(5)
#define BIT_P2P_PWR_RST0_8730A BIT(4)
#define BIT_TSFTR1_SYNC_EN_8730A BIT(3)
#define BIT_TSFTR_SYNC_EN_8730A BIT(2)
#define BIT_TSFTR1_RST_8730A BIT(1)
#define BIT_TSFTR_RST_8730A BIT(0)

/* 2 REG_PORT0_BCN_SPACE_8730A */

#define BIT_SHIFT_BCN_SUB_SPACE_PORT0_8730A 16
#define BIT_MASK_BCN_SUB_SPACE_PORT0_8730A 0xffff
#define BIT_BCN_SUB_SPACE_PORT0_8730A(x) (((x) & BIT_MASK_BCN_SUB_SPACE_PORT0_8730A) << BIT_SHIFT_BCN_SUB_SPACE_PORT0_8730A)
#define BITS_BCN_SUB_SPACE_PORT0_8730A (BIT_MASK_BCN_SUB_SPACE_PORT0_8730A << BIT_SHIFT_BCN_SUB_SPACE_PORT0_8730A)
#define BIT_CLEAR_BCN_SUB_SPACE_PORT0_8730A(x) ((x) & (~BITS_BCN_SUB_SPACE_PORT0_8730A))
#define BIT_GET_BCN_SUB_SPACE_PORT0_8730A(x) (((x) >> BIT_SHIFT_BCN_SUB_SPACE_PORT0_8730A) & BIT_MASK_BCN_SUB_SPACE_PORT0_8730A)
#define BIT_SET_BCN_SUB_SPACE_PORT0_8730A(x, v) (BIT_CLEAR_BCN_SUB_SPACE_PORT0_8730A(x) | BIT_BCN_SUB_SPACE_PORT0_8730A(v))

#define BIT_SHIFT_BCN_SPACE_PORT0_8730A 0
#define BIT_MASK_BCN_SPACE_PORT0_8730A 0xffff
#define BIT_BCN_SPACE_PORT0_8730A(x) (((x) & BIT_MASK_BCN_SPACE_PORT0_8730A) << BIT_SHIFT_BCN_SPACE_PORT0_8730A)
#define BITS_BCN_SPACE_PORT0_8730A (BIT_MASK_BCN_SPACE_PORT0_8730A << BIT_SHIFT_BCN_SPACE_PORT0_8730A)
#define BIT_CLEAR_BCN_SPACE_PORT0_8730A(x) ((x) & (~BITS_BCN_SPACE_PORT0_8730A))
#define BIT_GET_BCN_SPACE_PORT0_8730A(x) (((x) >> BIT_SHIFT_BCN_SPACE_PORT0_8730A) & BIT_MASK_BCN_SPACE_PORT0_8730A)
#define BIT_SET_BCN_SPACE_PORT0_8730A(x, v) (BIT_CLEAR_BCN_SPACE_PORT0_8730A(x) | BIT_BCN_SPACE_PORT0_8730A(v))

/* 2 REG_PORT0_BCN_ERLY_DMA_CTRL_8730A */

#define BIT_SHIFT_BCNDMATIM_P0_8730A 8
#define BIT_MASK_BCNDMATIM_P0_8730A 0xff
#define BIT_BCNDMATIM_P0_8730A(x) (((x) & BIT_MASK_BCNDMATIM_P0_8730A) << BIT_SHIFT_BCNDMATIM_P0_8730A)
#define BITS_BCNDMATIM_P0_8730A (BIT_MASK_BCNDMATIM_P0_8730A << BIT_SHIFT_BCNDMATIM_P0_8730A)
#define BIT_CLEAR_BCNDMATIM_P0_8730A(x) ((x) & (~BITS_BCNDMATIM_P0_8730A))
#define BIT_GET_BCNDMATIM_P0_8730A(x) (((x) >> BIT_SHIFT_BCNDMATIM_P0_8730A) & BIT_MASK_BCNDMATIM_P0_8730A)
#define BIT_SET_BCNDMATIM_P0_8730A(x, v) (BIT_CLEAR_BCNDMATIM_P0_8730A(x) | BIT_BCNDMATIM_P0_8730A(v))

#define BIT_SHIFT_DRVERLYITV_P0_8730A 0
#define BIT_MASK_DRVERLYITV_P0_8730A 0xff
#define BIT_DRVERLYITV_P0_8730A(x) (((x) & BIT_MASK_DRVERLYITV_P0_8730A) << BIT_SHIFT_DRVERLYITV_P0_8730A)
#define BITS_DRVERLYITV_P0_8730A (BIT_MASK_DRVERLYITV_P0_8730A << BIT_SHIFT_DRVERLYITV_P0_8730A)
#define BIT_CLEAR_DRVERLYITV_P0_8730A(x) ((x) & (~BITS_DRVERLYITV_P0_8730A))
#define BIT_GET_DRVERLYITV_P0_8730A(x) (((x) >> BIT_SHIFT_DRVERLYITV_P0_8730A) & BIT_MASK_DRVERLYITV_P0_8730A)
#define BIT_SET_DRVERLYITV_P0_8730A(x, v) (BIT_CLEAR_DRVERLYITV_P0_8730A(x) | BIT_DRVERLYITV_P0_8730A(v))

/* 2 REG_ATIMWND0_8730A */

#define BIT_SHIFT_ATIMWND0_8730A 0
#define BIT_MASK_ATIMWND0_8730A 0xffff
#define BIT_ATIMWND0_8730A(x) (((x) & BIT_MASK_ATIMWND0_8730A) << BIT_SHIFT_ATIMWND0_8730A)
#define BITS_ATIMWND0_8730A (BIT_MASK_ATIMWND0_8730A << BIT_SHIFT_ATIMWND0_8730A)
#define BIT_CLEAR_ATIMWND0_8730A(x) ((x) & (~BITS_ATIMWND0_8730A))
#define BIT_GET_ATIMWND0_8730A(x) (((x) >> BIT_SHIFT_ATIMWND0_8730A) & BIT_MASK_ATIMWND0_8730A)
#define BIT_SET_ATIMWND0_8730A(x, v) (BIT_CLEAR_ATIMWND0_8730A(x) | BIT_ATIMWND0_8730A(v))

/* 2 REG_USTIME_TSF_8730A */

#define BIT_SHIFT_USTIME_TSF_8730A 0
#define BIT_MASK_USTIME_TSF_8730A 0xff
#define BIT_USTIME_TSF_8730A(x) (((x) & BIT_MASK_USTIME_TSF_8730A) << BIT_SHIFT_USTIME_TSF_8730A)
#define BITS_USTIME_TSF_8730A (BIT_MASK_USTIME_TSF_8730A << BIT_SHIFT_USTIME_TSF_8730A)
#define BIT_CLEAR_USTIME_TSF_8730A(x) ((x) & (~BITS_USTIME_TSF_8730A))
#define BIT_GET_USTIME_TSF_8730A(x) (((x) >> BIT_SHIFT_USTIME_TSF_8730A) & BIT_MASK_USTIME_TSF_8730A)
#define BIT_SET_USTIME_TSF_8730A(x, v) (BIT_CLEAR_USTIME_TSF_8730A(x) | BIT_USTIME_TSF_8730A(v))

/* 2 REG_BCN_MAX_ERR_8730A */

#define BIT_SHIFT_BCN_MAX_ERR_8730A 0
#define BIT_MASK_BCN_MAX_ERR_8730A 0xff
#define BIT_BCN_MAX_ERR_8730A(x) (((x) & BIT_MASK_BCN_MAX_ERR_8730A) << BIT_SHIFT_BCN_MAX_ERR_8730A)
#define BITS_BCN_MAX_ERR_8730A (BIT_MASK_BCN_MAX_ERR_8730A << BIT_SHIFT_BCN_MAX_ERR_8730A)
#define BIT_CLEAR_BCN_MAX_ERR_8730A(x) ((x) & (~BITS_BCN_MAX_ERR_8730A))
#define BIT_GET_BCN_MAX_ERR_8730A(x) (((x) >> BIT_SHIFT_BCN_MAX_ERR_8730A) & BIT_MASK_BCN_MAX_ERR_8730A)
#define BIT_SET_BCN_MAX_ERR_8730A(x, v) (BIT_CLEAR_BCN_MAX_ERR_8730A(x) | BIT_BCN_MAX_ERR_8730A(v))

/* 2 REG_RXTSF_OFFSET_CCK_8730A */

#define BIT_SHIFT_CCK_RXTSF_OFFSET_8730A 0
#define BIT_MASK_CCK_RXTSF_OFFSET_8730A 0xff
#define BIT_CCK_RXTSF_OFFSET_8730A(x) (((x) & BIT_MASK_CCK_RXTSF_OFFSET_8730A) << BIT_SHIFT_CCK_RXTSF_OFFSET_8730A)
#define BITS_CCK_RXTSF_OFFSET_8730A (BIT_MASK_CCK_RXTSF_OFFSET_8730A << BIT_SHIFT_CCK_RXTSF_OFFSET_8730A)
#define BIT_CLEAR_CCK_RXTSF_OFFSET_8730A(x) ((x) & (~BITS_CCK_RXTSF_OFFSET_8730A))
#define BIT_GET_CCK_RXTSF_OFFSET_8730A(x) (((x) >> BIT_SHIFT_CCK_RXTSF_OFFSET_8730A) & BIT_MASK_CCK_RXTSF_OFFSET_8730A)
#define BIT_SET_CCK_RXTSF_OFFSET_8730A(x, v) (BIT_CLEAR_CCK_RXTSF_OFFSET_8730A(x) | BIT_CCK_RXTSF_OFFSET_8730A(v))

/* 2 REG_RXTSF_OFFSET_OFDM_8730A */

#define BIT_SHIFT_OFDM_RXTSF_OFFSET_8730A 0
#define BIT_MASK_OFDM_RXTSF_OFFSET_8730A 0xff
#define BIT_OFDM_RXTSF_OFFSET_8730A(x) (((x) & BIT_MASK_OFDM_RXTSF_OFFSET_8730A) << BIT_SHIFT_OFDM_RXTSF_OFFSET_8730A)
#define BITS_OFDM_RXTSF_OFFSET_8730A (BIT_MASK_OFDM_RXTSF_OFFSET_8730A << BIT_SHIFT_OFDM_RXTSF_OFFSET_8730A)
#define BIT_CLEAR_OFDM_RXTSF_OFFSET_8730A(x) ((x) & (~BITS_OFDM_RXTSF_OFFSET_8730A))
#define BIT_GET_OFDM_RXTSF_OFFSET_8730A(x) (((x) >> BIT_SHIFT_OFDM_RXTSF_OFFSET_8730A) & BIT_MASK_OFDM_RXTSF_OFFSET_8730A)
#define BIT_SET_OFDM_RXTSF_OFFSET_8730A(x, v) (BIT_CLEAR_OFDM_RXTSF_OFFSET_8730A(x) | BIT_OFDM_RXTSF_OFFSET_8730A(v))

/* 2 REG_P0_TSFTR_L_8730A */

#define BIT_SHIFT_P0_TSF_TIMER_L_8730A 0
#define BIT_MASK_P0_TSF_TIMER_L_8730A 0xffffffffL
#define BIT_P0_TSF_TIMER_L_8730A(x) (((x) & BIT_MASK_P0_TSF_TIMER_L_8730A) << BIT_SHIFT_P0_TSF_TIMER_L_8730A)
#define BITS_P0_TSF_TIMER_L_8730A (BIT_MASK_P0_TSF_TIMER_L_8730A << BIT_SHIFT_P0_TSF_TIMER_L_8730A)
#define BIT_CLEAR_P0_TSF_TIMER_L_8730A(x) ((x) & (~BITS_P0_TSF_TIMER_L_8730A))
#define BIT_GET_P0_TSF_TIMER_L_8730A(x) (((x) >> BIT_SHIFT_P0_TSF_TIMER_L_8730A) & BIT_MASK_P0_TSF_TIMER_L_8730A)
#define BIT_SET_P0_TSF_TIMER_L_8730A(x, v) (BIT_CLEAR_P0_TSF_TIMER_L_8730A(x) | BIT_P0_TSF_TIMER_L_8730A(v))

/* 2 REG_P0_TSFTR_H_8730A */

#define BIT_SHIFT_P0_TSF_TIMER_H_8730A 0
#define BIT_MASK_P0_TSF_TIMER_H_8730A 0xffffffffL
#define BIT_P0_TSF_TIMER_H_8730A(x) (((x) & BIT_MASK_P0_TSF_TIMER_H_8730A) << BIT_SHIFT_P0_TSF_TIMER_H_8730A)
#define BITS_P0_TSF_TIMER_H_8730A (BIT_MASK_P0_TSF_TIMER_H_8730A << BIT_SHIFT_P0_TSF_TIMER_H_8730A)
#define BIT_CLEAR_P0_TSF_TIMER_H_8730A(x) ((x) & (~BITS_P0_TSF_TIMER_H_8730A))
#define BIT_GET_P0_TSF_TIMER_H_8730A(x) (((x) >> BIT_SHIFT_P0_TSF_TIMER_H_8730A) & BIT_MASK_P0_TSF_TIMER_H_8730A)
#define BIT_SET_P0_TSF_TIMER_H_8730A(x, v) (BIT_CLEAR_P0_TSF_TIMER_H_8730A(x) | BIT_P0_TSF_TIMER_H_8730A(v))

/* 2 REG_P1_TSFTR_L_8730A */

#define BIT_SHIFT_P1_TSF_TIMER_L_8730A 0
#define BIT_MASK_P1_TSF_TIMER_L_8730A 0xffffffffL
#define BIT_P1_TSF_TIMER_L_8730A(x) (((x) & BIT_MASK_P1_TSF_TIMER_L_8730A) << BIT_SHIFT_P1_TSF_TIMER_L_8730A)
#define BITS_P1_TSF_TIMER_L_8730A (BIT_MASK_P1_TSF_TIMER_L_8730A << BIT_SHIFT_P1_TSF_TIMER_L_8730A)
#define BIT_CLEAR_P1_TSF_TIMER_L_8730A(x) ((x) & (~BITS_P1_TSF_TIMER_L_8730A))
#define BIT_GET_P1_TSF_TIMER_L_8730A(x) (((x) >> BIT_SHIFT_P1_TSF_TIMER_L_8730A) & BIT_MASK_P1_TSF_TIMER_L_8730A)
#define BIT_SET_P1_TSF_TIMER_L_8730A(x, v) (BIT_CLEAR_P1_TSF_TIMER_L_8730A(x) | BIT_P1_TSF_TIMER_L_8730A(v))

/* 2 REG_P1_TSFTR_H_8730A */

#define BIT_SHIFT_P1_TSF_TIMER_H_8730A 0
#define BIT_MASK_P1_TSF_TIMER_H_8730A 0xffffffffL
#define BIT_P1_TSF_TIMER_H_8730A(x) (((x) & BIT_MASK_P1_TSF_TIMER_H_8730A) << BIT_SHIFT_P1_TSF_TIMER_H_8730A)
#define BITS_P1_TSF_TIMER_H_8730A (BIT_MASK_P1_TSF_TIMER_H_8730A << BIT_SHIFT_P1_TSF_TIMER_H_8730A)
#define BIT_CLEAR_P1_TSF_TIMER_H_8730A(x) ((x) & (~BITS_P1_TSF_TIMER_H_8730A))
#define BIT_GET_P1_TSF_TIMER_H_8730A(x) (((x) >> BIT_SHIFT_P1_TSF_TIMER_H_8730A) & BIT_MASK_P1_TSF_TIMER_H_8730A)
#define BIT_SET_P1_TSF_TIMER_H_8730A(x, v) (BIT_CLEAR_P1_TSF_TIMER_H_8730A(x) | BIT_P1_TSF_TIMER_H_8730A(v))

/* 2 REG_BCN_ERLY_CTW_CTRL_8730A */

#define BIT_SHIFT_BCNIVLCUNT_P0_8730A 24
#define BIT_MASK_BCNIVLCUNT_P0_8730A 0x7f
#define BIT_BCNIVLCUNT_P0_8730A(x) (((x) & BIT_MASK_BCNIVLCUNT_P0_8730A) << BIT_SHIFT_BCNIVLCUNT_P0_8730A)
#define BITS_BCNIVLCUNT_P0_8730A (BIT_MASK_BCNIVLCUNT_P0_8730A << BIT_SHIFT_BCNIVLCUNT_P0_8730A)
#define BIT_CLEAR_BCNIVLCUNT_P0_8730A(x) ((x) & (~BITS_BCNIVLCUNT_P0_8730A))
#define BIT_GET_BCNIVLCUNT_P0_8730A(x) (((x) >> BIT_SHIFT_BCNIVLCUNT_P0_8730A) & BIT_MASK_BCNIVLCUNT_P0_8730A)
#define BIT_SET_BCNIVLCUNT_P0_8730A(x, v) (BIT_CLEAR_BCNIVLCUNT_P0_8730A(x) | BIT_BCNIVLCUNT_P0_8730A(v))

#define BIT_SHIFT_CTWND_P0_8730A 16
#define BIT_MASK_CTWND_P0_8730A 0xff
#define BIT_CTWND_P0_8730A(x) (((x) & BIT_MASK_CTWND_P0_8730A) << BIT_SHIFT_CTWND_P0_8730A)
#define BITS_CTWND_P0_8730A (BIT_MASK_CTWND_P0_8730A << BIT_SHIFT_CTWND_P0_8730A)
#define BIT_CLEAR_CTWND_P0_8730A(x) ((x) & (~BITS_CTWND_P0_8730A))
#define BIT_GET_CTWND_P0_8730A(x) (((x) >> BIT_SHIFT_CTWND_P0_8730A) & BIT_MASK_CTWND_P0_8730A)
#define BIT_SET_CTWND_P0_8730A(x, v) (BIT_CLEAR_CTWND_P0_8730A(x) | BIT_CTWND_P0_8730A(v))

#define BIT_SHIFT_ATIMWND1_8730A 0
#define BIT_MASK_ATIMWND1_8730A 0xffff
#define BIT_ATIMWND1_8730A(x) (((x) & BIT_MASK_ATIMWND1_8730A) << BIT_SHIFT_ATIMWND1_8730A)
#define BITS_ATIMWND1_8730A (BIT_MASK_ATIMWND1_8730A << BIT_SHIFT_ATIMWND1_8730A)
#define BIT_CLEAR_ATIMWND1_8730A(x) ((x) & (~BITS_ATIMWND1_8730A))
#define BIT_GET_ATIMWND1_8730A(x) (((x) >> BIT_SHIFT_ATIMWND1_8730A) & BIT_MASK_ATIMWND1_8730A)
#define BIT_SET_ATIMWND1_8730A(x, v) (BIT_CLEAR_ATIMWND1_8730A(x) | BIT_ATIMWND1_8730A(v))

/* 2 REG_BCNDROPCTRL_8730A */
#define BIT_BEACON_DROP_EN_8730A BIT(7)

#define BIT_SHIFT_BEACON_DROP_IVL_8730A 0
#define BIT_MASK_BEACON_DROP_IVL_8730A 0x7f
#define BIT_BEACON_DROP_IVL_8730A(x) (((x) & BIT_MASK_BEACON_DROP_IVL_8730A) << BIT_SHIFT_BEACON_DROP_IVL_8730A)
#define BITS_BEACON_DROP_IVL_8730A (BIT_MASK_BEACON_DROP_IVL_8730A << BIT_SHIFT_BEACON_DROP_IVL_8730A)
#define BIT_CLEAR_BEACON_DROP_IVL_8730A(x) ((x) & (~BITS_BEACON_DROP_IVL_8730A))
#define BIT_GET_BEACON_DROP_IVL_8730A(x) (((x) >> BIT_SHIFT_BEACON_DROP_IVL_8730A) & BIT_MASK_BEACON_DROP_IVL_8730A)
#define BIT_SET_BEACON_DROP_IVL_8730A(x, v) (BIT_CLEAR_BEACON_DROP_IVL_8730A(x) | BIT_BEACON_DROP_IVL_8730A(v))

/* 2 REG_HGQ_TIMEOUT_PERIOD_8730A */

#define BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8730A 0
#define BIT_MASK_HGQ_TIMEOUT_PERIOD_8730A 0xff
#define BIT_HGQ_TIMEOUT_PERIOD_8730A(x) (((x) & BIT_MASK_HGQ_TIMEOUT_PERIOD_8730A) << BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8730A)
#define BITS_HGQ_TIMEOUT_PERIOD_8730A (BIT_MASK_HGQ_TIMEOUT_PERIOD_8730A << BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8730A)
#define BIT_CLEAR_HGQ_TIMEOUT_PERIOD_8730A(x) ((x) & (~BITS_HGQ_TIMEOUT_PERIOD_8730A))
#define BIT_GET_HGQ_TIMEOUT_PERIOD_8730A(x) (((x) >> BIT_SHIFT_HGQ_TIMEOUT_PERIOD_8730A) & BIT_MASK_HGQ_TIMEOUT_PERIOD_8730A)
#define BIT_SET_HGQ_TIMEOUT_PERIOD_8730A(x, v) (BIT_CLEAR_HGQ_TIMEOUT_PERIOD_8730A(x) | BIT_HGQ_TIMEOUT_PERIOD_8730A(v))

/* 2 REG_TXCMD_TIMEOUT_PERIOD_8730A */

#define BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8730A 0
#define BIT_MASK_TXCMD_TIMEOUT_PERIOD_8730A 0xff
#define BIT_TXCMD_TIMEOUT_PERIOD_8730A(x) (((x) & BIT_MASK_TXCMD_TIMEOUT_PERIOD_8730A) << BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8730A)
#define BITS_TXCMD_TIMEOUT_PERIOD_8730A (BIT_MASK_TXCMD_TIMEOUT_PERIOD_8730A << BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8730A)
#define BIT_CLEAR_TXCMD_TIMEOUT_PERIOD_8730A(x) ((x) & (~BITS_TXCMD_TIMEOUT_PERIOD_8730A))
#define BIT_GET_TXCMD_TIMEOUT_PERIOD_8730A(x) (((x) >> BIT_SHIFT_TXCMD_TIMEOUT_PERIOD_8730A) & BIT_MASK_TXCMD_TIMEOUT_PERIOD_8730A)
#define BIT_SET_TXCMD_TIMEOUT_PERIOD_8730A(x, v) (BIT_CLEAR_TXCMD_TIMEOUT_PERIOD_8730A(x) | BIT_TXCMD_TIMEOUT_PERIOD_8730A(v))

/* 2 REG_MISC_CTRL_8730A */

#define BIT_SHIFT_TSF_TIMER_0_SEL_8730A 6
#define BIT_MASK_TSF_TIMER_0_SEL_8730A 0x3
#define BIT_TSF_TIMER_0_SEL_8730A(x) (((x) & BIT_MASK_TSF_TIMER_0_SEL_8730A) << BIT_SHIFT_TSF_TIMER_0_SEL_8730A)
#define BITS_TSF_TIMER_0_SEL_8730A (BIT_MASK_TSF_TIMER_0_SEL_8730A << BIT_SHIFT_TSF_TIMER_0_SEL_8730A)
#define BIT_CLEAR_TSF_TIMER_0_SEL_8730A(x) ((x) & (~BITS_TSF_TIMER_0_SEL_8730A))
#define BIT_GET_TSF_TIMER_0_SEL_8730A(x) (((x) >> BIT_SHIFT_TSF_TIMER_0_SEL_8730A) & BIT_MASK_TSF_TIMER_0_SEL_8730A)
#define BIT_SET_TSF_TIMER_0_SEL_8730A(x, v) (BIT_CLEAR_TSF_TIMER_0_SEL_8730A(x) | BIT_TSF_TIMER_0_SEL_8730A(v))

#define BIT_SHIFT_TSF_TIMER_1_SEL_8730A 4
#define BIT_MASK_TSF_TIMER_1_SEL_8730A 0x3
#define BIT_TSF_TIMER_1_SEL_8730A(x) (((x) & BIT_MASK_TSF_TIMER_1_SEL_8730A) << BIT_SHIFT_TSF_TIMER_1_SEL_8730A)
#define BITS_TSF_TIMER_1_SEL_8730A (BIT_MASK_TSF_TIMER_1_SEL_8730A << BIT_SHIFT_TSF_TIMER_1_SEL_8730A)
#define BIT_CLEAR_TSF_TIMER_1_SEL_8730A(x) ((x) & (~BITS_TSF_TIMER_1_SEL_8730A))
#define BIT_GET_TSF_TIMER_1_SEL_8730A(x) (((x) >> BIT_SHIFT_TSF_TIMER_1_SEL_8730A) & BIT_MASK_TSF_TIMER_1_SEL_8730A)
#define BIT_SET_TSF_TIMER_1_SEL_8730A(x, v) (BIT_CLEAR_TSF_TIMER_1_SEL_8730A(x) | BIT_TSF_TIMER_1_SEL_8730A(v))

#define BIT_SHIFT_TSF_TIMER_2_SEL_8730A 2
#define BIT_MASK_TSF_TIMER_2_SEL_8730A 0x3
#define BIT_TSF_TIMER_2_SEL_8730A(x) (((x) & BIT_MASK_TSF_TIMER_2_SEL_8730A) << BIT_SHIFT_TSF_TIMER_2_SEL_8730A)
#define BITS_TSF_TIMER_2_SEL_8730A (BIT_MASK_TSF_TIMER_2_SEL_8730A << BIT_SHIFT_TSF_TIMER_2_SEL_8730A)
#define BIT_CLEAR_TSF_TIMER_2_SEL_8730A(x) ((x) & (~BITS_TSF_TIMER_2_SEL_8730A))
#define BIT_GET_TSF_TIMER_2_SEL_8730A(x) (((x) >> BIT_SHIFT_TSF_TIMER_2_SEL_8730A) & BIT_MASK_TSF_TIMER_2_SEL_8730A)
#define BIT_SET_TSF_TIMER_2_SEL_8730A(x, v) (BIT_CLEAR_TSF_TIMER_2_SEL_8730A(x) | BIT_TSF_TIMER_2_SEL_8730A(v))

#define BIT_SHIFT_DIS_SECONDARY_CCA_8730A 0
#define BIT_MASK_DIS_SECONDARY_CCA_8730A 0x3
#define BIT_DIS_SECONDARY_CCA_8730A(x) (((x) & BIT_MASK_DIS_SECONDARY_CCA_8730A) << BIT_SHIFT_DIS_SECONDARY_CCA_8730A)
#define BITS_DIS_SECONDARY_CCA_8730A (BIT_MASK_DIS_SECONDARY_CCA_8730A << BIT_SHIFT_DIS_SECONDARY_CCA_8730A)
#define BIT_CLEAR_DIS_SECONDARY_CCA_8730A(x) ((x) & (~BITS_DIS_SECONDARY_CCA_8730A))
#define BIT_GET_DIS_SECONDARY_CCA_8730A(x) (((x) >> BIT_SHIFT_DIS_SECONDARY_CCA_8730A) & BIT_MASK_DIS_SECONDARY_CCA_8730A)
#define BIT_SET_DIS_SECONDARY_CCA_8730A(x, v) (BIT_CLEAR_DIS_SECONDARY_CCA_8730A(x) | BIT_DIS_SECONDARY_CCA_8730A(v))

/* 2 REG_P2_TSFTR_L_8730A */

#define BIT_SHIFT_P2_TSF_TIMER_L_8730A 0
#define BIT_MASK_P2_TSF_TIMER_L_8730A 0xffffffffL
#define BIT_P2_TSF_TIMER_L_8730A(x) (((x) & BIT_MASK_P2_TSF_TIMER_L_8730A) << BIT_SHIFT_P2_TSF_TIMER_L_8730A)
#define BITS_P2_TSF_TIMER_L_8730A (BIT_MASK_P2_TSF_TIMER_L_8730A << BIT_SHIFT_P2_TSF_TIMER_L_8730A)
#define BIT_CLEAR_P2_TSF_TIMER_L_8730A(x) ((x) & (~BITS_P2_TSF_TIMER_L_8730A))
#define BIT_GET_P2_TSF_TIMER_L_8730A(x) (((x) >> BIT_SHIFT_P2_TSF_TIMER_L_8730A) & BIT_MASK_P2_TSF_TIMER_L_8730A)
#define BIT_SET_P2_TSF_TIMER_L_8730A(x, v) (BIT_CLEAR_P2_TSF_TIMER_L_8730A(x) | BIT_P2_TSF_TIMER_L_8730A(v))

/* 2 REG_P2_TSFTR_H_8730A */

#define BIT_SHIFT_P2_TSF_TIMER_H_8730A 0
#define BIT_MASK_P2_TSF_TIMER_H_8730A 0xffffffffL
#define BIT_P2_TSF_TIMER_H_8730A(x) (((x) & BIT_MASK_P2_TSF_TIMER_H_8730A) << BIT_SHIFT_P2_TSF_TIMER_H_8730A)
#define BITS_P2_TSF_TIMER_H_8730A (BIT_MASK_P2_TSF_TIMER_H_8730A << BIT_SHIFT_P2_TSF_TIMER_H_8730A)
#define BIT_CLEAR_P2_TSF_TIMER_H_8730A(x) ((x) & (~BITS_P2_TSF_TIMER_H_8730A))
#define BIT_GET_P2_TSF_TIMER_H_8730A(x) (((x) >> BIT_SHIFT_P2_TSF_TIMER_H_8730A) & BIT_MASK_P2_TSF_TIMER_H_8730A)
#define BIT_SET_P2_TSF_TIMER_H_8730A(x, v) (BIT_CLEAR_P2_TSF_TIMER_H_8730A(x) | BIT_P2_TSF_TIMER_H_8730A(v))

/* 2 REG_TSF_TIMER1_8730A */

#define BIT_SHIFT_TSTTIMER1_8730A 0
#define BIT_MASK_TSTTIMER1_8730A 0xffffffffL
#define BIT_TSTTIMER1_8730A(x) (((x) & BIT_MASK_TSTTIMER1_8730A) << BIT_SHIFT_TSTTIMER1_8730A)
#define BITS_TSTTIMER1_8730A (BIT_MASK_TSTTIMER1_8730A << BIT_SHIFT_TSTTIMER1_8730A)
#define BIT_CLEAR_TSTTIMER1_8730A(x) ((x) & (~BITS_TSTTIMER1_8730A))
#define BIT_GET_TSTTIMER1_8730A(x) (((x) >> BIT_SHIFT_TSTTIMER1_8730A) & BIT_MASK_TSTTIMER1_8730A)
#define BIT_SET_TSTTIMER1_8730A(x, v) (BIT_CLEAR_TSTTIMER1_8730A(x) | BIT_TSTTIMER1_8730A(v))

/* 2 REG_TSF_TIMER2_8730A */

#define BIT_SHIFT_TSTTIMER2_8730A 5
#define BIT_MASK_TSTTIMER2_8730A 0x7ffffff
#define BIT_TSTTIMER2_8730A(x) (((x) & BIT_MASK_TSTTIMER2_8730A) << BIT_SHIFT_TSTTIMER2_8730A)
#define BITS_TSTTIMER2_8730A (BIT_MASK_TSTTIMER2_8730A << BIT_SHIFT_TSTTIMER2_8730A)
#define BIT_CLEAR_TSTTIMER2_8730A(x) ((x) & (~BITS_TSTTIMER2_8730A))
#define BIT_GET_TSTTIMER2_8730A(x) (((x) >> BIT_SHIFT_TSTTIMER2_8730A) & BIT_MASK_TSTTIMER2_8730A)
#define BIT_SET_TSTTIMER2_8730A(x, v) (BIT_CLEAR_TSTTIMER2_8730A(x) | BIT_TSTTIMER2_8730A(v))

/* 2 REG_TSF_TIMER3_8730A */

#define BIT_SHIFT_TSTTIMER3_8730A 5
#define BIT_MASK_TSTTIMER3_8730A 0x7ffffff
#define BIT_TSTTIMER3_8730A(x) (((x) & BIT_MASK_TSTTIMER3_8730A) << BIT_SHIFT_TSTTIMER3_8730A)
#define BITS_TSTTIMER3_8730A (BIT_MASK_TSTTIMER3_8730A << BIT_SHIFT_TSTTIMER3_8730A)
#define BIT_CLEAR_TSTTIMER3_8730A(x) ((x) & (~BITS_TSTTIMER3_8730A))
#define BIT_GET_TSTTIMER3_8730A(x) (((x) >> BIT_SHIFT_TSTTIMER3_8730A) & BIT_MASK_TSTTIMER3_8730A)
#define BIT_SET_TSTTIMER3_8730A(x, v) (BIT_CLEAR_TSTTIMER3_8730A(x) | BIT_TSTTIMER3_8730A(v))

/* 2 REG_BCN_IFS_TBTT_CTN_8730A */

#define BIT_SHIFT_PRE_BCN_DMATIM_8730A 24
#define BIT_MASK_PRE_BCN_DMATIM_8730A 0xff
#define BIT_PRE_BCN_DMATIM_8730A(x) (((x) & BIT_MASK_PRE_BCN_DMATIM_8730A) << BIT_SHIFT_PRE_BCN_DMATIM_8730A)
#define BITS_PRE_BCN_DMATIM_8730A (BIT_MASK_PRE_BCN_DMATIM_8730A << BIT_SHIFT_PRE_BCN_DMATIM_8730A)
#define BIT_CLEAR_PRE_BCN_DMATIM_8730A(x) ((x) & (~BITS_PRE_BCN_DMATIM_8730A))
#define BIT_GET_PRE_BCN_DMATIM_8730A(x) (((x) >> BIT_SHIFT_PRE_BCN_DMATIM_8730A) & BIT_MASK_PRE_BCN_DMATIM_8730A)
#define BIT_SET_PRE_BCN_DMATIM_8730A(x, v) (BIT_CLEAR_PRE_BCN_DMATIM_8730A(x) | BIT_PRE_BCN_DMATIM_8730A(v))

#define BIT_SHIFT_FORCE_BCN_IFS_8730A 16
#define BIT_MASK_FORCE_BCN_IFS_8730A 0xff
#define BIT_FORCE_BCN_IFS_8730A(x) (((x) & BIT_MASK_FORCE_BCN_IFS_8730A) << BIT_SHIFT_FORCE_BCN_IFS_8730A)
#define BITS_FORCE_BCN_IFS_8730A (BIT_MASK_FORCE_BCN_IFS_8730A << BIT_SHIFT_FORCE_BCN_IFS_8730A)
#define BIT_CLEAR_FORCE_BCN_IFS_8730A(x) ((x) & (~BITS_FORCE_BCN_IFS_8730A))
#define BIT_GET_FORCE_BCN_IFS_8730A(x) (((x) >> BIT_SHIFT_FORCE_BCN_IFS_8730A) & BIT_MASK_FORCE_BCN_IFS_8730A)
#define BIT_SET_FORCE_BCN_IFS_8730A(x, v) (BIT_CLEAR_FORCE_BCN_IFS_8730A(x) | BIT_FORCE_BCN_IFS_8730A(v))

/* 2 REG_NOT_VALID_8730A */

#define BIT_SHIFT_TBTT_CTN_AREA_8730A 0
#define BIT_MASK_TBTT_CTN_AREA_8730A 0xff
#define BIT_TBTT_CTN_AREA_8730A(x) (((x) & BIT_MASK_TBTT_CTN_AREA_8730A) << BIT_SHIFT_TBTT_CTN_AREA_8730A)
#define BITS_TBTT_CTN_AREA_8730A (BIT_MASK_TBTT_CTN_AREA_8730A << BIT_SHIFT_TBTT_CTN_AREA_8730A)
#define BIT_CLEAR_TBTT_CTN_AREA_8730A(x) ((x) & (~BITS_TBTT_CTN_AREA_8730A))
#define BIT_GET_TBTT_CTN_AREA_8730A(x) (((x) >> BIT_SHIFT_TBTT_CTN_AREA_8730A) & BIT_MASK_TBTT_CTN_AREA_8730A)
#define BIT_SET_TBTT_CTN_AREA_8730A(x, v) (BIT_CLEAR_TBTT_CTN_AREA_8730A(x) | BIT_TBTT_CTN_AREA_8730A(v))

/* 2 REG_TXOP_MIN_8730A */
#define BIT_NAV_BLK_HGQ_8730A BIT(15)
#define BIT_NAV_BLK_MGQ_8730A BIT(14)

#define BIT_SHIFT_TXOP_MIN_8730A 0
#define BIT_MASK_TXOP_MIN_8730A 0x3fff
#define BIT_TXOP_MIN_8730A(x) (((x) & BIT_MASK_TXOP_MIN_8730A) << BIT_SHIFT_TXOP_MIN_8730A)
#define BITS_TXOP_MIN_8730A (BIT_MASK_TXOP_MIN_8730A << BIT_SHIFT_TXOP_MIN_8730A)
#define BIT_CLEAR_TXOP_MIN_8730A(x) ((x) & (~BITS_TXOP_MIN_8730A))
#define BIT_GET_TXOP_MIN_8730A(x) (((x) >> BIT_SHIFT_TXOP_MIN_8730A) & BIT_MASK_TXOP_MIN_8730A)
#define BIT_SET_TXOP_MIN_8730A(x, v) (BIT_CLEAR_TXOP_MIN_8730A(x) | BIT_TXOP_MIN_8730A(v))

/* 2 REG_PRE_BKF_TIME_8730A */

#define BIT_SHIFT_PRE_BKF_TIME_8730A 0
#define BIT_MASK_PRE_BKF_TIME_8730A 0xff
#define BIT_PRE_BKF_TIME_8730A(x) (((x) & BIT_MASK_PRE_BKF_TIME_8730A) << BIT_SHIFT_PRE_BKF_TIME_8730A)
#define BITS_PRE_BKF_TIME_8730A (BIT_MASK_PRE_BKF_TIME_8730A << BIT_SHIFT_PRE_BKF_TIME_8730A)
#define BIT_CLEAR_PRE_BKF_TIME_8730A(x) ((x) & (~BITS_PRE_BKF_TIME_8730A))
#define BIT_GET_PRE_BKF_TIME_8730A(x) (((x) >> BIT_SHIFT_PRE_BKF_TIME_8730A) & BIT_MASK_PRE_BKF_TIME_8730A)
#define BIT_SET_PRE_BKF_TIME_8730A(x, v) (BIT_CLEAR_PRE_BKF_TIME_8730A(x) | BIT_PRE_BKF_TIME_8730A(v))

/* 2 REG_CROSS_TXOP_CTRL_8730A */
#define BIT_NOPKT_END_RTSMF_8730A BIT(7)

#define BIT_SHIFT_PRETX_US_8730A 3
#define BIT_MASK_PRETX_US_8730A 0xf
#define BIT_PRETX_US_8730A(x) (((x) & BIT_MASK_PRETX_US_8730A) << BIT_SHIFT_PRETX_US_8730A)
#define BITS_PRETX_US_8730A (BIT_MASK_PRETX_US_8730A << BIT_SHIFT_PRETX_US_8730A)
#define BIT_CLEAR_PRETX_US_8730A(x) ((x) & (~BITS_PRETX_US_8730A))
#define BIT_GET_PRETX_US_8730A(x) (((x) >> BIT_SHIFT_PRETX_US_8730A) & BIT_MASK_PRETX_US_8730A)
#define BIT_SET_PRETX_US_8730A(x, v) (BIT_CLEAR_PRETX_US_8730A(x) | BIT_PRETX_US_8730A(v))

#define BIT_DTIM_BYPASS_8730A BIT(2)
#define BIT_RTS_NAV_TXOP_8730A BIT(1)
#define BIT_NOT_CROSS_TXOP_8730A BIT(0)

/* 2 REG_FREERUN_CNT_L_8730A */

#define BIT_SHIFT_FREERUN_CNT_TIMER_L_8730A 0
#define BIT_MASK_FREERUN_CNT_TIMER_L_8730A 0xffffffffL
#define BIT_FREERUN_CNT_TIMER_L_8730A(x) (((x) & BIT_MASK_FREERUN_CNT_TIMER_L_8730A) << BIT_SHIFT_FREERUN_CNT_TIMER_L_8730A)
#define BITS_FREERUN_CNT_TIMER_L_8730A (BIT_MASK_FREERUN_CNT_TIMER_L_8730A << BIT_SHIFT_FREERUN_CNT_TIMER_L_8730A)
#define BIT_CLEAR_FREERUN_CNT_TIMER_L_8730A(x) ((x) & (~BITS_FREERUN_CNT_TIMER_L_8730A))
#define BIT_GET_FREERUN_CNT_TIMER_L_8730A(x) (((x) >> BIT_SHIFT_FREERUN_CNT_TIMER_L_8730A) & BIT_MASK_FREERUN_CNT_TIMER_L_8730A)
#define BIT_SET_FREERUN_CNT_TIMER_L_8730A(x, v) (BIT_CLEAR_FREERUN_CNT_TIMER_L_8730A(x) | BIT_FREERUN_CNT_TIMER_L_8730A(v))

/* 2 REG_FREERUN_CNT_H_8730A */

#define BIT_SHIFT_FREERUN_CNT_TIMER_H_8730A 0
#define BIT_MASK_FREERUN_CNT_TIMER_H_8730A 0xffffffffL
#define BIT_FREERUN_CNT_TIMER_H_8730A(x) (((x) & BIT_MASK_FREERUN_CNT_TIMER_H_8730A) << BIT_SHIFT_FREERUN_CNT_TIMER_H_8730A)
#define BITS_FREERUN_CNT_TIMER_H_8730A (BIT_MASK_FREERUN_CNT_TIMER_H_8730A << BIT_SHIFT_FREERUN_CNT_TIMER_H_8730A)
#define BIT_CLEAR_FREERUN_CNT_TIMER_H_8730A(x) ((x) & (~BITS_FREERUN_CNT_TIMER_H_8730A))
#define BIT_GET_FREERUN_CNT_TIMER_H_8730A(x) (((x) >> BIT_SHIFT_FREERUN_CNT_TIMER_H_8730A) & BIT_MASK_FREERUN_CNT_TIMER_H_8730A)
#define BIT_SET_FREERUN_CNT_TIMER_H_8730A(x, v) (BIT_CLEAR_FREERUN_CNT_TIMER_H_8730A(x) | BIT_FREERUN_CNT_TIMER_H_8730A(v))

/* 2 REG_BCN_ERLY_CTW_CTRL_P1_2_8730A */

#define BIT_SHIFT_BCNIVLCUNT_P2_8730A 24
#define BIT_MASK_BCNIVLCUNT_P2_8730A 0x7f
#define BIT_BCNIVLCUNT_P2_8730A(x) (((x) & BIT_MASK_BCNIVLCUNT_P2_8730A) << BIT_SHIFT_BCNIVLCUNT_P2_8730A)
#define BITS_BCNIVLCUNT_P2_8730A (BIT_MASK_BCNIVLCUNT_P2_8730A << BIT_SHIFT_BCNIVLCUNT_P2_8730A)
#define BIT_CLEAR_BCNIVLCUNT_P2_8730A(x) ((x) & (~BITS_BCNIVLCUNT_P2_8730A))
#define BIT_GET_BCNIVLCUNT_P2_8730A(x) (((x) >> BIT_SHIFT_BCNIVLCUNT_P2_8730A) & BIT_MASK_BCNIVLCUNT_P2_8730A)
#define BIT_SET_BCNIVLCUNT_P2_8730A(x, v) (BIT_CLEAR_BCNIVLCUNT_P2_8730A(x) | BIT_BCNIVLCUNT_P2_8730A(v))

#define BIT_SHIFT_CTWND_P2_8730A 16
#define BIT_MASK_CTWND_P2_8730A 0xff
#define BIT_CTWND_P2_8730A(x) (((x) & BIT_MASK_CTWND_P2_8730A) << BIT_SHIFT_CTWND_P2_8730A)
#define BITS_CTWND_P2_8730A (BIT_MASK_CTWND_P2_8730A << BIT_SHIFT_CTWND_P2_8730A)
#define BIT_CLEAR_CTWND_P2_8730A(x) ((x) & (~BITS_CTWND_P2_8730A))
#define BIT_GET_CTWND_P2_8730A(x) (((x) >> BIT_SHIFT_CTWND_P2_8730A) & BIT_MASK_CTWND_P2_8730A)
#define BIT_SET_CTWND_P2_8730A(x, v) (BIT_CLEAR_CTWND_P2_8730A(x) | BIT_CTWND_P2_8730A(v))

#define BIT_SHIFT_BCNIVLCUNT_P1_8730A 8
#define BIT_MASK_BCNIVLCUNT_P1_8730A 0x7f
#define BIT_BCNIVLCUNT_P1_8730A(x) (((x) & BIT_MASK_BCNIVLCUNT_P1_8730A) << BIT_SHIFT_BCNIVLCUNT_P1_8730A)
#define BITS_BCNIVLCUNT_P1_8730A (BIT_MASK_BCNIVLCUNT_P1_8730A << BIT_SHIFT_BCNIVLCUNT_P1_8730A)
#define BIT_CLEAR_BCNIVLCUNT_P1_8730A(x) ((x) & (~BITS_BCNIVLCUNT_P1_8730A))
#define BIT_GET_BCNIVLCUNT_P1_8730A(x) (((x) >> BIT_SHIFT_BCNIVLCUNT_P1_8730A) & BIT_MASK_BCNIVLCUNT_P1_8730A)
#define BIT_SET_BCNIVLCUNT_P1_8730A(x, v) (BIT_CLEAR_BCNIVLCUNT_P1_8730A(x) | BIT_BCNIVLCUNT_P1_8730A(v))

#define BIT_SHIFT_CTWND_P1_8730A 0
#define BIT_MASK_CTWND_P1_8730A 0xff
#define BIT_CTWND_P1_8730A(x) (((x) & BIT_MASK_CTWND_P1_8730A) << BIT_SHIFT_CTWND_P1_8730A)
#define BITS_CTWND_P1_8730A (BIT_MASK_CTWND_P1_8730A << BIT_SHIFT_CTWND_P1_8730A)
#define BIT_CLEAR_CTWND_P1_8730A(x) ((x) & (~BITS_CTWND_P1_8730A))
#define BIT_GET_CTWND_P1_8730A(x) (((x) >> BIT_SHIFT_CTWND_P1_8730A) & BIT_MASK_CTWND_P1_8730A)
#define BIT_SET_CTWND_P1_8730A(x, v) (BIT_CLEAR_CTWND_P1_8730A(x) | BIT_CTWND_P1_8730A(v))

/* 2 REG_ATIMWND2_8730A */

#define BIT_SHIFT_ATIMWND2_8730A 0
#define BIT_MASK_ATIMWND2_8730A 0xff
#define BIT_ATIMWND2_8730A(x) (((x) & BIT_MASK_ATIMWND2_8730A) << BIT_SHIFT_ATIMWND2_8730A)
#define BITS_ATIMWND2_8730A (BIT_MASK_ATIMWND2_8730A << BIT_SHIFT_ATIMWND2_8730A)
#define BIT_CLEAR_ATIMWND2_8730A(x) ((x) & (~BITS_ATIMWND2_8730A))
#define BIT_GET_ATIMWND2_8730A(x) (((x) >> BIT_SHIFT_ATIMWND2_8730A) & BIT_MASK_ATIMWND2_8730A)
#define BIT_SET_ATIMWND2_8730A(x, v) (BIT_CLEAR_ATIMWND2_8730A(x) | BIT_ATIMWND2_8730A(v))

/* 2 REG_ATIMWND3_8730A */

#define BIT_SHIFT_ATIMWND3_8730A 0
#define BIT_MASK_ATIMWND3_8730A 0xff
#define BIT_ATIMWND3_8730A(x) (((x) & BIT_MASK_ATIMWND3_8730A) << BIT_SHIFT_ATIMWND3_8730A)
#define BITS_ATIMWND3_8730A (BIT_MASK_ATIMWND3_8730A << BIT_SHIFT_ATIMWND3_8730A)
#define BIT_CLEAR_ATIMWND3_8730A(x) ((x) & (~BITS_ATIMWND3_8730A))
#define BIT_GET_ATIMWND3_8730A(x) (((x) >> BIT_SHIFT_ATIMWND3_8730A) & BIT_MASK_ATIMWND3_8730A)
#define BIT_SET_ATIMWND3_8730A(x, v) (BIT_CLEAR_ATIMWND3_8730A(x) | BIT_ATIMWND3_8730A(v))

/* 2 REG_ATIMWND4_8730A */

#define BIT_SHIFT_ATIMWND4_8730A 0
#define BIT_MASK_ATIMWND4_8730A 0xff
#define BIT_ATIMWND4_8730A(x) (((x) & BIT_MASK_ATIMWND4_8730A) << BIT_SHIFT_ATIMWND4_8730A)
#define BITS_ATIMWND4_8730A (BIT_MASK_ATIMWND4_8730A << BIT_SHIFT_ATIMWND4_8730A)
#define BIT_CLEAR_ATIMWND4_8730A(x) ((x) & (~BITS_ATIMWND4_8730A))
#define BIT_GET_ATIMWND4_8730A(x) (((x) >> BIT_SHIFT_ATIMWND4_8730A) & BIT_MASK_ATIMWND4_8730A)
#define BIT_SET_ATIMWND4_8730A(x, v) (BIT_CLEAR_ATIMWND4_8730A(x) | BIT_ATIMWND4_8730A(v))

/* 2 REG_ATIMWND5_8730A */

#define BIT_SHIFT_ATIMWND5_8730A 0
#define BIT_MASK_ATIMWND5_8730A 0xff
#define BIT_ATIMWND5_8730A(x) (((x) & BIT_MASK_ATIMWND5_8730A) << BIT_SHIFT_ATIMWND5_8730A)
#define BITS_ATIMWND5_8730A (BIT_MASK_ATIMWND5_8730A << BIT_SHIFT_ATIMWND5_8730A)
#define BIT_CLEAR_ATIMWND5_8730A(x) ((x) & (~BITS_ATIMWND5_8730A))
#define BIT_GET_ATIMWND5_8730A(x) (((x) >> BIT_SHIFT_ATIMWND5_8730A) & BIT_MASK_ATIMWND5_8730A)
#define BIT_SET_ATIMWND5_8730A(x, v) (BIT_CLEAR_ATIMWND5_8730A(x) | BIT_ATIMWND5_8730A(v))

/* 2 REG_ATIMWND6_8730A */

#define BIT_SHIFT_ATIMWND6_8730A 0
#define BIT_MASK_ATIMWND6_8730A 0xff
#define BIT_ATIMWND6_8730A(x) (((x) & BIT_MASK_ATIMWND6_8730A) << BIT_SHIFT_ATIMWND6_8730A)
#define BITS_ATIMWND6_8730A (BIT_MASK_ATIMWND6_8730A << BIT_SHIFT_ATIMWND6_8730A)
#define BIT_CLEAR_ATIMWND6_8730A(x) ((x) & (~BITS_ATIMWND6_8730A))
#define BIT_GET_ATIMWND6_8730A(x) (((x) >> BIT_SHIFT_ATIMWND6_8730A) & BIT_MASK_ATIMWND6_8730A)
#define BIT_SET_ATIMWND6_8730A(x, v) (BIT_CLEAR_ATIMWND6_8730A(x) | BIT_ATIMWND6_8730A(v))

/* 2 REG_ATIMWND7_8730A */

#define BIT_SHIFT_ATIMWND7_8730A 0
#define BIT_MASK_ATIMWND7_8730A 0xff
#define BIT_ATIMWND7_8730A(x) (((x) & BIT_MASK_ATIMWND7_8730A) << BIT_SHIFT_ATIMWND7_8730A)
#define BITS_ATIMWND7_8730A (BIT_MASK_ATIMWND7_8730A << BIT_SHIFT_ATIMWND7_8730A)
#define BIT_CLEAR_ATIMWND7_8730A(x) ((x) & (~BITS_ATIMWND7_8730A))
#define BIT_GET_ATIMWND7_8730A(x) (((x) >> BIT_SHIFT_ATIMWND7_8730A) & BIT_MASK_ATIMWND7_8730A)
#define BIT_SET_ATIMWND7_8730A(x, v) (BIT_CLEAR_ATIMWND7_8730A(x) | BIT_ATIMWND7_8730A(v))

/* 2 REG_ATIM_URGENT_8730A */

#define BIT_SHIFT_ATIM_URGENT_8730A 0
#define BIT_MASK_ATIM_URGENT_8730A 0xff
#define BIT_ATIM_URGENT_8730A(x) (((x) & BIT_MASK_ATIM_URGENT_8730A) << BIT_SHIFT_ATIM_URGENT_8730A)
#define BITS_ATIM_URGENT_8730A (BIT_MASK_ATIM_URGENT_8730A << BIT_SHIFT_ATIM_URGENT_8730A)
#define BIT_CLEAR_ATIM_URGENT_8730A(x) ((x) & (~BITS_ATIM_URGENT_8730A))
#define BIT_GET_ATIM_URGENT_8730A(x) (((x) >> BIT_SHIFT_ATIM_URGENT_8730A) & BIT_MASK_ATIM_URGENT_8730A)
#define BIT_SET_ATIM_URGENT_8730A(x, v) (BIT_CLEAR_ATIM_URGENT_8730A(x) | BIT_ATIM_URGENT_8730A(v))

/* 2 REG_HIQ_NO_LMT_EN_8730A */
#define BIT_HIQ_NO_LMT_EN_VAP7_8730A BIT(7)
#define BIT_HIQ_NO_LMT_EN_VAP6_8730A BIT(6)
#define BIT_HIQ_NO_LMT_EN_VAP5_8730A BIT(5)
#define BIT_HIQ_NO_LMT_EN_VAP4_8730A BIT(4)
#define BIT_HIQ_NO_LMT_EN_VAP3_8730A BIT(3)
#define BIT_HIQ_NO_LMT_EN_VAP2_8730A BIT(2)
#define BIT_HIQ_NO_LMT_EN_VAP1_8730A BIT(1)
#define BIT_HIQ_NO_LMT_EN_ROOT_8730A BIT(0)

/* 2 REG_DTIM_COUNT_0_3_8730A */

#define BIT_SHIFT_DTIM_COUNT_VAP3_8730A 24
#define BIT_MASK_DTIM_COUNT_VAP3_8730A 0xff
#define BIT_DTIM_COUNT_VAP3_8730A(x) (((x) & BIT_MASK_DTIM_COUNT_VAP3_8730A) << BIT_SHIFT_DTIM_COUNT_VAP3_8730A)
#define BITS_DTIM_COUNT_VAP3_8730A (BIT_MASK_DTIM_COUNT_VAP3_8730A << BIT_SHIFT_DTIM_COUNT_VAP3_8730A)
#define BIT_CLEAR_DTIM_COUNT_VAP3_8730A(x) ((x) & (~BITS_DTIM_COUNT_VAP3_8730A))
#define BIT_GET_DTIM_COUNT_VAP3_8730A(x) (((x) >> BIT_SHIFT_DTIM_COUNT_VAP3_8730A) & BIT_MASK_DTIM_COUNT_VAP3_8730A)
#define BIT_SET_DTIM_COUNT_VAP3_8730A(x, v) (BIT_CLEAR_DTIM_COUNT_VAP3_8730A(x) | BIT_DTIM_COUNT_VAP3_8730A(v))

#define BIT_SHIFT_DTIM_COUNT_VAP2_8730A 16
#define BIT_MASK_DTIM_COUNT_VAP2_8730A 0xff
#define BIT_DTIM_COUNT_VAP2_8730A(x) (((x) & BIT_MASK_DTIM_COUNT_VAP2_8730A) << BIT_SHIFT_DTIM_COUNT_VAP2_8730A)
#define BITS_DTIM_COUNT_VAP2_8730A (BIT_MASK_DTIM_COUNT_VAP2_8730A << BIT_SHIFT_DTIM_COUNT_VAP2_8730A)
#define BIT_CLEAR_DTIM_COUNT_VAP2_8730A(x) ((x) & (~BITS_DTIM_COUNT_VAP2_8730A))
#define BIT_GET_DTIM_COUNT_VAP2_8730A(x) (((x) >> BIT_SHIFT_DTIM_COUNT_VAP2_8730A) & BIT_MASK_DTIM_COUNT_VAP2_8730A)
#define BIT_SET_DTIM_COUNT_VAP2_8730A(x, v) (BIT_CLEAR_DTIM_COUNT_VAP2_8730A(x) | BIT_DTIM_COUNT_VAP2_8730A(v))

#define BIT_SHIFT_DTIM_COUNT_VAP1_8730A 8
#define BIT_MASK_DTIM_COUNT_VAP1_8730A 0xff
#define BIT_DTIM_COUNT_VAP1_8730A(x) (((x) & BIT_MASK_DTIM_COUNT_VAP1_8730A) << BIT_SHIFT_DTIM_COUNT_VAP1_8730A)
#define BITS_DTIM_COUNT_VAP1_8730A (BIT_MASK_DTIM_COUNT_VAP1_8730A << BIT_SHIFT_DTIM_COUNT_VAP1_8730A)
#define BIT_CLEAR_DTIM_COUNT_VAP1_8730A(x) ((x) & (~BITS_DTIM_COUNT_VAP1_8730A))
#define BIT_GET_DTIM_COUNT_VAP1_8730A(x) (((x) >> BIT_SHIFT_DTIM_COUNT_VAP1_8730A) & BIT_MASK_DTIM_COUNT_VAP1_8730A)
#define BIT_SET_DTIM_COUNT_VAP1_8730A(x, v) (BIT_CLEAR_DTIM_COUNT_VAP1_8730A(x) | BIT_DTIM_COUNT_VAP1_8730A(v))

#define BIT_SHIFT_DTIM_COUNT_ROOT_8730A 0
#define BIT_MASK_DTIM_COUNT_ROOT_8730A 0xff
#define BIT_DTIM_COUNT_ROOT_8730A(x) (((x) & BIT_MASK_DTIM_COUNT_ROOT_8730A) << BIT_SHIFT_DTIM_COUNT_ROOT_8730A)
#define BITS_DTIM_COUNT_ROOT_8730A (BIT_MASK_DTIM_COUNT_ROOT_8730A << BIT_SHIFT_DTIM_COUNT_ROOT_8730A)
#define BIT_CLEAR_DTIM_COUNT_ROOT_8730A(x) ((x) & (~BITS_DTIM_COUNT_ROOT_8730A))
#define BIT_GET_DTIM_COUNT_ROOT_8730A(x) (((x) >> BIT_SHIFT_DTIM_COUNT_ROOT_8730A) & BIT_MASK_DTIM_COUNT_ROOT_8730A)
#define BIT_SET_DTIM_COUNT_ROOT_8730A(x, v) (BIT_CLEAR_DTIM_COUNT_ROOT_8730A(x) | BIT_DTIM_COUNT_ROOT_8730A(v))

/* 2 REG_DTIM_COUNT_4_7_8730A */

#define BIT_SHIFT_DTIM_COUNT_VAP7_8730A 24
#define BIT_MASK_DTIM_COUNT_VAP7_8730A 0xff
#define BIT_DTIM_COUNT_VAP7_8730A(x) (((x) & BIT_MASK_DTIM_COUNT_VAP7_8730A) << BIT_SHIFT_DTIM_COUNT_VAP7_8730A)
#define BITS_DTIM_COUNT_VAP7_8730A (BIT_MASK_DTIM_COUNT_VAP7_8730A << BIT_SHIFT_DTIM_COUNT_VAP7_8730A)
#define BIT_CLEAR_DTIM_COUNT_VAP7_8730A(x) ((x) & (~BITS_DTIM_COUNT_VAP7_8730A))
#define BIT_GET_DTIM_COUNT_VAP7_8730A(x) (((x) >> BIT_SHIFT_DTIM_COUNT_VAP7_8730A) & BIT_MASK_DTIM_COUNT_VAP7_8730A)
#define BIT_SET_DTIM_COUNT_VAP7_8730A(x, v) (BIT_CLEAR_DTIM_COUNT_VAP7_8730A(x) | BIT_DTIM_COUNT_VAP7_8730A(v))

#define BIT_SHIFT_DTIM_COUNT_VAP6_8730A 16
#define BIT_MASK_DTIM_COUNT_VAP6_8730A 0xff
#define BIT_DTIM_COUNT_VAP6_8730A(x) (((x) & BIT_MASK_DTIM_COUNT_VAP6_8730A) << BIT_SHIFT_DTIM_COUNT_VAP6_8730A)
#define BITS_DTIM_COUNT_VAP6_8730A (BIT_MASK_DTIM_COUNT_VAP6_8730A << BIT_SHIFT_DTIM_COUNT_VAP6_8730A)
#define BIT_CLEAR_DTIM_COUNT_VAP6_8730A(x) ((x) & (~BITS_DTIM_COUNT_VAP6_8730A))
#define BIT_GET_DTIM_COUNT_VAP6_8730A(x) (((x) >> BIT_SHIFT_DTIM_COUNT_VAP6_8730A) & BIT_MASK_DTIM_COUNT_VAP6_8730A)
#define BIT_SET_DTIM_COUNT_VAP6_8730A(x, v) (BIT_CLEAR_DTIM_COUNT_VAP6_8730A(x) | BIT_DTIM_COUNT_VAP6_8730A(v))

#define BIT_SHIFT_DTIM_COUNT_VAP5_8730A 8
#define BIT_MASK_DTIM_COUNT_VAP5_8730A 0xff
#define BIT_DTIM_COUNT_VAP5_8730A(x) (((x) & BIT_MASK_DTIM_COUNT_VAP5_8730A) << BIT_SHIFT_DTIM_COUNT_VAP5_8730A)
#define BITS_DTIM_COUNT_VAP5_8730A (BIT_MASK_DTIM_COUNT_VAP5_8730A << BIT_SHIFT_DTIM_COUNT_VAP5_8730A)
#define BIT_CLEAR_DTIM_COUNT_VAP5_8730A(x) ((x) & (~BITS_DTIM_COUNT_VAP5_8730A))
#define BIT_GET_DTIM_COUNT_VAP5_8730A(x) (((x) >> BIT_SHIFT_DTIM_COUNT_VAP5_8730A) & BIT_MASK_DTIM_COUNT_VAP5_8730A)
#define BIT_SET_DTIM_COUNT_VAP5_8730A(x, v) (BIT_CLEAR_DTIM_COUNT_VAP5_8730A(x) | BIT_DTIM_COUNT_VAP5_8730A(v))

#define BIT_SHIFT_DTIM_COUNT_VAP4_8730A 0
#define BIT_MASK_DTIM_COUNT_VAP4_8730A 0xff
#define BIT_DTIM_COUNT_VAP4_8730A(x) (((x) & BIT_MASK_DTIM_COUNT_VAP4_8730A) << BIT_SHIFT_DTIM_COUNT_VAP4_8730A)
#define BITS_DTIM_COUNT_VAP4_8730A (BIT_MASK_DTIM_COUNT_VAP4_8730A << BIT_SHIFT_DTIM_COUNT_VAP4_8730A)
#define BIT_CLEAR_DTIM_COUNT_VAP4_8730A(x) ((x) & (~BITS_DTIM_COUNT_VAP4_8730A))
#define BIT_GET_DTIM_COUNT_VAP4_8730A(x) (((x) >> BIT_SHIFT_DTIM_COUNT_VAP4_8730A) & BIT_MASK_DTIM_COUNT_VAP4_8730A)
#define BIT_SET_DTIM_COUNT_VAP4_8730A(x, v) (BIT_CLEAR_DTIM_COUNT_VAP4_8730A(x) | BIT_DTIM_COUNT_VAP4_8730A(v))

/* 2 REG_DIS_ATIM_8730A */
#define BIT_DIS_ATIM_VAP7_8730A BIT(7)
#define BIT_DIS_ATIM_VAP6_8730A BIT(6)
#define BIT_DIS_ATIM_VAP5_8730A BIT(5)
#define BIT_DIS_ATIM_VAP4_8730A BIT(4)
#define BIT_DIS_ATIM_VAP3_8730A BIT(3)
#define BIT_DIS_ATIM_VAP2_8730A BIT(2)
#define BIT_DIS_ATIM_VAP1_8730A BIT(1)
#define BIT_DIS_ATIM_ROOT_8730A BIT(0)

/* 2 REG_EARLY_128US_8730A */

#define BIT_SHIFT_EARLY_128US_P1_8730A 3
#define BIT_MASK_EARLY_128US_P1_8730A 0x7
#define BIT_EARLY_128US_P1_8730A(x) (((x) & BIT_MASK_EARLY_128US_P1_8730A) << BIT_SHIFT_EARLY_128US_P1_8730A)
#define BITS_EARLY_128US_P1_8730A (BIT_MASK_EARLY_128US_P1_8730A << BIT_SHIFT_EARLY_128US_P1_8730A)
#define BIT_CLEAR_EARLY_128US_P1_8730A(x) ((x) & (~BITS_EARLY_128US_P1_8730A))
#define BIT_GET_EARLY_128US_P1_8730A(x) (((x) >> BIT_SHIFT_EARLY_128US_P1_8730A) & BIT_MASK_EARLY_128US_P1_8730A)
#define BIT_SET_EARLY_128US_P1_8730A(x, v) (BIT_CLEAR_EARLY_128US_P1_8730A(x) | BIT_EARLY_128US_P1_8730A(v))

#define BIT_SHIFT_EARLY_128US_P0_8730A 0
#define BIT_MASK_EARLY_128US_P0_8730A 0x7
#define BIT_EARLY_128US_P0_8730A(x) (((x) & BIT_MASK_EARLY_128US_P0_8730A) << BIT_SHIFT_EARLY_128US_P0_8730A)
#define BITS_EARLY_128US_P0_8730A (BIT_MASK_EARLY_128US_P0_8730A << BIT_SHIFT_EARLY_128US_P0_8730A)
#define BIT_CLEAR_EARLY_128US_P0_8730A(x) ((x) & (~BITS_EARLY_128US_P0_8730A))
#define BIT_GET_EARLY_128US_P0_8730A(x) (((x) >> BIT_SHIFT_EARLY_128US_P0_8730A) & BIT_MASK_EARLY_128US_P0_8730A)
#define BIT_SET_EARLY_128US_P0_8730A(x, v) (BIT_CLEAR_EARLY_128US_P0_8730A(x) | BIT_EARLY_128US_P0_8730A(v))

/* 2 REG_TBTT_HOLD_PREDICT_P1_8730A */
#define BIT_DIS_BCN_P2_8730A BIT(7)
#define BIT_DIS_BCN_P1_8730A BIT(6)
#define BIT_DIS_BCN_P0_8730A BIT(5)

#define BIT_SHIFT_TBTT_HOLD_PREDICT_P1_8730A 0
#define BIT_MASK_TBTT_HOLD_PREDICT_P1_8730A 0x1f
#define BIT_TBTT_HOLD_PREDICT_P1_8730A(x) (((x) & BIT_MASK_TBTT_HOLD_PREDICT_P1_8730A) << BIT_SHIFT_TBTT_HOLD_PREDICT_P1_8730A)
#define BITS_TBTT_HOLD_PREDICT_P1_8730A (BIT_MASK_TBTT_HOLD_PREDICT_P1_8730A << BIT_SHIFT_TBTT_HOLD_PREDICT_P1_8730A)
#define BIT_CLEAR_TBTT_HOLD_PREDICT_P1_8730A(x) ((x) & (~BITS_TBTT_HOLD_PREDICT_P1_8730A))
#define BIT_GET_TBTT_HOLD_PREDICT_P1_8730A(x) (((x) >> BIT_SHIFT_TBTT_HOLD_PREDICT_P1_8730A) & BIT_MASK_TBTT_HOLD_PREDICT_P1_8730A)
#define BIT_SET_TBTT_HOLD_PREDICT_P1_8730A(x, v) (BIT_CLEAR_TBTT_HOLD_PREDICT_P1_8730A(x) | BIT_TBTT_HOLD_PREDICT_P1_8730A(v))

/* 2 REG_MULTI_BCN_CS_8730A */
#define BIT_TSFTR3_SYNC_EN_8730A BIT(7)
#define BIT_TSFTR2_SYNC_EN_8730A BIT(5)
#define BIT_TSFTR2_RST_8730A BIT(4)

#define BIT_SHIFT_MULTI_BCN_CS_8730A 0
#define BIT_MASK_MULTI_BCN_CS_8730A 0xf
#define BIT_MULTI_BCN_CS_8730A(x) (((x) & BIT_MASK_MULTI_BCN_CS_8730A) << BIT_SHIFT_MULTI_BCN_CS_8730A)
#define BITS_MULTI_BCN_CS_8730A (BIT_MASK_MULTI_BCN_CS_8730A << BIT_SHIFT_MULTI_BCN_CS_8730A)
#define BIT_CLEAR_MULTI_BCN_CS_8730A(x) ((x) & (~BITS_MULTI_BCN_CS_8730A))
#define BIT_GET_MULTI_BCN_CS_8730A(x) (((x) >> BIT_SHIFT_MULTI_BCN_CS_8730A) & BIT_MASK_MULTI_BCN_CS_8730A)
#define BIT_SET_MULTI_BCN_CS_8730A(x, v) (BIT_CLEAR_MULTI_BCN_CS_8730A(x) | BIT_MULTI_BCN_CS_8730A(v))

/* 2 REG_FREERUN_CNT_CTRL_8730A */
#define BIT_EN_FREECNT_8730A BIT(13)
#define BIT_RESET_FREECNT_P_8730A BIT(12)

/* 2 REG_P2POFF_DIS_TXTIME_8730A */

#define BIT_SHIFT_P2POFF_DIS_TXTIME_8730A 0
#define BIT_MASK_P2POFF_DIS_TXTIME_8730A 0xff
#define BIT_P2POFF_DIS_TXTIME_8730A(x) (((x) & BIT_MASK_P2POFF_DIS_TXTIME_8730A) << BIT_SHIFT_P2POFF_DIS_TXTIME_8730A)
#define BITS_P2POFF_DIS_TXTIME_8730A (BIT_MASK_P2POFF_DIS_TXTIME_8730A << BIT_SHIFT_P2POFF_DIS_TXTIME_8730A)
#define BIT_CLEAR_P2POFF_DIS_TXTIME_8730A(x) ((x) & (~BITS_P2POFF_DIS_TXTIME_8730A))
#define BIT_GET_P2POFF_DIS_TXTIME_8730A(x) (((x) >> BIT_SHIFT_P2POFF_DIS_TXTIME_8730A) & BIT_MASK_P2POFF_DIS_TXTIME_8730A)
#define BIT_SET_P2POFF_DIS_TXTIME_8730A(x, v) (BIT_CLEAR_P2POFF_DIS_TXTIME_8730A(x) | BIT_P2POFF_DIS_TXTIME_8730A(v))

/* 2 REG_PTA_TRXBCN_CTRL_8730A */
#define BIT_PTA_RXBCN_PRI_MASK_8730A BIT(31)
#define BIT_PTA_RXBCN_EN_8730A BIT(30)
#define BIT_PTA_RXBCN_DIR_8730A BIT(29)

#define BIT_SHIFT_PTA_RXBCN_DUR_8730A 20
#define BIT_MASK_PTA_RXBCN_DUR_8730A 0x1ff
#define BIT_PTA_RXBCN_DUR_8730A(x) (((x) & BIT_MASK_PTA_RXBCN_DUR_8730A) << BIT_SHIFT_PTA_RXBCN_DUR_8730A)
#define BITS_PTA_RXBCN_DUR_8730A (BIT_MASK_PTA_RXBCN_DUR_8730A << BIT_SHIFT_PTA_RXBCN_DUR_8730A)
#define BIT_CLEAR_PTA_RXBCN_DUR_8730A(x) ((x) & (~BITS_PTA_RXBCN_DUR_8730A))
#define BIT_GET_PTA_RXBCN_DUR_8730A(x) (((x) >> BIT_SHIFT_PTA_RXBCN_DUR_8730A) & BIT_MASK_PTA_RXBCN_DUR_8730A)
#define BIT_SET_PTA_RXBCN_DUR_8730A(x, v) (BIT_CLEAR_PTA_RXBCN_DUR_8730A(x) | BIT_PTA_RXBCN_DUR_8730A(v))

#define BIT_SHIFT_PTA_RXBCN_TIME_8730A 13
#define BIT_MASK_PTA_RXBCN_TIME_8730A 0x7f
#define BIT_PTA_RXBCN_TIME_8730A(x) (((x) & BIT_MASK_PTA_RXBCN_TIME_8730A) << BIT_SHIFT_PTA_RXBCN_TIME_8730A)
#define BITS_PTA_RXBCN_TIME_8730A (BIT_MASK_PTA_RXBCN_TIME_8730A << BIT_SHIFT_PTA_RXBCN_TIME_8730A)
#define BIT_CLEAR_PTA_RXBCN_TIME_8730A(x) ((x) & (~BITS_PTA_RXBCN_TIME_8730A))
#define BIT_GET_PTA_RXBCN_TIME_8730A(x) (((x) >> BIT_SHIFT_PTA_RXBCN_TIME_8730A) & BIT_MASK_PTA_RXBCN_TIME_8730A)
#define BIT_SET_PTA_RXBCN_TIME_8730A(x, v) (BIT_CLEAR_PTA_RXBCN_TIME_8730A(x) | BIT_PTA_RXBCN_TIME_8730A(v))

#define BIT_PTA_PRETX_EN_8730A BIT(12)

#define BIT_SHIFT_PTA_PRETX_TIME_8730A 0
#define BIT_MASK_PTA_PRETX_TIME_8730A 0xfff
#define BIT_PTA_PRETX_TIME_8730A(x) (((x) & BIT_MASK_PTA_PRETX_TIME_8730A) << BIT_SHIFT_PTA_PRETX_TIME_8730A)
#define BITS_PTA_PRETX_TIME_8730A (BIT_MASK_PTA_PRETX_TIME_8730A << BIT_SHIFT_PTA_PRETX_TIME_8730A)
#define BIT_CLEAR_PTA_PRETX_TIME_8730A(x) ((x) & (~BITS_PTA_PRETX_TIME_8730A))
#define BIT_GET_PTA_PRETX_TIME_8730A(x) (((x) >> BIT_SHIFT_PTA_PRETX_TIME_8730A) & BIT_MASK_PTA_PRETX_TIME_8730A)
#define BIT_SET_PTA_PRETX_TIME_8730A(x, v) (BIT_CLEAR_PTA_PRETX_TIME_8730A(x) | BIT_PTA_PRETX_TIME_8730A(v))

/* 2 REG_P2P_NOA1_CTRL_8730A */
#define BIT_P2P_NOA1_ALLSTASLEEP_8730A BIT(7)
#define BIT_P2P_NOA1_DISTX_EN_8730A BIT(6)
#define BIT_P2P_NOA1_PWR_MGT_EN_8730A BIT(5)

#define BIT_SHIFT_P2P_NOA1_EN_8730A 3
#define BIT_MASK_P2P_NOA1_EN_8730A 0x3
#define BIT_P2P_NOA1_EN_8730A(x) (((x) & BIT_MASK_P2P_NOA1_EN_8730A) << BIT_SHIFT_P2P_NOA1_EN_8730A)
#define BITS_P2P_NOA1_EN_8730A (BIT_MASK_P2P_NOA1_EN_8730A << BIT_SHIFT_P2P_NOA1_EN_8730A)
#define BIT_CLEAR_P2P_NOA1_EN_8730A(x) ((x) & (~BITS_P2P_NOA1_EN_8730A))
#define BIT_GET_P2P_NOA1_EN_8730A(x) (((x) >> BIT_SHIFT_P2P_NOA1_EN_8730A) & BIT_MASK_P2P_NOA1_EN_8730A)
#define BIT_SET_P2P_NOA1_EN_8730A(x, v) (BIT_CLEAR_P2P_NOA1_EN_8730A(x) | BIT_P2P_NOA1_EN_8730A(v))

#define BIT_SHIFT_P2P_NOA1_UNIT_SEL_8730A 1
#define BIT_MASK_P2P_NOA1_UNIT_SEL_8730A 0x3
#define BIT_P2P_NOA1_UNIT_SEL_8730A(x) (((x) & BIT_MASK_P2P_NOA1_UNIT_SEL_8730A) << BIT_SHIFT_P2P_NOA1_UNIT_SEL_8730A)
#define BITS_P2P_NOA1_UNIT_SEL_8730A (BIT_MASK_P2P_NOA1_UNIT_SEL_8730A << BIT_SHIFT_P2P_NOA1_UNIT_SEL_8730A)
#define BIT_CLEAR_P2P_NOA1_UNIT_SEL_8730A(x) ((x) & (~BITS_P2P_NOA1_UNIT_SEL_8730A))
#define BIT_GET_P2P_NOA1_UNIT_SEL_8730A(x) (((x) >> BIT_SHIFT_P2P_NOA1_UNIT_SEL_8730A) & BIT_MASK_P2P_NOA1_UNIT_SEL_8730A)
#define BIT_SET_P2P_NOA1_UNIT_SEL_8730A(x, v) (BIT_CLEAR_P2P_NOA1_UNIT_SEL_8730A(x) | BIT_P2P_NOA1_UNIT_SEL_8730A(v))

#define BIT_EN_TSFBIT32_RST_NOA1_8730A BIT(0)

/* 2 REG_P2P_NOA1_SPEC_STATE_8730A */
#define BIT_POWER_STATE_1_8730A BIT(15)
#define BIT_CTWINDOW_ON_1_8730A BIT(14)
#define BIT_BEACON_AREA_ON_1_8730A BIT(13)
#define BIT_CTWIN_EARLY_DISTX_1_8730A BIT(12)
#define BIT_NOA1_OFF_PERIOD_1_8730A BIT(11)
#define BIT_FORCE_DOZE1_1_8730A BIT(10)
#define BIT_NOA0_OFF_PERIOD_1_8730A BIT(9)
#define BIT_FORCE_DOZE0_1_8730A BIT(8)
#define BIT_SPEC_POWER_STATE_1_8730A BIT(7)
#define BIT_SPEC_CTWINDOW_ON_1_8730A BIT(6)
#define BIT_SPEC_BEACON_AREA_ON_1_8730A BIT(5)
#define BIT_SPEC_CTWIN_EARLY_DISTX_1_8730A BIT(4)
#define BIT_SPEC_NOA1_OFF_PERIOD_1_8730A BIT(3)
#define BIT_SPEC_FORCE_DOZE1_1_8730A BIT(2)
#define BIT_SPEC_NOA0_OFF_PERIOD_1_8730A BIT(1)
#define BIT_SPEC_FORCE_DOZE0_1_8730A BIT(0)

/* 2 REG_ACMHWCTRL_8730A */
#define BIT_BEQ_ACM_STATUS_8730A BIT(7)
#define BIT_VIQ_ACM_STATUS_8730A BIT(6)
#define BIT_VOQ_ACM_STATUS_8730A BIT(5)
#define BIT_BEQ_ACM_EN_8730A BIT(3)
#define BIT_VIQ_ACM_EN_8730A BIT(2)
#define BIT_VOQ_ACM_EN_8730A BIT(1)
#define BIT_ACMHWEN_8730A BIT(0)

/* 2 REG_ACMRSTCTRL_8730A */
#define BIT_BE_ACM_RESET_USED_TIME_8730A BIT(2)
#define BIT_VI_ACM_RESET_USED_TIME_8730A BIT(1)
#define BIT_VO_ACM_RESET_USED_TIME_8730A BIT(0)

/* 2 REG_ACMAVG_8730A */

#define BIT_SHIFT_AVGPERIOD_8730A 0
#define BIT_MASK_AVGPERIOD_8730A 0xffff
#define BIT_AVGPERIOD_8730A(x) (((x) & BIT_MASK_AVGPERIOD_8730A) << BIT_SHIFT_AVGPERIOD_8730A)
#define BITS_AVGPERIOD_8730A (BIT_MASK_AVGPERIOD_8730A << BIT_SHIFT_AVGPERIOD_8730A)
#define BIT_CLEAR_AVGPERIOD_8730A(x) ((x) & (~BITS_AVGPERIOD_8730A))
#define BIT_GET_AVGPERIOD_8730A(x) (((x) >> BIT_SHIFT_AVGPERIOD_8730A) & BIT_MASK_AVGPERIOD_8730A)
#define BIT_SET_AVGPERIOD_8730A(x, v) (BIT_CLEAR_AVGPERIOD_8730A(x) | BIT_AVGPERIOD_8730A(v))

/* 2 REG_VO_ADMTIME_8730A */

#define BIT_SHIFT_VO_ADMITTED_TIME_8730A 0
#define BIT_MASK_VO_ADMITTED_TIME_8730A 0xffff
#define BIT_VO_ADMITTED_TIME_8730A(x) (((x) & BIT_MASK_VO_ADMITTED_TIME_8730A) << BIT_SHIFT_VO_ADMITTED_TIME_8730A)
#define BITS_VO_ADMITTED_TIME_8730A (BIT_MASK_VO_ADMITTED_TIME_8730A << BIT_SHIFT_VO_ADMITTED_TIME_8730A)
#define BIT_CLEAR_VO_ADMITTED_TIME_8730A(x) ((x) & (~BITS_VO_ADMITTED_TIME_8730A))
#define BIT_GET_VO_ADMITTED_TIME_8730A(x) (((x) >> BIT_SHIFT_VO_ADMITTED_TIME_8730A) & BIT_MASK_VO_ADMITTED_TIME_8730A)
#define BIT_SET_VO_ADMITTED_TIME_8730A(x, v) (BIT_CLEAR_VO_ADMITTED_TIME_8730A(x) | BIT_VO_ADMITTED_TIME_8730A(v))

/* 2 REG_VI_ADMTIME_8730A */

#define BIT_SHIFT_VI_ADMITTED_TIME_8730A 0
#define BIT_MASK_VI_ADMITTED_TIME_8730A 0xffff
#define BIT_VI_ADMITTED_TIME_8730A(x) (((x) & BIT_MASK_VI_ADMITTED_TIME_8730A) << BIT_SHIFT_VI_ADMITTED_TIME_8730A)
#define BITS_VI_ADMITTED_TIME_8730A (BIT_MASK_VI_ADMITTED_TIME_8730A << BIT_SHIFT_VI_ADMITTED_TIME_8730A)
#define BIT_CLEAR_VI_ADMITTED_TIME_8730A(x) ((x) & (~BITS_VI_ADMITTED_TIME_8730A))
#define BIT_GET_VI_ADMITTED_TIME_8730A(x) (((x) >> BIT_SHIFT_VI_ADMITTED_TIME_8730A) & BIT_MASK_VI_ADMITTED_TIME_8730A)
#define BIT_SET_VI_ADMITTED_TIME_8730A(x, v) (BIT_CLEAR_VI_ADMITTED_TIME_8730A(x) | BIT_VI_ADMITTED_TIME_8730A(v))

/* 2 REG_BE_ADMTIME_8730A */
#define BIT_DIS_NDPA_NAV_CHK_8730A BIT(24)

#define BIT_SHIFT_MHDR_NAV_OFFSET_8730A 16
#define BIT_MASK_MHDR_NAV_OFFSET_8730A 0xff
#define BIT_MHDR_NAV_OFFSET_8730A(x) (((x) & BIT_MASK_MHDR_NAV_OFFSET_8730A) << BIT_SHIFT_MHDR_NAV_OFFSET_8730A)
#define BITS_MHDR_NAV_OFFSET_8730A (BIT_MASK_MHDR_NAV_OFFSET_8730A << BIT_SHIFT_MHDR_NAV_OFFSET_8730A)
#define BIT_CLEAR_MHDR_NAV_OFFSET_8730A(x) ((x) & (~BITS_MHDR_NAV_OFFSET_8730A))
#define BIT_GET_MHDR_NAV_OFFSET_8730A(x) (((x) >> BIT_SHIFT_MHDR_NAV_OFFSET_8730A) & BIT_MASK_MHDR_NAV_OFFSET_8730A)
#define BIT_SET_MHDR_NAV_OFFSET_8730A(x, v) (BIT_CLEAR_MHDR_NAV_OFFSET_8730A(x) | BIT_MHDR_NAV_OFFSET_8730A(v))

#define BIT_SHIFT_BE_ADMITTED_TIME_8730A 0
#define BIT_MASK_BE_ADMITTED_TIME_8730A 0xffff
#define BIT_BE_ADMITTED_TIME_8730A(x) (((x) & BIT_MASK_BE_ADMITTED_TIME_8730A) << BIT_SHIFT_BE_ADMITTED_TIME_8730A)
#define BITS_BE_ADMITTED_TIME_8730A (BIT_MASK_BE_ADMITTED_TIME_8730A << BIT_SHIFT_BE_ADMITTED_TIME_8730A)
#define BIT_CLEAR_BE_ADMITTED_TIME_8730A(x) ((x) & (~BITS_BE_ADMITTED_TIME_8730A))
#define BIT_GET_BE_ADMITTED_TIME_8730A(x) (((x) >> BIT_SHIFT_BE_ADMITTED_TIME_8730A) & BIT_MASK_BE_ADMITTED_TIME_8730A)
#define BIT_SET_BE_ADMITTED_TIME_8730A(x, v) (BIT_CLEAR_BE_ADMITTED_TIME_8730A(x) | BIT_BE_ADMITTED_TIME_8730A(v))

/* 2 REG_EDCA_RANDOM_GEN_8730A */

#define BIT_SHIFT_RANDOM_GEN_8730A 0
#define BIT_MASK_RANDOM_GEN_8730A 0xffffff
#define BIT_RANDOM_GEN_8730A(x) (((x) & BIT_MASK_RANDOM_GEN_8730A) << BIT_SHIFT_RANDOM_GEN_8730A)
#define BITS_RANDOM_GEN_8730A (BIT_MASK_RANDOM_GEN_8730A << BIT_SHIFT_RANDOM_GEN_8730A)
#define BIT_CLEAR_RANDOM_GEN_8730A(x) ((x) & (~BITS_RANDOM_GEN_8730A))
#define BIT_GET_RANDOM_GEN_8730A(x) (((x) >> BIT_SHIFT_RANDOM_GEN_8730A) & BIT_MASK_RANDOM_GEN_8730A)
#define BIT_SET_RANDOM_GEN_8730A(x, v) (BIT_CLEAR_RANDOM_GEN_8730A(x) | BIT_RANDOM_GEN_8730A(v))

/* 2 REG_TXCMD_NOA_SEL_8730A */

#define BIT_SHIFT_NOA_SEL_8730A 4
#define BIT_MASK_NOA_SEL_8730A 0x7
#define BIT_NOA_SEL_8730A(x) (((x) & BIT_MASK_NOA_SEL_8730A) << BIT_SHIFT_NOA_SEL_8730A)
#define BITS_NOA_SEL_8730A (BIT_MASK_NOA_SEL_8730A << BIT_SHIFT_NOA_SEL_8730A)
#define BIT_CLEAR_NOA_SEL_8730A(x) ((x) & (~BITS_NOA_SEL_8730A))
#define BIT_GET_NOA_SEL_8730A(x) (((x) >> BIT_SHIFT_NOA_SEL_8730A) & BIT_MASK_NOA_SEL_8730A)
#define BIT_SET_NOA_SEL_8730A(x, v) (BIT_CLEAR_NOA_SEL_8730A(x) | BIT_NOA_SEL_8730A(v))

#define BIT_SHIFT_TXCMD_SEG_SEL_8730A 0
#define BIT_MASK_TXCMD_SEG_SEL_8730A 0xf
#define BIT_TXCMD_SEG_SEL_8730A(x) (((x) & BIT_MASK_TXCMD_SEG_SEL_8730A) << BIT_SHIFT_TXCMD_SEG_SEL_8730A)
#define BITS_TXCMD_SEG_SEL_8730A (BIT_MASK_TXCMD_SEG_SEL_8730A << BIT_SHIFT_TXCMD_SEG_SEL_8730A)
#define BIT_CLEAR_TXCMD_SEG_SEL_8730A(x) ((x) & (~BITS_TXCMD_SEG_SEL_8730A))
#define BIT_GET_TXCMD_SEG_SEL_8730A(x) (((x) >> BIT_SHIFT_TXCMD_SEG_SEL_8730A) & BIT_MASK_TXCMD_SEG_SEL_8730A)
#define BIT_SET_TXCMD_SEG_SEL_8730A(x, v) (BIT_CLEAR_TXCMD_SEG_SEL_8730A(x) | BIT_TXCMD_SEG_SEL_8730A(v))

/* 2 REG_TXPAUSE_CFG_8730A */

#define BIT_SHIFT_TSF_DIFF_P1P2_8730A 16
#define BIT_MASK_TSF_DIFF_P1P2_8730A 0xffff
#define BIT_TSF_DIFF_P1P2_8730A(x) (((x) & BIT_MASK_TSF_DIFF_P1P2_8730A) << BIT_SHIFT_TSF_DIFF_P1P2_8730A)
#define BITS_TSF_DIFF_P1P2_8730A (BIT_MASK_TSF_DIFF_P1P2_8730A << BIT_SHIFT_TSF_DIFF_P1P2_8730A)
#define BIT_CLEAR_TSF_DIFF_P1P2_8730A(x) ((x) & (~BITS_TSF_DIFF_P1P2_8730A))
#define BIT_GET_TSF_DIFF_P1P2_8730A(x) (((x) >> BIT_SHIFT_TSF_DIFF_P1P2_8730A) & BIT_MASK_TSF_DIFF_P1P2_8730A)
#define BIT_SET_TSF_DIFF_P1P2_8730A(x, v) (BIT_CLEAR_TSF_DIFF_P1P2_8730A(x) | BIT_TSF_DIFF_P1P2_8730A(v))

#define BIT_SHIFT_TXPAUSE1_8730A 8
#define BIT_MASK_TXPAUSE1_8730A 0xff
#define BIT_TXPAUSE1_8730A(x) (((x) & BIT_MASK_TXPAUSE1_8730A) << BIT_SHIFT_TXPAUSE1_8730A)
#define BITS_TXPAUSE1_8730A (BIT_MASK_TXPAUSE1_8730A << BIT_SHIFT_TXPAUSE1_8730A)
#define BIT_CLEAR_TXPAUSE1_8730A(x) ((x) & (~BITS_TXPAUSE1_8730A))
#define BIT_GET_TXPAUSE1_8730A(x) (((x) >> BIT_SHIFT_TXPAUSE1_8730A) & BIT_MASK_TXPAUSE1_8730A)
#define BIT_SET_TXPAUSE1_8730A(x, v) (BIT_CLEAR_TXPAUSE1_8730A(x) | BIT_TXPAUSE1_8730A(v))

#define BIT_SHIFT_DRVERLYITV_P2_8730A 0
#define BIT_MASK_DRVERLYITV_P2_8730A 0xff
#define BIT_DRVERLYITV_P2_8730A(x) (((x) & BIT_MASK_DRVERLYITV_P2_8730A) << BIT_SHIFT_DRVERLYITV_P2_8730A)
#define BITS_DRVERLYITV_P2_8730A (BIT_MASK_DRVERLYITV_P2_8730A << BIT_SHIFT_DRVERLYITV_P2_8730A)
#define BIT_CLEAR_DRVERLYITV_P2_8730A(x) ((x) & (~BITS_DRVERLYITV_P2_8730A))
#define BIT_GET_DRVERLYITV_P2_8730A(x) (((x) >> BIT_SHIFT_DRVERLYITV_P2_8730A) & BIT_MASK_DRVERLYITV_P2_8730A)
#define BIT_SET_DRVERLYITV_P2_8730A(x, v) (BIT_CLEAR_DRVERLYITV_P2_8730A(x) | BIT_DRVERLYITV_P2_8730A(v))

/* 2 REG_NAN_SETTING_8730A */
#define BIT_EN_MULTI_BCN_8730A BIT(31)
#define BIT_ENP2P_DW_AREA_8730A BIT(30)

#define BIT_SHIFT_TBTT_PROHIBIT_HOLD_P2_8730A 18
#define BIT_MASK_TBTT_PROHIBIT_HOLD_P2_8730A 0xfff
#define BIT_TBTT_PROHIBIT_HOLD_P2_8730A(x) (((x) & BIT_MASK_TBTT_PROHIBIT_HOLD_P2_8730A) << BIT_SHIFT_TBTT_PROHIBIT_HOLD_P2_8730A)
#define BITS_TBTT_PROHIBIT_HOLD_P2_8730A (BIT_MASK_TBTT_PROHIBIT_HOLD_P2_8730A << BIT_SHIFT_TBTT_PROHIBIT_HOLD_P2_8730A)
#define BIT_CLEAR_TBTT_PROHIBIT_HOLD_P2_8730A(x) ((x) & (~BITS_TBTT_PROHIBIT_HOLD_P2_8730A))
#define BIT_GET_TBTT_PROHIBIT_HOLD_P2_8730A(x) (((x) >> BIT_SHIFT_TBTT_PROHIBIT_HOLD_P2_8730A) & BIT_MASK_TBTT_PROHIBIT_HOLD_P2_8730A)
#define BIT_SET_TBTT_PROHIBIT_HOLD_P2_8730A(x, v) (BIT_CLEAR_TBTT_PROHIBIT_HOLD_P2_8730A(x) | BIT_TBTT_PROHIBIT_HOLD_P2_8730A(v))

#define BIT_SHIFT_BCN_PORT_PRI_8730A 16
#define BIT_MASK_BCN_PORT_PRI_8730A 0x3
#define BIT_BCN_PORT_PRI_8730A(x) (((x) & BIT_MASK_BCN_PORT_PRI_8730A) << BIT_SHIFT_BCN_PORT_PRI_8730A)
#define BITS_BCN_PORT_PRI_8730A (BIT_MASK_BCN_PORT_PRI_8730A << BIT_SHIFT_BCN_PORT_PRI_8730A)
#define BIT_CLEAR_BCN_PORT_PRI_8730A(x) ((x) & (~BITS_BCN_PORT_PRI_8730A))
#define BIT_GET_BCN_PORT_PRI_8730A(x) (((x) >> BIT_SHIFT_BCN_PORT_PRI_8730A) & BIT_MASK_BCN_PORT_PRI_8730A)
#define BIT_SET_BCN_PORT_PRI_8730A(x, v) (BIT_CLEAR_BCN_PORT_PRI_8730A(x) | BIT_BCN_PORT_PRI_8730A(v))

#define BIT_SHIFT_DRVERLYITV_P1_8730A 8
#define BIT_MASK_DRVERLYITV_P1_8730A 0xff
#define BIT_DRVERLYITV_P1_8730A(x) (((x) & BIT_MASK_DRVERLYITV_P1_8730A) << BIT_SHIFT_DRVERLYITV_P1_8730A)
#define BITS_DRVERLYITV_P1_8730A (BIT_MASK_DRVERLYITV_P1_8730A << BIT_SHIFT_DRVERLYITV_P1_8730A)
#define BIT_CLEAR_DRVERLYITV_P1_8730A(x) ((x) & (~BITS_DRVERLYITV_P1_8730A))
#define BIT_GET_DRVERLYITV_P1_8730A(x) (((x) >> BIT_SHIFT_DRVERLYITV_P1_8730A) & BIT_MASK_DRVERLYITV_P1_8730A)
#define BIT_SET_DRVERLYITV_P1_8730A(x, v) (BIT_CLEAR_DRVERLYITV_P1_8730A(x) | BIT_DRVERLYITV_P1_8730A(v))

#define BIT_P2_RXBCN_RPT_ENABLE_8730A BIT(7)
#define BIT_P2_DIS_RX_BSSID_FIT_8730A BIT(6)
#define BIT_P2_TXBCN_RPT_ENABLE_8730A BIT(5)
#define BIT_P2_DIS_TSF_UDT_8730A BIT(4)
#define BIT_P2_EN_BCN_FUNCTION_8730A BIT(3)
#define BIT_P2_EN_BCN_RPT_8730A BIT(2)
#define BIT_P2_ENP2P_CTWINDOW_8730A BIT(1)
#define BIT_P2_ENP2P_BCNQ_AREA_8730A BIT(0)

/* 2 REG_BCN_SPACE_PORT1_8730A */

#define BIT_SHIFT_BCN_SPACE3_8730A 0
#define BIT_MASK_BCN_SPACE3_8730A 0xffff
#define BIT_BCN_SPACE3_8730A(x) (((x) & BIT_MASK_BCN_SPACE3_8730A) << BIT_SHIFT_BCN_SPACE3_8730A)
#define BITS_BCN_SPACE3_8730A (BIT_MASK_BCN_SPACE3_8730A << BIT_SHIFT_BCN_SPACE3_8730A)
#define BIT_CLEAR_BCN_SPACE3_8730A(x) ((x) & (~BITS_BCN_SPACE3_8730A))
#define BIT_GET_BCN_SPACE3_8730A(x) (((x) >> BIT_SHIFT_BCN_SPACE3_8730A) & BIT_MASK_BCN_SPACE3_8730A)
#define BIT_SET_BCN_SPACE3_8730A(x, v) (BIT_CLEAR_BCN_SPACE3_8730A(x) | BIT_BCN_SPACE3_8730A(v))

/* 2 REG_BCN_SPACE_PORT2_8730A */

#define BIT_SHIFT_BCN_SPACE4_8730A 0
#define BIT_MASK_BCN_SPACE4_8730A 0xffff
#define BIT_BCN_SPACE4_8730A(x) (((x) & BIT_MASK_BCN_SPACE4_8730A) << BIT_SHIFT_BCN_SPACE4_8730A)
#define BITS_BCN_SPACE4_8730A (BIT_MASK_BCN_SPACE4_8730A << BIT_SHIFT_BCN_SPACE4_8730A)
#define BIT_CLEAR_BCN_SPACE4_8730A(x) ((x) & (~BITS_BCN_SPACE4_8730A))
#define BIT_GET_BCN_SPACE4_8730A(x) (((x) >> BIT_SHIFT_BCN_SPACE4_8730A) & BIT_MASK_BCN_SPACE4_8730A)
#define BIT_SET_BCN_SPACE4_8730A(x, v) (BIT_CLEAR_BCN_SPACE4_8730A(x) | BIT_BCN_SPACE4_8730A(v))

/* 2 REG_NAN_SETTING_1_8730A */

#define BIT_SHIFT_SYNCBCN_RXNUM_8730A 27
#define BIT_MASK_SYNCBCN_RXNUM_8730A 0x1f
#define BIT_SYNCBCN_RXNUM_8730A(x) (((x) & BIT_MASK_SYNCBCN_RXNUM_8730A) << BIT_SHIFT_SYNCBCN_RXNUM_8730A)
#define BITS_SYNCBCN_RXNUM_8730A (BIT_MASK_SYNCBCN_RXNUM_8730A << BIT_SHIFT_SYNCBCN_RXNUM_8730A)
#define BIT_CLEAR_SYNCBCN_RXNUM_8730A(x) ((x) & (~BITS_SYNCBCN_RXNUM_8730A))
#define BIT_GET_SYNCBCN_RXNUM_8730A(x) (((x) >> BIT_SHIFT_SYNCBCN_RXNUM_8730A) & BIT_MASK_SYNCBCN_RXNUM_8730A)
#define BIT_SET_SYNCBCN_RXNUM_8730A(x, v) (BIT_CLEAR_SYNCBCN_RXNUM_8730A(x) | BIT_SYNCBCN_RXNUM_8730A(v))

#define BIT_DW_END_EARLY_8730A BIT(26)

#define BIT_SHIFT_NAN_ROLE_8730A 24
#define BIT_MASK_NAN_ROLE_8730A 0x3
#define BIT_NAN_ROLE_8730A(x) (((x) & BIT_MASK_NAN_ROLE_8730A) << BIT_SHIFT_NAN_ROLE_8730A)
#define BITS_NAN_ROLE_8730A (BIT_MASK_NAN_ROLE_8730A << BIT_SHIFT_NAN_ROLE_8730A)
#define BIT_CLEAR_NAN_ROLE_8730A(x) ((x) & (~BITS_NAN_ROLE_8730A))
#define BIT_GET_NAN_ROLE_8730A(x) (((x) >> BIT_SHIFT_NAN_ROLE_8730A) & BIT_MASK_NAN_ROLE_8730A)
#define BIT_SET_NAN_ROLE_8730A(x, v) (BIT_CLEAR_NAN_ROLE_8730A(x) | BIT_NAN_ROLE_8730A(v))

#define BIT_SHIFT_MSLOT_EVTQ_8730A 16
#define BIT_MASK_MSLOT_EVTQ_8730A 0xff
#define BIT_MSLOT_EVTQ_8730A(x) (((x) & BIT_MASK_MSLOT_EVTQ_8730A) << BIT_SHIFT_MSLOT_EVTQ_8730A)
#define BITS_MSLOT_EVTQ_8730A (BIT_MASK_MSLOT_EVTQ_8730A << BIT_SHIFT_MSLOT_EVTQ_8730A)
#define BIT_CLEAR_MSLOT_EVTQ_8730A(x) ((x) & (~BITS_MSLOT_EVTQ_8730A))
#define BIT_GET_MSLOT_EVTQ_8730A(x) (((x) >> BIT_SHIFT_MSLOT_EVTQ_8730A) & BIT_MASK_MSLOT_EVTQ_8730A)
#define BIT_SET_MSLOT_EVTQ_8730A(x, v) (BIT_CLEAR_MSLOT_EVTQ_8730A(x) | BIT_MSLOT_EVTQ_8730A(v))

#define BIT_SHIFT_MDW_EVTQ_8730A 8
#define BIT_MASK_MDW_EVTQ_8730A 0xff
#define BIT_MDW_EVTQ_8730A(x) (((x) & BIT_MASK_MDW_EVTQ_8730A) << BIT_SHIFT_MDW_EVTQ_8730A)
#define BITS_MDW_EVTQ_8730A (BIT_MASK_MDW_EVTQ_8730A << BIT_SHIFT_MDW_EVTQ_8730A)
#define BIT_CLEAR_MDW_EVTQ_8730A(x) ((x) & (~BITS_MDW_EVTQ_8730A))
#define BIT_GET_MDW_EVTQ_8730A(x) (((x) >> BIT_SHIFT_MDW_EVTQ_8730A) & BIT_MASK_MDW_EVTQ_8730A)
#define BIT_SET_MDW_EVTQ_8730A(x, v) (BIT_CLEAR_MDW_EVTQ_8730A(x) | BIT_MDW_EVTQ_8730A(v))

#define BIT_SHIFT_EVTQ_EARLY_8730A 5
#define BIT_MASK_EVTQ_EARLY_8730A 0x7
#define BIT_EVTQ_EARLY_8730A(x) (((x) & BIT_MASK_EVTQ_EARLY_8730A) << BIT_SHIFT_EVTQ_EARLY_8730A)
#define BITS_EVTQ_EARLY_8730A (BIT_MASK_EVTQ_EARLY_8730A << BIT_SHIFT_EVTQ_EARLY_8730A)
#define BIT_CLEAR_EVTQ_EARLY_8730A(x) ((x) & (~BITS_EVTQ_EARLY_8730A))
#define BIT_GET_EVTQ_EARLY_8730A(x) (((x) >> BIT_SHIFT_EVTQ_EARLY_8730A) & BIT_MASK_EVTQ_EARLY_8730A)
#define BIT_SET_EVTQ_EARLY_8730A(x, v) (BIT_CLEAR_EVTQ_EARLY_8730A(x) | BIT_EVTQ_EARLY_8730A(v))

/* 2 REG_NOA_PARAM_V1_8730A */

#define BIT_SHIFT_NOA_DURATION_V1_8730A 0
#define BIT_MASK_NOA_DURATION_V1_8730A 0xffffffffL
#define BIT_NOA_DURATION_V1_8730A(x) (((x) & BIT_MASK_NOA_DURATION_V1_8730A) << BIT_SHIFT_NOA_DURATION_V1_8730A)
#define BITS_NOA_DURATION_V1_8730A (BIT_MASK_NOA_DURATION_V1_8730A << BIT_SHIFT_NOA_DURATION_V1_8730A)
#define BIT_CLEAR_NOA_DURATION_V1_8730A(x) ((x) & (~BITS_NOA_DURATION_V1_8730A))
#define BIT_GET_NOA_DURATION_V1_8730A(x) (((x) >> BIT_SHIFT_NOA_DURATION_V1_8730A) & BIT_MASK_NOA_DURATION_V1_8730A)
#define BIT_SET_NOA_DURATION_V1_8730A(x, v) (BIT_CLEAR_NOA_DURATION_V1_8730A(x) | BIT_NOA_DURATION_V1_8730A(v))

/* 2 REG_NOA_PARAM_V2_8730A */

#define BIT_SHIFT_NOA_INTERVAL_V2_8730A 0
#define BIT_MASK_NOA_INTERVAL_V2_8730A 0xffffffffL
#define BIT_NOA_INTERVAL_V2_8730A(x) (((x) & BIT_MASK_NOA_INTERVAL_V2_8730A) << BIT_SHIFT_NOA_INTERVAL_V2_8730A)
#define BITS_NOA_INTERVAL_V2_8730A (BIT_MASK_NOA_INTERVAL_V2_8730A << BIT_SHIFT_NOA_INTERVAL_V2_8730A)
#define BIT_CLEAR_NOA_INTERVAL_V2_8730A(x) ((x) & (~BITS_NOA_INTERVAL_V2_8730A))
#define BIT_GET_NOA_INTERVAL_V2_8730A(x) (((x) >> BIT_SHIFT_NOA_INTERVAL_V2_8730A) & BIT_MASK_NOA_INTERVAL_V2_8730A)
#define BIT_SET_NOA_INTERVAL_V2_8730A(x, v) (BIT_CLEAR_NOA_INTERVAL_V2_8730A(x) | BIT_NOA_INTERVAL_V2_8730A(v))

/* 2 REG_NOA_PARAM_V3_8730A */

#define BIT_SHIFT_NOA_START_TIME_V3_8730A 0
#define BIT_MASK_NOA_START_TIME_V3_8730A 0xffffffffL
#define BIT_NOA_START_TIME_V3_8730A(x) (((x) & BIT_MASK_NOA_START_TIME_V3_8730A) << BIT_SHIFT_NOA_START_TIME_V3_8730A)
#define BITS_NOA_START_TIME_V3_8730A (BIT_MASK_NOA_START_TIME_V3_8730A << BIT_SHIFT_NOA_START_TIME_V3_8730A)
#define BIT_CLEAR_NOA_START_TIME_V3_8730A(x) ((x) & (~BITS_NOA_START_TIME_V3_8730A))
#define BIT_GET_NOA_START_TIME_V3_8730A(x) (((x) >> BIT_SHIFT_NOA_START_TIME_V3_8730A) & BIT_MASK_NOA_START_TIME_V3_8730A)
#define BIT_SET_NOA_START_TIME_V3_8730A(x, v) (BIT_CLEAR_NOA_START_TIME_V3_8730A(x) | BIT_NOA_START_TIME_V3_8730A(v))

/* 2 REG_NOA_PARAM_4_8730A */

#define BIT_SHIFT_NOA_COUNT_V4_8730A 0
#define BIT_MASK_NOA_COUNT_V4_8730A 0xff
#define BIT_NOA_COUNT_V4_8730A(x) (((x) & BIT_MASK_NOA_COUNT_V4_8730A) << BIT_SHIFT_NOA_COUNT_V4_8730A)
#define BITS_NOA_COUNT_V4_8730A (BIT_MASK_NOA_COUNT_V4_8730A << BIT_SHIFT_NOA_COUNT_V4_8730A)
#define BIT_CLEAR_NOA_COUNT_V4_8730A(x) ((x) & (~BITS_NOA_COUNT_V4_8730A))
#define BIT_GET_NOA_COUNT_V4_8730A(x) (((x) >> BIT_SHIFT_NOA_COUNT_V4_8730A) & BIT_MASK_NOA_COUNT_V4_8730A)
#define BIT_SET_NOA_COUNT_V4_8730A(x, v) (BIT_CLEAR_NOA_COUNT_V4_8730A(x) | BIT_NOA_COUNT_V4_8730A(v))

/* 2 REG_NOT_VALID_8730A */
#define BIT_SYNC_TSFT_2AON_P_8730A BIT(10)

#define BIT_SHIFT_AON_TSFT_OFFSET_8730A 0
#define BIT_MASK_AON_TSFT_OFFSET_8730A 0x3ff
#define BIT_AON_TSFT_OFFSET_8730A(x) (((x) & BIT_MASK_AON_TSFT_OFFSET_8730A) << BIT_SHIFT_AON_TSFT_OFFSET_8730A)
#define BITS_AON_TSFT_OFFSET_8730A (BIT_MASK_AON_TSFT_OFFSET_8730A << BIT_SHIFT_AON_TSFT_OFFSET_8730A)
#define BIT_CLEAR_AON_TSFT_OFFSET_8730A(x) ((x) & (~BITS_AON_TSFT_OFFSET_8730A))
#define BIT_GET_AON_TSFT_OFFSET_8730A(x) (((x) >> BIT_SHIFT_AON_TSFT_OFFSET_8730A) & BIT_MASK_AON_TSFT_OFFSET_8730A)
#define BIT_SET_AON_TSFT_OFFSET_8730A(x, v) (BIT_CLEAR_AON_TSFT_OFFSET_8730A(x) | BIT_AON_TSFT_OFFSET_8730A(v))

/* 2 REG_SCHEDULER_DBG_8730A */

#define BIT_SHIFT_DBG_SCHEDULER_8730A 0
#define BIT_MASK_DBG_SCHEDULER_8730A 0xffffffffL
#define BIT_DBG_SCHEDULER_8730A(x) (((x) & BIT_MASK_DBG_SCHEDULER_8730A) << BIT_SHIFT_DBG_SCHEDULER_8730A)
#define BITS_DBG_SCHEDULER_8730A (BIT_MASK_DBG_SCHEDULER_8730A << BIT_SHIFT_DBG_SCHEDULER_8730A)
#define BIT_CLEAR_DBG_SCHEDULER_8730A(x) ((x) & (~BITS_DBG_SCHEDULER_8730A))
#define BIT_GET_DBG_SCHEDULER_8730A(x) (((x) >> BIT_SHIFT_DBG_SCHEDULER_8730A) & BIT_MASK_DBG_SCHEDULER_8730A)
#define BIT_SET_DBG_SCHEDULER_8730A(x, v) (BIT_CLEAR_DBG_SCHEDULER_8730A(x) | BIT_DBG_SCHEDULER_8730A(v))

/* 2 REG_SCH_TXCMD_8730A */

#define BIT_SHIFT_SCH_TXCMD_8730A 0
#define BIT_MASK_SCH_TXCMD_8730A 0xffffffffL
#define BIT_SCH_TXCMD_8730A(x) (((x) & BIT_MASK_SCH_TXCMD_8730A) << BIT_SHIFT_SCH_TXCMD_8730A)
#define BITS_SCH_TXCMD_8730A (BIT_MASK_SCH_TXCMD_8730A << BIT_SHIFT_SCH_TXCMD_8730A)
#define BIT_CLEAR_SCH_TXCMD_8730A(x) ((x) & (~BITS_SCH_TXCMD_8730A))
#define BIT_GET_SCH_TXCMD_8730A(x) (((x) >> BIT_SHIFT_SCH_TXCMD_8730A) & BIT_MASK_SCH_TXCMD_8730A)
#define BIT_SET_SCH_TXCMD_8730A(x, v) (BIT_CLEAR_SCH_TXCMD_8730A(x) | BIT_SCH_TXCMD_8730A(v))

/* 2 REG_PAGE5_DUMMY_8730A */

#define BIT_SHIFT_DUMMY_8730A 0
#define BIT_MASK_DUMMY_8730A 0xffffffffL
#define BIT_DUMMY_8730A(x) (((x) & BIT_MASK_DUMMY_8730A) << BIT_SHIFT_DUMMY_8730A)
#define BITS_DUMMY_8730A (BIT_MASK_DUMMY_8730A << BIT_SHIFT_DUMMY_8730A)
#define BIT_CLEAR_DUMMY_8730A(x) ((x) & (~BITS_DUMMY_8730A))
#define BIT_GET_DUMMY_8730A(x) (((x) >> BIT_SHIFT_DUMMY_8730A) & BIT_MASK_DUMMY_8730A)
#define BIT_SET_DUMMY_8730A(x, v) (BIT_CLEAR_DUMMY_8730A(x) | BIT_DUMMY_8730A(v))

/* 2 REG_PS_TIMER_A_L_8730A */

#define BIT_SHIFT_PS_TIMER_A_L_8730A 0
#define BIT_MASK_PS_TIMER_A_L_8730A 0xffffffffL
#define BIT_PS_TIMER_A_L_8730A(x) (((x) & BIT_MASK_PS_TIMER_A_L_8730A) << BIT_SHIFT_PS_TIMER_A_L_8730A)
#define BITS_PS_TIMER_A_L_8730A (BIT_MASK_PS_TIMER_A_L_8730A << BIT_SHIFT_PS_TIMER_A_L_8730A)
#define BIT_CLEAR_PS_TIMER_A_L_8730A(x) ((x) & (~BITS_PS_TIMER_A_L_8730A))
#define BIT_GET_PS_TIMER_A_L_8730A(x) (((x) >> BIT_SHIFT_PS_TIMER_A_L_8730A) & BIT_MASK_PS_TIMER_A_L_8730A)
#define BIT_SET_PS_TIMER_A_L_8730A(x, v) (BIT_CLEAR_PS_TIMER_A_L_8730A(x) | BIT_PS_TIMER_A_L_8730A(v))

/* 2 REG_PS_TIMER_A_H_8730A */

#define BIT_SHIFT_PS_TIMER_A_H_8730A 0
#define BIT_MASK_PS_TIMER_A_H_8730A 0xffffffffL
#define BIT_PS_TIMER_A_H_8730A(x) (((x) & BIT_MASK_PS_TIMER_A_H_8730A) << BIT_SHIFT_PS_TIMER_A_H_8730A)
#define BITS_PS_TIMER_A_H_8730A (BIT_MASK_PS_TIMER_A_H_8730A << BIT_SHIFT_PS_TIMER_A_H_8730A)
#define BIT_CLEAR_PS_TIMER_A_H_8730A(x) ((x) & (~BITS_PS_TIMER_A_H_8730A))
#define BIT_GET_PS_TIMER_A_H_8730A(x) (((x) >> BIT_SHIFT_PS_TIMER_A_H_8730A) & BIT_MASK_PS_TIMER_A_H_8730A)
#define BIT_SET_PS_TIMER_A_H_8730A(x, v) (BIT_CLEAR_PS_TIMER_A_H_8730A(x) | BIT_PS_TIMER_A_H_8730A(v))

/* 2 REG_PS_TIMER_B_L_8730A */

#define BIT_SHIFT_PS_TIMER_B_L_8730A 0
#define BIT_MASK_PS_TIMER_B_L_8730A 0xffffffffL
#define BIT_PS_TIMER_B_L_8730A(x) (((x) & BIT_MASK_PS_TIMER_B_L_8730A) << BIT_SHIFT_PS_TIMER_B_L_8730A)
#define BITS_PS_TIMER_B_L_8730A (BIT_MASK_PS_TIMER_B_L_8730A << BIT_SHIFT_PS_TIMER_B_L_8730A)
#define BIT_CLEAR_PS_TIMER_B_L_8730A(x) ((x) & (~BITS_PS_TIMER_B_L_8730A))
#define BIT_GET_PS_TIMER_B_L_8730A(x) (((x) >> BIT_SHIFT_PS_TIMER_B_L_8730A) & BIT_MASK_PS_TIMER_B_L_8730A)
#define BIT_SET_PS_TIMER_B_L_8730A(x, v) (BIT_CLEAR_PS_TIMER_B_L_8730A(x) | BIT_PS_TIMER_B_L_8730A(v))

/* 2 REG_PS_TIMER_B_H_8730A */

#define BIT_SHIFT_PS_TIMER_B_H_8730A 0
#define BIT_MASK_PS_TIMER_B_H_8730A 0xffffffffL
#define BIT_PS_TIMER_B_H_8730A(x) (((x) & BIT_MASK_PS_TIMER_B_H_8730A) << BIT_SHIFT_PS_TIMER_B_H_8730A)
#define BITS_PS_TIMER_B_H_8730A (BIT_MASK_PS_TIMER_B_H_8730A << BIT_SHIFT_PS_TIMER_B_H_8730A)
#define BIT_CLEAR_PS_TIMER_B_H_8730A(x) ((x) & (~BITS_PS_TIMER_B_H_8730A))
#define BIT_GET_PS_TIMER_B_H_8730A(x) (((x) >> BIT_SHIFT_PS_TIMER_B_H_8730A) & BIT_MASK_PS_TIMER_B_H_8730A)
#define BIT_SET_PS_TIMER_B_H_8730A(x, v) (BIT_CLEAR_PS_TIMER_B_H_8730A(x) | BIT_PS_TIMER_B_H_8730A(v))

/* 2 REG_PS_TIMER_C_L_8730A */

#define BIT_SHIFT_PS_TIMER_C_L_8730A 0
#define BIT_MASK_PS_TIMER_C_L_8730A 0xffffffffL
#define BIT_PS_TIMER_C_L_8730A(x) (((x) & BIT_MASK_PS_TIMER_C_L_8730A) << BIT_SHIFT_PS_TIMER_C_L_8730A)
#define BITS_PS_TIMER_C_L_8730A (BIT_MASK_PS_TIMER_C_L_8730A << BIT_SHIFT_PS_TIMER_C_L_8730A)
#define BIT_CLEAR_PS_TIMER_C_L_8730A(x) ((x) & (~BITS_PS_TIMER_C_L_8730A))
#define BIT_GET_PS_TIMER_C_L_8730A(x) (((x) >> BIT_SHIFT_PS_TIMER_C_L_8730A) & BIT_MASK_PS_TIMER_C_L_8730A)
#define BIT_SET_PS_TIMER_C_L_8730A(x, v) (BIT_CLEAR_PS_TIMER_C_L_8730A(x) | BIT_PS_TIMER_C_L_8730A(v))

/* 2 REG_PS_TIMER_C_H_8730A */

#define BIT_SHIFT_PS_TIMER_C_H_8730A 0
#define BIT_MASK_PS_TIMER_C_H_8730A 0xffffffffL
#define BIT_PS_TIMER_C_H_8730A(x) (((x) & BIT_MASK_PS_TIMER_C_H_8730A) << BIT_SHIFT_PS_TIMER_C_H_8730A)
#define BITS_PS_TIMER_C_H_8730A (BIT_MASK_PS_TIMER_C_H_8730A << BIT_SHIFT_PS_TIMER_C_H_8730A)
#define BIT_CLEAR_PS_TIMER_C_H_8730A(x) ((x) & (~BITS_PS_TIMER_C_H_8730A))
#define BIT_GET_PS_TIMER_C_H_8730A(x) (((x) >> BIT_SHIFT_PS_TIMER_C_H_8730A) & BIT_MASK_PS_TIMER_C_H_8730A)
#define BIT_SET_PS_TIMER_C_H_8730A(x, v) (BIT_CLEAR_PS_TIMER_C_H_8730A(x) | BIT_PS_TIMER_C_H_8730A(v))

/* 2 REG_CPUMGQ_PARAMETER_8730A */

#define BIT_SHIFT_CW_8730A 8
#define BIT_MASK_CW_8730A 0xff
#define BIT_CW_8730A(x) (((x) & BIT_MASK_CW_8730A) << BIT_SHIFT_CW_8730A)
#define BITS_CW_8730A (BIT_MASK_CW_8730A << BIT_SHIFT_CW_8730A)
#define BIT_CLEAR_CW_8730A(x) ((x) & (~BITS_CW_8730A))
#define BIT_GET_CW_8730A(x) (((x) >> BIT_SHIFT_CW_8730A) & BIT_MASK_CW_8730A)
#define BIT_SET_CW_8730A(x, v) (BIT_CLEAR_CW_8730A(x) | BIT_CW_8730A(v))

#define BIT_SHIFT_AIFS_8730A 0
#define BIT_MASK_AIFS_8730A 0xff
#define BIT_AIFS_8730A(x) (((x) & BIT_MASK_AIFS_8730A) << BIT_SHIFT_AIFS_8730A)
#define BITS_AIFS_8730A (BIT_MASK_AIFS_8730A << BIT_SHIFT_AIFS_8730A)
#define BIT_CLEAR_AIFS_8730A(x) ((x) & (~BITS_AIFS_8730A))
#define BIT_GET_AIFS_8730A(x) (((x) >> BIT_SHIFT_AIFS_8730A) & BIT_MASK_AIFS_8730A)
#define BIT_SET_AIFS_8730A(x, v) (BIT_CLEAR_AIFS_8730A(x) | BIT_AIFS_8730A(v))

/* 2 REG_PS_TIMER_EARLY_8730A */

#define BIT_SHIFT_PS_TIMER_C_EARLY_8730A 16
#define BIT_MASK_PS_TIMER_C_EARLY_8730A 0xff
#define BIT_PS_TIMER_C_EARLY_8730A(x) (((x) & BIT_MASK_PS_TIMER_C_EARLY_8730A) << BIT_SHIFT_PS_TIMER_C_EARLY_8730A)
#define BITS_PS_TIMER_C_EARLY_8730A (BIT_MASK_PS_TIMER_C_EARLY_8730A << BIT_SHIFT_PS_TIMER_C_EARLY_8730A)
#define BIT_CLEAR_PS_TIMER_C_EARLY_8730A(x) ((x) & (~BITS_PS_TIMER_C_EARLY_8730A))
#define BIT_GET_PS_TIMER_C_EARLY_8730A(x) (((x) >> BIT_SHIFT_PS_TIMER_C_EARLY_8730A) & BIT_MASK_PS_TIMER_C_EARLY_8730A)
#define BIT_SET_PS_TIMER_C_EARLY_8730A(x, v) (BIT_CLEAR_PS_TIMER_C_EARLY_8730A(x) | BIT_PS_TIMER_C_EARLY_8730A(v))

#define BIT_SHIFT_PS_TIMER_B_EARLY_8730A 8
#define BIT_MASK_PS_TIMER_B_EARLY_8730A 0xff
#define BIT_PS_TIMER_B_EARLY_8730A(x) (((x) & BIT_MASK_PS_TIMER_B_EARLY_8730A) << BIT_SHIFT_PS_TIMER_B_EARLY_8730A)
#define BITS_PS_TIMER_B_EARLY_8730A (BIT_MASK_PS_TIMER_B_EARLY_8730A << BIT_SHIFT_PS_TIMER_B_EARLY_8730A)
#define BIT_CLEAR_PS_TIMER_B_EARLY_8730A(x) ((x) & (~BITS_PS_TIMER_B_EARLY_8730A))
#define BIT_GET_PS_TIMER_B_EARLY_8730A(x) (((x) >> BIT_SHIFT_PS_TIMER_B_EARLY_8730A) & BIT_MASK_PS_TIMER_B_EARLY_8730A)
#define BIT_SET_PS_TIMER_B_EARLY_8730A(x, v) (BIT_CLEAR_PS_TIMER_B_EARLY_8730A(x) | BIT_PS_TIMER_B_EARLY_8730A(v))

#define BIT_SHIFT_PS_TIMER_A_EARLY_8730A 0
#define BIT_MASK_PS_TIMER_A_EARLY_8730A 0xff
#define BIT_PS_TIMER_A_EARLY_8730A(x) (((x) & BIT_MASK_PS_TIMER_A_EARLY_8730A) << BIT_SHIFT_PS_TIMER_A_EARLY_8730A)
#define BITS_PS_TIMER_A_EARLY_8730A (BIT_MASK_PS_TIMER_A_EARLY_8730A << BIT_SHIFT_PS_TIMER_A_EARLY_8730A)
#define BIT_CLEAR_PS_TIMER_A_EARLY_8730A(x) ((x) & (~BITS_PS_TIMER_A_EARLY_8730A))
#define BIT_GET_PS_TIMER_A_EARLY_8730A(x) (((x) >> BIT_SHIFT_PS_TIMER_A_EARLY_8730A) & BIT_MASK_PS_TIMER_A_EARLY_8730A)
#define BIT_SET_PS_TIMER_A_EARLY_8730A(x, v) (BIT_CLEAR_PS_TIMER_A_EARLY_8730A(x) | BIT_PS_TIMER_A_EARLY_8730A(v))

/* 2 REG_PS_TIMER_TWT_CRTL_8730A */
#define BIT_PS_TIMER_B_EN_8730A BIT(31)

#define BIT_SHIFT_PS_TIMER_B_TSF_SEL_8730A 28
#define BIT_MASK_PS_TIMER_B_TSF_SEL_8730A 0x3
#define BIT_PS_TIMER_B_TSF_SEL_8730A(x) (((x) & BIT_MASK_PS_TIMER_B_TSF_SEL_8730A) << BIT_SHIFT_PS_TIMER_B_TSF_SEL_8730A)
#define BITS_PS_TIMER_B_TSF_SEL_8730A (BIT_MASK_PS_TIMER_B_TSF_SEL_8730A << BIT_SHIFT_PS_TIMER_B_TSF_SEL_8730A)
#define BIT_CLEAR_PS_TIMER_B_TSF_SEL_8730A(x) ((x) & (~BITS_PS_TIMER_B_TSF_SEL_8730A))
#define BIT_GET_PS_TIMER_B_TSF_SEL_8730A(x) (((x) >> BIT_SHIFT_PS_TIMER_B_TSF_SEL_8730A) & BIT_MASK_PS_TIMER_B_TSF_SEL_8730A)
#define BIT_SET_PS_TIMER_B_TSF_SEL_8730A(x, v) (BIT_CLEAR_PS_TIMER_B_TSF_SEL_8730A(x) | BIT_PS_TIMER_B_TSF_SEL_8730A(v))

#define BIT_PS_TIMER_A_EN_8730A BIT(27)

#define BIT_SHIFT_PS_TIMER_A_TSF_SEL_8730A 24
#define BIT_MASK_PS_TIMER_A_TSF_SEL_8730A 0x3
#define BIT_PS_TIMER_A_TSF_SEL_8730A(x) (((x) & BIT_MASK_PS_TIMER_A_TSF_SEL_8730A) << BIT_SHIFT_PS_TIMER_A_TSF_SEL_8730A)
#define BITS_PS_TIMER_A_TSF_SEL_8730A (BIT_MASK_PS_TIMER_A_TSF_SEL_8730A << BIT_SHIFT_PS_TIMER_A_TSF_SEL_8730A)
#define BIT_CLEAR_PS_TIMER_A_TSF_SEL_8730A(x) ((x) & (~BITS_PS_TIMER_A_TSF_SEL_8730A))
#define BIT_GET_PS_TIMER_A_TSF_SEL_8730A(x) (((x) >> BIT_SHIFT_PS_TIMER_A_TSF_SEL_8730A) & BIT_MASK_PS_TIMER_A_TSF_SEL_8730A)
#define BIT_SET_PS_TIMER_A_TSF_SEL_8730A(x, v) (BIT_CLEAR_PS_TIMER_A_TSF_SEL_8730A(x) | BIT_PS_TIMER_A_TSF_SEL_8730A(v))

#define BIT_PS_TIMER_C_EN_8730A BIT(23)

#define BIT_SHIFT_PS_TIMER_C_TSF_SEL_8730A 20
#define BIT_MASK_PS_TIMER_C_TSF_SEL_8730A 0x3
#define BIT_PS_TIMER_C_TSF_SEL_8730A(x) (((x) & BIT_MASK_PS_TIMER_C_TSF_SEL_8730A) << BIT_SHIFT_PS_TIMER_C_TSF_SEL_8730A)
#define BITS_PS_TIMER_C_TSF_SEL_8730A (BIT_MASK_PS_TIMER_C_TSF_SEL_8730A << BIT_SHIFT_PS_TIMER_C_TSF_SEL_8730A)
#define BIT_CLEAR_PS_TIMER_C_TSF_SEL_8730A(x) ((x) & (~BITS_PS_TIMER_C_TSF_SEL_8730A))
#define BIT_GET_PS_TIMER_C_TSF_SEL_8730A(x) (((x) >> BIT_SHIFT_PS_TIMER_C_TSF_SEL_8730A) & BIT_MASK_PS_TIMER_C_TSF_SEL_8730A)
#define BIT_SET_PS_TIMER_C_TSF_SEL_8730A(x, v) (BIT_CLEAR_PS_TIMER_C_TSF_SEL_8730A(x) | BIT_PS_TIMER_C_TSF_SEL_8730A(v))

#define BIT_GET_TSFT_OFFSET_EN_8730A BIT(1)
#define BIT_RXBCN_TIME_PORT_8730A BIT(0)

/* 2 REG_RX_TSFT_DIFF_8730A */
#define BIT_RXBCN_TIME_VLD_8730A BIT(31)

#define BIT_SHIFT_RXBCN_TIME_DIFF_8730A 0
#define BIT_MASK_RXBCN_TIME_DIFF_8730A 0x7fffffffL
#define BIT_RXBCN_TIME_DIFF_8730A(x) (((x) & BIT_MASK_RXBCN_TIME_DIFF_8730A) << BIT_SHIFT_RXBCN_TIME_DIFF_8730A)
#define BITS_RXBCN_TIME_DIFF_8730A (BIT_MASK_RXBCN_TIME_DIFF_8730A << BIT_SHIFT_RXBCN_TIME_DIFF_8730A)
#define BIT_CLEAR_RXBCN_TIME_DIFF_8730A(x) ((x) & (~BITS_RXBCN_TIME_DIFF_8730A))
#define BIT_GET_RXBCN_TIME_DIFF_8730A(x) (((x) >> BIT_SHIFT_RXBCN_TIME_DIFF_8730A) & BIT_MASK_RXBCN_TIME_DIFF_8730A)
#define BIT_SET_RXBCN_TIME_DIFF_8730A(x, v) (BIT_CLEAR_RXBCN_TIME_DIFF_8730A(x) | BIT_RXBCN_TIME_DIFF_8730A(v))

/* 2 REG_SCHEDULER_COUNTER_8730A */

#define BIT_SHIFT_SCHEDULER_COUNTER_8730A 16
#define BIT_MASK_SCHEDULER_COUNTER_8730A 0xffff
#define BIT_SCHEDULER_COUNTER_8730A(x) (((x) & BIT_MASK_SCHEDULER_COUNTER_8730A) << BIT_SHIFT_SCHEDULER_COUNTER_8730A)
#define BITS_SCHEDULER_COUNTER_8730A (BIT_MASK_SCHEDULER_COUNTER_8730A << BIT_SHIFT_SCHEDULER_COUNTER_8730A)
#define BIT_CLEAR_SCHEDULER_COUNTER_8730A(x) ((x) & (~BITS_SCHEDULER_COUNTER_8730A))
#define BIT_GET_SCHEDULER_COUNTER_8730A(x) (((x) >> BIT_SHIFT_SCHEDULER_COUNTER_8730A) & BIT_MASK_SCHEDULER_COUNTER_8730A)
#define BIT_SET_SCHEDULER_COUNTER_8730A(x, v) (BIT_CLEAR_SCHEDULER_COUNTER_8730A(x) | BIT_SCHEDULER_COUNTER_8730A(v))

#define BIT_SCHEDULER_COUNTER_RST_8730A BIT(8)

#define BIT_SHIFT_SCHEDULER_COUNTER_SEL_8730A 0
#define BIT_MASK_SCHEDULER_COUNTER_SEL_8730A 0xff
#define BIT_SCHEDULER_COUNTER_SEL_8730A(x) (((x) & BIT_MASK_SCHEDULER_COUNTER_SEL_8730A) << BIT_SHIFT_SCHEDULER_COUNTER_SEL_8730A)
#define BITS_SCHEDULER_COUNTER_SEL_8730A (BIT_MASK_SCHEDULER_COUNTER_SEL_8730A << BIT_SHIFT_SCHEDULER_COUNTER_SEL_8730A)
#define BIT_CLEAR_SCHEDULER_COUNTER_SEL_8730A(x) ((x) & (~BITS_SCHEDULER_COUNTER_SEL_8730A))
#define BIT_GET_SCHEDULER_COUNTER_SEL_8730A(x) (((x) >> BIT_SHIFT_SCHEDULER_COUNTER_SEL_8730A) & BIT_MASK_SCHEDULER_COUNTER_SEL_8730A)
#define BIT_SET_SCHEDULER_COUNTER_SEL_8730A(x, v) (BIT_CLEAR_SCHEDULER_COUNTER_SEL_8730A(x) | BIT_SCHEDULER_COUNTER_SEL_8730A(v))

/* 2 REG_P2P_NOA2_CTRL_8730A */
#define BIT_P2P_NOA2_ALLSTASLEEP_8730A BIT(7)
#define BIT_P2P_NOA2_DISTX_EN_8730A BIT(6)
#define BIT_P2P_NOA2_PWR_MGT_EN_8730A BIT(5)

#define BIT_SHIFT_P2P_NOA2_EN_8730A 3
#define BIT_MASK_P2P_NOA2_EN_8730A 0x3
#define BIT_P2P_NOA2_EN_8730A(x) (((x) & BIT_MASK_P2P_NOA2_EN_8730A) << BIT_SHIFT_P2P_NOA2_EN_8730A)
#define BITS_P2P_NOA2_EN_8730A (BIT_MASK_P2P_NOA2_EN_8730A << BIT_SHIFT_P2P_NOA2_EN_8730A)
#define BIT_CLEAR_P2P_NOA2_EN_8730A(x) ((x) & (~BITS_P2P_NOA2_EN_8730A))
#define BIT_GET_P2P_NOA2_EN_8730A(x) (((x) >> BIT_SHIFT_P2P_NOA2_EN_8730A) & BIT_MASK_P2P_NOA2_EN_8730A)
#define BIT_SET_P2P_NOA2_EN_8730A(x, v) (BIT_CLEAR_P2P_NOA2_EN_8730A(x) | BIT_P2P_NOA2_EN_8730A(v))

#define BIT_SHIFT_P2P_NOA2_UNIT_SEL_8730A 1
#define BIT_MASK_P2P_NOA2_UNIT_SEL_8730A 0x3
#define BIT_P2P_NOA2_UNIT_SEL_8730A(x) (((x) & BIT_MASK_P2P_NOA2_UNIT_SEL_8730A) << BIT_SHIFT_P2P_NOA2_UNIT_SEL_8730A)
#define BITS_P2P_NOA2_UNIT_SEL_8730A (BIT_MASK_P2P_NOA2_UNIT_SEL_8730A << BIT_SHIFT_P2P_NOA2_UNIT_SEL_8730A)
#define BIT_CLEAR_P2P_NOA2_UNIT_SEL_8730A(x) ((x) & (~BITS_P2P_NOA2_UNIT_SEL_8730A))
#define BIT_GET_P2P_NOA2_UNIT_SEL_8730A(x) (((x) >> BIT_SHIFT_P2P_NOA2_UNIT_SEL_8730A) & BIT_MASK_P2P_NOA2_UNIT_SEL_8730A)
#define BIT_SET_P2P_NOA2_UNIT_SEL_8730A(x, v) (BIT_CLEAR_P2P_NOA2_UNIT_SEL_8730A(x) | BIT_P2P_NOA2_UNIT_SEL_8730A(v))

#define BIT_EN_TSFBIT32_RST_NOA2_8730A BIT(0)

/* 2 REG_P2P_NOA2_SPEC_STATE_8730A */
#define BIT_POWER_STATE_2_8730A BIT(15)
#define BIT_CTWINDOW_ON_2_8730A BIT(14)
#define BIT_BEACON_AREA_ON_2_8730A BIT(13)
#define BIT_CTWIN_EARLY_DISTX_2_8730A BIT(12)
#define BIT_NOA1_OFF_PERIOD_2_8730A BIT(11)
#define BIT_FORCE_DOZE1_2_8730A BIT(10)
#define BIT_NOA0_OFF_PERIOD_2_8730A BIT(9)
#define BIT_FORCE_DOZE0_2_8730A BIT(8)
#define BIT_SPEC_POWER_STATE_2_8730A BIT(7)
#define BIT_SPEC_CTWINDOW_ON_2_8730A BIT(6)
#define BIT_SPEC_BEACON_AREA_ON_2_8730A BIT(5)
#define BIT_SPEC_CTWIN_EARLY_DISTX_2_8730A BIT(4)
#define BIT_SPEC_NOA1_OFF_PERIOD_2_8730A BIT(3)
#define BIT_SPEC_FORCE_DOZE1_2_8730A BIT(2)
#define BIT_SPEC_NOA0_OFF_PERIOD_2_8730A BIT(1)
#define BIT_SPEC_FORCE_DOZE0_2_8730A BIT(0)

/* 2 REG_TM_CFG_8730A */

#define BIT_SHIFT_TM_TSFT_PORT_SEL_8730A 3
#define BIT_MASK_TM_TSFT_PORT_SEL_8730A 0x3
#define BIT_TM_TSFT_PORT_SEL_8730A(x) (((x) & BIT_MASK_TM_TSFT_PORT_SEL_8730A) << BIT_SHIFT_TM_TSFT_PORT_SEL_8730A)
#define BITS_TM_TSFT_PORT_SEL_8730A (BIT_MASK_TM_TSFT_PORT_SEL_8730A << BIT_SHIFT_TM_TSFT_PORT_SEL_8730A)
#define BIT_CLEAR_TM_TSFT_PORT_SEL_8730A(x) ((x) & (~BITS_TM_TSFT_PORT_SEL_8730A))
#define BIT_GET_TM_TSFT_PORT_SEL_8730A(x) (((x) >> BIT_SHIFT_TM_TSFT_PORT_SEL_8730A) & BIT_MASK_TM_TSFT_PORT_SEL_8730A)
#define BIT_SET_TM_TSFT_PORT_SEL_8730A(x, v) (BIT_CLEAR_TM_TSFT_PORT_SEL_8730A(x) | BIT_TM_TSFT_PORT_SEL_8730A(v))

#define BIT_RXTM_EN_8730A BIT(2)
#define BIT_RXTMREQ_EN_8730A BIT(1)
#define BIT_TM_FUNC_EN_8730A BIT(0)

/* 2 REG_TM_TSFT_T1_8730A */

#define BIT_SHIFT_TM_TSFT_T1_8730A 0
#define BIT_MASK_TM_TSFT_T1_8730A 0xffffffffL
#define BIT_TM_TSFT_T1_8730A(x) (((x) & BIT_MASK_TM_TSFT_T1_8730A) << BIT_SHIFT_TM_TSFT_T1_8730A)
#define BITS_TM_TSFT_T1_8730A (BIT_MASK_TM_TSFT_T1_8730A << BIT_SHIFT_TM_TSFT_T1_8730A)
#define BIT_CLEAR_TM_TSFT_T1_8730A(x) ((x) & (~BITS_TM_TSFT_T1_8730A))
#define BIT_GET_TM_TSFT_T1_8730A(x) (((x) >> BIT_SHIFT_TM_TSFT_T1_8730A) & BIT_MASK_TM_TSFT_T1_8730A)
#define BIT_SET_TM_TSFT_T1_8730A(x, v) (BIT_CLEAR_TM_TSFT_T1_8730A(x) | BIT_TM_TSFT_T1_8730A(v))

/* 2 REG_TM_TSFT_T2_8730A */

#define BIT_SHIFT_TM_TSFT_T2_8730A 0
#define BIT_MASK_TM_TSFT_T2_8730A 0xffffffffL
#define BIT_TM_TSFT_T2_8730A(x) (((x) & BIT_MASK_TM_TSFT_T2_8730A) << BIT_SHIFT_TM_TSFT_T2_8730A)
#define BITS_TM_TSFT_T2_8730A (BIT_MASK_TM_TSFT_T2_8730A << BIT_SHIFT_TM_TSFT_T2_8730A)
#define BIT_CLEAR_TM_TSFT_T2_8730A(x) ((x) & (~BITS_TM_TSFT_T2_8730A))
#define BIT_GET_TM_TSFT_T2_8730A(x) (((x) >> BIT_SHIFT_TM_TSFT_T2_8730A) & BIT_MASK_TM_TSFT_T2_8730A)
#define BIT_SET_TM_TSFT_T2_8730A(x, v) (BIT_CLEAR_TM_TSFT_T2_8730A(x) | BIT_TM_TSFT_T2_8730A(v))

/* 2 REG_TM_TSFT_T3_8730A */

#define BIT_SHIFT_TM_TSFT_T3_8730A 0
#define BIT_MASK_TM_TSFT_T3_8730A 0xffffffffL
#define BIT_TM_TSFT_T3_8730A(x) (((x) & BIT_MASK_TM_TSFT_T3_8730A) << BIT_SHIFT_TM_TSFT_T3_8730A)
#define BITS_TM_TSFT_T3_8730A (BIT_MASK_TM_TSFT_T3_8730A << BIT_SHIFT_TM_TSFT_T3_8730A)
#define BIT_CLEAR_TM_TSFT_T3_8730A(x) ((x) & (~BITS_TM_TSFT_T3_8730A))
#define BIT_GET_TM_TSFT_T3_8730A(x) (((x) >> BIT_SHIFT_TM_TSFT_T3_8730A) & BIT_MASK_TM_TSFT_T3_8730A)
#define BIT_SET_TM_TSFT_T3_8730A(x, v) (BIT_CLEAR_TM_TSFT_T3_8730A(x) | BIT_TM_TSFT_T3_8730A(v))

/* 2 REG_TM_TSFT_T4_8730A */

#define BIT_SHIFT_TM_TSFT_T4_8730A 0
#define BIT_MASK_TM_TSFT_T4_8730A 0xffffffffL
#define BIT_TM_TSFT_T4_8730A(x) (((x) & BIT_MASK_TM_TSFT_T4_8730A) << BIT_SHIFT_TM_TSFT_T4_8730A)
#define BITS_TM_TSFT_T4_8730A (BIT_MASK_TM_TSFT_T4_8730A << BIT_SHIFT_TM_TSFT_T4_8730A)
#define BIT_CLEAR_TM_TSFT_T4_8730A(x) ((x) & (~BITS_TM_TSFT_T4_8730A))
#define BIT_GET_TM_TSFT_T4_8730A(x) (((x) >> BIT_SHIFT_TM_TSFT_T4_8730A) & BIT_MASK_TM_TSFT_T4_8730A)
#define BIT_SET_TM_TSFT_T4_8730A(x, v) (BIT_CLEAR_TM_TSFT_T4_8730A(x) | BIT_TM_TSFT_T4_8730A(v))

/* 2 REG_TM_TIMER_OFFSET_8730A */

#define BIT_SHIFT_TM_TX_PATH_TIME_OFFSET_8730A 16
#define BIT_MASK_TM_TX_PATH_TIME_OFFSET_8730A 0xffff
#define BIT_TM_TX_PATH_TIME_OFFSET_8730A(x) (((x) & BIT_MASK_TM_TX_PATH_TIME_OFFSET_8730A) << BIT_SHIFT_TM_TX_PATH_TIME_OFFSET_8730A)
#define BITS_TM_TX_PATH_TIME_OFFSET_8730A (BIT_MASK_TM_TX_PATH_TIME_OFFSET_8730A << BIT_SHIFT_TM_TX_PATH_TIME_OFFSET_8730A)
#define BIT_CLEAR_TM_TX_PATH_TIME_OFFSET_8730A(x) ((x) & (~BITS_TM_TX_PATH_TIME_OFFSET_8730A))
#define BIT_GET_TM_TX_PATH_TIME_OFFSET_8730A(x) (((x) >> BIT_SHIFT_TM_TX_PATH_TIME_OFFSET_8730A) & BIT_MASK_TM_TX_PATH_TIME_OFFSET_8730A)
#define BIT_SET_TM_TX_PATH_TIME_OFFSET_8730A(x, v) (BIT_CLEAR_TM_TX_PATH_TIME_OFFSET_8730A(x) | BIT_TM_TX_PATH_TIME_OFFSET_8730A(v))

#define BIT_SHIFT_TM_RX_PATH_TIME_OFFSET_8730A 0
#define BIT_MASK_TM_RX_PATH_TIME_OFFSET_8730A 0xffff
#define BIT_TM_RX_PATH_TIME_OFFSET_8730A(x) (((x) & BIT_MASK_TM_RX_PATH_TIME_OFFSET_8730A) << BIT_SHIFT_TM_RX_PATH_TIME_OFFSET_8730A)
#define BITS_TM_RX_PATH_TIME_OFFSET_8730A (BIT_MASK_TM_RX_PATH_TIME_OFFSET_8730A << BIT_SHIFT_TM_RX_PATH_TIME_OFFSET_8730A)
#define BIT_CLEAR_TM_RX_PATH_TIME_OFFSET_8730A(x) ((x) & (~BITS_TM_RX_PATH_TIME_OFFSET_8730A))
#define BIT_GET_TM_RX_PATH_TIME_OFFSET_8730A(x) (((x) >> BIT_SHIFT_TM_RX_PATH_TIME_OFFSET_8730A) & BIT_MASK_TM_RX_PATH_TIME_OFFSET_8730A)
#define BIT_SET_TM_RX_PATH_TIME_OFFSET_8730A(x, v) (BIT_CLEAR_TM_RX_PATH_TIME_OFFSET_8730A(x) | BIT_TM_RX_PATH_TIME_OFFSET_8730A(v))

/* 2 REG_BCN_ELY_ADJ_8730A */

#define BIT_SHIFT_BCN_ELY_ADJ_8730A 0
#define BIT_MASK_BCN_ELY_ADJ_8730A 0xffff
#define BIT_BCN_ELY_ADJ_8730A(x) (((x) & BIT_MASK_BCN_ELY_ADJ_8730A) << BIT_SHIFT_BCN_ELY_ADJ_8730A)
#define BITS_BCN_ELY_ADJ_8730A (BIT_MASK_BCN_ELY_ADJ_8730A << BIT_SHIFT_BCN_ELY_ADJ_8730A)
#define BIT_CLEAR_BCN_ELY_ADJ_8730A(x) ((x) & (~BITS_BCN_ELY_ADJ_8730A))
#define BIT_GET_BCN_ELY_ADJ_8730A(x) (((x) >> BIT_SHIFT_BCN_ELY_ADJ_8730A) & BIT_MASK_BCN_ELY_ADJ_8730A)
#define BIT_SET_BCN_ELY_ADJ_8730A(x, v) (BIT_CLEAR_BCN_ELY_ADJ_8730A(x) | BIT_BCN_ELY_ADJ_8730A(v))

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_WMAC_CR_8730A */
#define BIT_APSDOFF_8730A BIT(6)
#define BIT_IC_MACPHY_M_8730A BIT(0)

/* 2 REG_WMAC_BWOPMODE_8730A - BW OPERATION MODE */
#define BIT_WMAC_20MHZBW_8730A BIT(2)
#define BIT_WMAC_M11J_8730A BIT(0)

/* 2 REG_TCR_8730A - TRANSMISSION CONFIGURATION REGISTER */
#define BIT_WMAC_EN_RTS_ADDR_8730A BIT(31)
#define BIT_WMAC_DISABLE_CCK_8730A BIT(30)
#define BIT_WMAC_RAW_LEN_8730A BIT(29)
#define BIT_WMAC_NOTX_IN_RXNDP_8730A BIT(28)
#define BIT_WMAC_EN_EOF_8730A BIT(27)
#define BIT_WMAC_BF_SEL_8730A BIT(26)
#define BIT_WMAC_ANTMODE_SEL_8730A BIT(25)
#define BIT_WMAC_TCRPWRMGT_HWCTL_8730A BIT(24)
#define BIT_WMAC_SMOOTH_VAL_8730A BIT(23)
#define BIT_WMAC_EN_SCRAM_INC_8730A BIT(22)
#define BIT_UNDERFLOWEN_CMPLEN_SEL_8730A BIT(21)
#define BIT_FETCH_MPDU_AFTER_WSECRDY_8730A BIT(20)
#define BIT_WMAC_TCR_EN_20MST_8730A BIT(19)
#define BIT_WMAC_DIS_SIGTA_8730A BIT(18)
#define BIT_WMAC_DIS_A2B0_8730A BIT(17)
#define BIT_WMAC_MSK_SIGBCRC_8730A BIT(16)
#define BIT_WMAC_TCR_ERRSTEN_3_8730A BIT(15)
#define BIT_WMAC_TCR_ERRSTEN_2_8730A BIT(14)
#define BIT_WMAC_TCR_ERRSTEN_1_8730A BIT(13)
#define BIT_WMAC_TCR_ERRSTEN_0_8730A BIT(12)
#define BIT_WMAC_TCR_TXSK_PERPKT_8730A BIT(11)
#define BIT_WMAC_TCR_ICV_8730A BIT(10)
#define BIT_WMAC_CFENDFOR_8730A BIT(9)
#define BIT_WMAC_TCR_CRC_8730A BIT(8)
#define BIT_WMAC_TCR_PWRMGT_CTL_8730A BIT(7)
#define BIT_WMAC_TCR_PWRMGT_VAL_8730A BIT(6)
#define BIT_WMAC_TCR_UPD_TIMIE_8730A BIT(5)
#define BIT_WMAC_TCR_UPD_HGQMD_8730A BIT(4)
#define BIT_WMAC_TCR_VHTSIGA1_TXPS_8730A BIT(3)
#define BIT_WMAC_TCR_PADSEL_8730A BIT(2)
#define BIT_WMAC_TCR_DISGCLK_8730A BIT(1)

/* 2 REG_RCR_8730A - RECEIVE CONFIGURATION REGISTER */
#define BIT_APP_FCS_8730A BIT(31)
#define BIT_APP_MIC_8730A BIT(30)
#define BIT_APP_ICV_8730A BIT(29)
#define BIT_APP_PHYSTS_8730A BIT(28)
#define BIT_APP_BASSN_8730A BIT(27)
#define BIT_VHT_DACK_8730A BIT(26)
#define BIT_TCPOFLD_EN_8730A BIT(25)
#define BIT_ENMBID_8730A BIT(24)
#define BIT_LSIGEN_8730A BIT(23)
#define BIT_MFBEN_8730A BIT(22)
#define BIT_DISCHKPPDLLEN_8730A BIT(21)
#define BIT_PKTCTL_DLKEN_8730A BIT(20)
#define BIT_DISGCLK_8730A BIT(19)
#define BIT_TIMPSR_EN_8730A BIT(18)
#define BIT_BCMDINT_EN_8730A BIT(17)
#define BIT_UCMDINT_EN_8730A BIT(16)
#define BIT_RXSK_PERPKT_8730A BIT(15)
#define BIT_HTCBFMC_8730A BIT(14)
#define BIT_CHK_PREVTXA2_8730A BIT(13)
#define BIT_ACK_CBSSID_8730A BIT(12)
#define BIT_CHKTA_MGNT_8730A BIT(11)
#define BIT_DISDECNMYPKT_8730A BIT(10)
#define BIT_AICV_8730A BIT(9)
#define BIT_ACRC32_8730A BIT(8)
#define BIT_CBSSID_MGNT_8730A BIT(7)
#define BIT_CBSSID_DATA_8730A BIT(6)
#define BIT_APWRMGT_8730A BIT(5)
#define BIT_ADD3_8730A BIT(4)
#define BIT_AB_8730A BIT(3)
#define BIT_AM_8730A BIT(2)
#define BIT_APM_8730A BIT(1)
#define BIT_AAP_8730A BIT(0)

/* 2 REG_RXPKT_LIMIT_8730A - RX PACKET LENGTH LIMIT REGISTER */

#define BIT_SHIFT_RXPKTLMT_8730A 0
#define BIT_MASK_RXPKTLMT_8730A 0x3f
#define BIT_RXPKTLMT_8730A(x) (((x) & BIT_MASK_RXPKTLMT_8730A) << BIT_SHIFT_RXPKTLMT_8730A)
#define BITS_RXPKTLMT_8730A (BIT_MASK_RXPKTLMT_8730A << BIT_SHIFT_RXPKTLMT_8730A)
#define BIT_CLEAR_RXPKTLMT_8730A(x) ((x) & (~BITS_RXPKTLMT_8730A))
#define BIT_GET_RXPKTLMT_8730A(x) (((x) >> BIT_SHIFT_RXPKTLMT_8730A) & BIT_MASK_RXPKTLMT_8730A)
#define BIT_SET_RXPKTLMT_8730A(x, v) (BIT_CLEAR_RXPKTLMT_8730A(x) | BIT_RXPKTLMT_8730A(v))

/* 2 REG_RX_DLK_8730A */

#define BIT_SHIFT_RX_DLK_TIME_8730A 0
#define BIT_MASK_RX_DLK_TIME_8730A 0xff
#define BIT_RX_DLK_TIME_8730A(x) (((x) & BIT_MASK_RX_DLK_TIME_8730A) << BIT_SHIFT_RX_DLK_TIME_8730A)
#define BITS_RX_DLK_TIME_8730A (BIT_MASK_RX_DLK_TIME_8730A << BIT_SHIFT_RX_DLK_TIME_8730A)
#define BIT_CLEAR_RX_DLK_TIME_8730A(x) ((x) & (~BITS_RX_DLK_TIME_8730A))
#define BIT_GET_RX_DLK_TIME_8730A(x) (((x) >> BIT_SHIFT_RX_DLK_TIME_8730A) & BIT_MASK_RX_DLK_TIME_8730A)
#define BIT_SET_RX_DLK_TIME_8730A(x, v) (BIT_CLEAR_RX_DLK_TIME_8730A(x) | BIT_RX_DLK_TIME_8730A(v))

/* 2 REG_MBIDCTRL_8730A - MBSSID CONTROL REGISTER */
#define BIT_MBID_EN_8730A BIT(7)

#define BIT_SHIFT_MBID_BCNNO_8730A 4
#define BIT_MASK_MBID_BCNNO_8730A 0x7
#define BIT_MBID_BCNNO_8730A(x) (((x) & BIT_MASK_MBID_BCNNO_8730A) << BIT_SHIFT_MBID_BCNNO_8730A)
#define BITS_MBID_BCNNO_8730A (BIT_MASK_MBID_BCNNO_8730A << BIT_SHIFT_MBID_BCNNO_8730A)
#define BIT_CLEAR_MBID_BCNNO_8730A(x) ((x) & (~BITS_MBID_BCNNO_8730A))
#define BIT_GET_MBID_BCNNO_8730A(x) (((x) >> BIT_SHIFT_MBID_BCNNO_8730A) & BIT_MASK_MBID_BCNNO_8730A)
#define BIT_SET_MBID_BCNNO_8730A(x, v) (BIT_CLEAR_MBID_BCNNO_8730A(x) | BIT_MBID_BCNNO_8730A(v))

/* 2 REG_RX_DRVINFO_SZ_8730A - RX DRIVER INFO SIZE REGISTER */
#define BIT_APP_PHYSTS_PER_SUBMPDU_8730A BIT(7)
#define BIT_APP_MH_SHIFT_VAL_8730A BIT(6)
#define BIT_WMAC_ENSHIFT_8730A BIT(5)

#define BIT_SHIFT_RX_DRVINFO_SZ_8730A 0
#define BIT_MASK_RX_DRVINFO_SZ_8730A 0xf
#define BIT_RX_DRVINFO_SZ_8730A(x) (((x) & BIT_MASK_RX_DRVINFO_SZ_8730A) << BIT_SHIFT_RX_DRVINFO_SZ_8730A)
#define BITS_RX_DRVINFO_SZ_8730A (BIT_MASK_RX_DRVINFO_SZ_8730A << BIT_SHIFT_RX_DRVINFO_SZ_8730A)
#define BIT_CLEAR_RX_DRVINFO_SZ_8730A(x) ((x) & (~BITS_RX_DRVINFO_SZ_8730A))
#define BIT_GET_RX_DRVINFO_SZ_8730A(x) (((x) >> BIT_SHIFT_RX_DRVINFO_SZ_8730A) & BIT_MASK_RX_DRVINFO_SZ_8730A)
#define BIT_SET_RX_DRVINFO_SZ_8730A(x, v) (BIT_CLEAR_RX_DRVINFO_SZ_8730A(x) | BIT_RX_DRVINFO_SZ_8730A(v))

/* 2 REG_MACID_8730A - MAC ID REGISTER */

#define BIT_SHIFT_MACID_V1_8730A 0
#define BIT_MASK_MACID_V1_8730A 0xffffffffL
#define BIT_MACID_V1_8730A(x) (((x) & BIT_MASK_MACID_V1_8730A) << BIT_SHIFT_MACID_V1_8730A)
#define BITS_MACID_V1_8730A (BIT_MASK_MACID_V1_8730A << BIT_SHIFT_MACID_V1_8730A)
#define BIT_CLEAR_MACID_V1_8730A(x) ((x) & (~BITS_MACID_V1_8730A))
#define BIT_GET_MACID_V1_8730A(x) (((x) >> BIT_SHIFT_MACID_V1_8730A) & BIT_MASK_MACID_V1_8730A)
#define BIT_SET_MACID_V1_8730A(x, v) (BIT_CLEAR_MACID_V1_8730A(x) | BIT_MACID_V1_8730A(v))

/* 2 REG_MACID_H_8730A - MAC ID REGISTER */
#define BIT_AP_BSSID_FIT_UC_8730A BIT(21)
#define BIT_EN_PORT4_8730A BIT(20)
#define BIT_EN_PORT3_8730A BIT(19)
#define BIT_EN_PORT2_8730A BIT(18)
#define BIT_EN_PORT1_8730A BIT(17)
#define BIT_EN_PORT0_8730A BIT(16)

#define BIT_SHIFT_MACID_H_8730A 0
#define BIT_MASK_MACID_H_8730A 0xffff
#define BIT_MACID_H_8730A(x) (((x) & BIT_MASK_MACID_H_8730A) << BIT_SHIFT_MACID_H_8730A)
#define BITS_MACID_H_8730A (BIT_MASK_MACID_H_8730A << BIT_SHIFT_MACID_H_8730A)
#define BIT_CLEAR_MACID_H_8730A(x) ((x) & (~BITS_MACID_H_8730A))
#define BIT_GET_MACID_H_8730A(x) (((x) >> BIT_SHIFT_MACID_H_8730A) & BIT_MASK_MACID_H_8730A)
#define BIT_SET_MACID_H_8730A(x, v) (BIT_CLEAR_MACID_H_8730A(x) | BIT_MACID_H_8730A(v))

/* 2 REG_BSSID_8730A - BSSID REGISTER */

#define BIT_SHIFT_BSSID_V1_8730A 0
#define BIT_MASK_BSSID_V1_8730A 0xffffffffL
#define BIT_BSSID_V1_8730A(x) (((x) & BIT_MASK_BSSID_V1_8730A) << BIT_SHIFT_BSSID_V1_8730A)
#define BITS_BSSID_V1_8730A (BIT_MASK_BSSID_V1_8730A << BIT_SHIFT_BSSID_V1_8730A)
#define BIT_CLEAR_BSSID_V1_8730A(x) ((x) & (~BITS_BSSID_V1_8730A))
#define BIT_GET_BSSID_V1_8730A(x) (((x) >> BIT_SHIFT_BSSID_V1_8730A) & BIT_MASK_BSSID_V1_8730A)
#define BIT_SET_BSSID_V1_8730A(x, v) (BIT_CLEAR_BSSID_V1_8730A(x) | BIT_BSSID_V1_8730A(v))

/* 2 REG_BSSID_H_8730A - BSSID REGISTER */

#define BIT_SHIFT_BSSID_H_8730A 0
#define BIT_MASK_BSSID_H_8730A 0xffff
#define BIT_BSSID_H_8730A(x) (((x) & BIT_MASK_BSSID_H_8730A) << BIT_SHIFT_BSSID_H_8730A)
#define BITS_BSSID_H_8730A (BIT_MASK_BSSID_H_8730A << BIT_SHIFT_BSSID_H_8730A)
#define BIT_CLEAR_BSSID_H_8730A(x) ((x) & (~BITS_BSSID_H_8730A))
#define BIT_GET_BSSID_H_8730A(x) (((x) >> BIT_SHIFT_BSSID_H_8730A) & BIT_MASK_BSSID_H_8730A)
#define BIT_SET_BSSID_H_8730A(x, v) (BIT_CLEAR_BSSID_H_8730A(x) | BIT_BSSID_H_8730A(v))

/* 2 REG_MAR_8730A - MULTICAST ADDRESS REGISTER */

#define BIT_SHIFT_MAR_V1_8730A 0
#define BIT_MASK_MAR_V1_8730A 0xffffffffL
#define BIT_MAR_V1_8730A(x) (((x) & BIT_MASK_MAR_V1_8730A) << BIT_SHIFT_MAR_V1_8730A)
#define BITS_MAR_V1_8730A (BIT_MASK_MAR_V1_8730A << BIT_SHIFT_MAR_V1_8730A)
#define BIT_CLEAR_MAR_V1_8730A(x) ((x) & (~BITS_MAR_V1_8730A))
#define BIT_GET_MAR_V1_8730A(x) (((x) >> BIT_SHIFT_MAR_V1_8730A) & BIT_MASK_MAR_V1_8730A)
#define BIT_SET_MAR_V1_8730A(x, v) (BIT_CLEAR_MAR_V1_8730A(x) | BIT_MAR_V1_8730A(v))

/* 2 REG_MAR_H_8730A - MULTICAST ADDRESS REGISTER */

#define BIT_SHIFT_MAR_H_8730A 0
#define BIT_MASK_MAR_H_8730A 0xffffffffL
#define BIT_MAR_H_8730A(x) (((x) & BIT_MASK_MAR_H_8730A) << BIT_SHIFT_MAR_H_8730A)
#define BITS_MAR_H_8730A (BIT_MASK_MAR_H_8730A << BIT_SHIFT_MAR_H_8730A)
#define BIT_CLEAR_MAR_H_8730A(x) ((x) & (~BITS_MAR_H_8730A))
#define BIT_GET_MAR_H_8730A(x) (((x) >> BIT_SHIFT_MAR_H_8730A) & BIT_MASK_MAR_H_8730A)
#define BIT_SET_MAR_H_8730A(x, v) (BIT_CLEAR_MAR_H_8730A(x) | BIT_MAR_H_8730A(v))

/* 2 REG_MBIDCAMCFG_1_8730A - MBSSID CAM CONFIGURATION REGISTER */

#define BIT_SHIFT_MBIDCAM_WDATA_L_8730A 0
#define BIT_MASK_MBIDCAM_WDATA_L_8730A 0xffffffffL
#define BIT_MBIDCAM_WDATA_L_8730A(x) (((x) & BIT_MASK_MBIDCAM_WDATA_L_8730A) << BIT_SHIFT_MBIDCAM_WDATA_L_8730A)
#define BITS_MBIDCAM_WDATA_L_8730A (BIT_MASK_MBIDCAM_WDATA_L_8730A << BIT_SHIFT_MBIDCAM_WDATA_L_8730A)
#define BIT_CLEAR_MBIDCAM_WDATA_L_8730A(x) ((x) & (~BITS_MBIDCAM_WDATA_L_8730A))
#define BIT_GET_MBIDCAM_WDATA_L_8730A(x) (((x) >> BIT_SHIFT_MBIDCAM_WDATA_L_8730A) & BIT_MASK_MBIDCAM_WDATA_L_8730A)
#define BIT_SET_MBIDCAM_WDATA_L_8730A(x, v) (BIT_CLEAR_MBIDCAM_WDATA_L_8730A(x) | BIT_MBIDCAM_WDATA_L_8730A(v))

/* 2 REG_MBIDCAM_CFG_8730A - MBSSID CAM CONFIGURATION REGISTER */
#define BIT_MBIDCAM_POLL_8730A BIT(31)
#define BIT_MBIDCAM_WT_EN_8730A BIT(30)
#define BIT_MBIDCAM_DA_EN_8730A BIT(29)

#define BIT_SHIFT_MBIDCAM_ADDR_V1_8730A 24
#define BIT_MASK_MBIDCAM_ADDR_V1_8730A 0x1f
#define BIT_MBIDCAM_ADDR_V1_8730A(x) (((x) & BIT_MASK_MBIDCAM_ADDR_V1_8730A) << BIT_SHIFT_MBIDCAM_ADDR_V1_8730A)
#define BITS_MBIDCAM_ADDR_V1_8730A (BIT_MASK_MBIDCAM_ADDR_V1_8730A << BIT_SHIFT_MBIDCAM_ADDR_V1_8730A)
#define BIT_CLEAR_MBIDCAM_ADDR_V1_8730A(x) ((x) & (~BITS_MBIDCAM_ADDR_V1_8730A))
#define BIT_GET_MBIDCAM_ADDR_V1_8730A(x) (((x) >> BIT_SHIFT_MBIDCAM_ADDR_V1_8730A) & BIT_MASK_MBIDCAM_ADDR_V1_8730A)
#define BIT_SET_MBIDCAM_ADDR_V1_8730A(x, v) (BIT_CLEAR_MBIDCAM_ADDR_V1_8730A(x) | BIT_MBIDCAM_ADDR_V1_8730A(v))

#define BIT_MBIDCAM_VALID_8730A BIT(23)
#define BIT_LSIC_TXOP_EN_8730A BIT(17)
#define BIT_CTS_EN_8730A BIT(16)

#define BIT_SHIFT_MBIDCAM_RWDATA_H_8730A 0
#define BIT_MASK_MBIDCAM_RWDATA_H_8730A 0xffff
#define BIT_MBIDCAM_RWDATA_H_8730A(x) (((x) & BIT_MASK_MBIDCAM_RWDATA_H_8730A) << BIT_SHIFT_MBIDCAM_RWDATA_H_8730A)
#define BITS_MBIDCAM_RWDATA_H_8730A (BIT_MASK_MBIDCAM_RWDATA_H_8730A << BIT_SHIFT_MBIDCAM_RWDATA_H_8730A)
#define BIT_CLEAR_MBIDCAM_RWDATA_H_8730A(x) ((x) & (~BITS_MBIDCAM_RWDATA_H_8730A))
#define BIT_GET_MBIDCAM_RWDATA_H_8730A(x) (((x) >> BIT_SHIFT_MBIDCAM_RWDATA_H_8730A) & BIT_MASK_MBIDCAM_RWDATA_H_8730A)
#define BIT_SET_MBIDCAM_RWDATA_H_8730A(x, v) (BIT_CLEAR_MBIDCAM_RWDATA_H_8730A(x) | BIT_MBIDCAM_RWDATA_H_8730A(v))

/* 2 REG_WMAC_TCR_TSFT_OFS_8730A */

#define BIT_SHIFT_WMAC_TCR_TSFT_OFS_8730A 0
#define BIT_MASK_WMAC_TCR_TSFT_OFS_8730A 0xffff
#define BIT_WMAC_TCR_TSFT_OFS_8730A(x) (((x) & BIT_MASK_WMAC_TCR_TSFT_OFS_8730A) << BIT_SHIFT_WMAC_TCR_TSFT_OFS_8730A)
#define BITS_WMAC_TCR_TSFT_OFS_8730A (BIT_MASK_WMAC_TCR_TSFT_OFS_8730A << BIT_SHIFT_WMAC_TCR_TSFT_OFS_8730A)
#define BIT_CLEAR_WMAC_TCR_TSFT_OFS_8730A(x) ((x) & (~BITS_WMAC_TCR_TSFT_OFS_8730A))
#define BIT_GET_WMAC_TCR_TSFT_OFS_8730A(x) (((x) >> BIT_SHIFT_WMAC_TCR_TSFT_OFS_8730A) & BIT_MASK_WMAC_TCR_TSFT_OFS_8730A)
#define BIT_SET_WMAC_TCR_TSFT_OFS_8730A(x, v) (BIT_CLEAR_WMAC_TCR_TSFT_OFS_8730A(x) | BIT_WMAC_TCR_TSFT_OFS_8730A(v))

/* 2 REG_UDF_THSD_8730A */
#define BIT_UDF_THSD_V1_8730A BIT(7)

#define BIT_SHIFT_UDF_THSD_VALUE_8730A 0
#define BIT_MASK_UDF_THSD_VALUE_8730A 0x7f
#define BIT_UDF_THSD_VALUE_8730A(x) (((x) & BIT_MASK_UDF_THSD_VALUE_8730A) << BIT_SHIFT_UDF_THSD_VALUE_8730A)
#define BITS_UDF_THSD_VALUE_8730A (BIT_MASK_UDF_THSD_VALUE_8730A << BIT_SHIFT_UDF_THSD_VALUE_8730A)
#define BIT_CLEAR_UDF_THSD_VALUE_8730A(x) ((x) & (~BITS_UDF_THSD_VALUE_8730A))
#define BIT_GET_UDF_THSD_VALUE_8730A(x) (((x) >> BIT_SHIFT_UDF_THSD_VALUE_8730A) & BIT_MASK_UDF_THSD_VALUE_8730A)
#define BIT_SET_UDF_THSD_VALUE_8730A(x, v) (BIT_CLEAR_UDF_THSD_VALUE_8730A(x) | BIT_UDF_THSD_VALUE_8730A(v))

/* 2 REG_ZLD_NUM_8730A */

#define BIT_SHIFT_ZLD_NUM_8730A 0
#define BIT_MASK_ZLD_NUM_8730A 0xff
#define BIT_ZLD_NUM_8730A(x) (((x) & BIT_MASK_ZLD_NUM_8730A) << BIT_SHIFT_ZLD_NUM_8730A)
#define BITS_ZLD_NUM_8730A (BIT_MASK_ZLD_NUM_8730A << BIT_SHIFT_ZLD_NUM_8730A)
#define BIT_CLEAR_ZLD_NUM_8730A(x) ((x) & (~BITS_ZLD_NUM_8730A))
#define BIT_GET_ZLD_NUM_8730A(x) (((x) >> BIT_SHIFT_ZLD_NUM_8730A) & BIT_MASK_ZLD_NUM_8730A)
#define BIT_SET_ZLD_NUM_8730A(x, v) (BIT_CLEAR_ZLD_NUM_8730A(x) | BIT_ZLD_NUM_8730A(v))

/* 2 REG_STMP_THSD_8730A */

#define BIT_SHIFT_STMP_THSD_8730A 0
#define BIT_MASK_STMP_THSD_8730A 0xff
#define BIT_STMP_THSD_8730A(x) (((x) & BIT_MASK_STMP_THSD_8730A) << BIT_SHIFT_STMP_THSD_8730A)
#define BITS_STMP_THSD_8730A (BIT_MASK_STMP_THSD_8730A << BIT_SHIFT_STMP_THSD_8730A)
#define BIT_CLEAR_STMP_THSD_8730A(x) ((x) & (~BITS_STMP_THSD_8730A))
#define BIT_GET_STMP_THSD_8730A(x) (((x) >> BIT_SHIFT_STMP_THSD_8730A) & BIT_MASK_STMP_THSD_8730A)
#define BIT_SET_STMP_THSD_8730A(x, v) (BIT_CLEAR_STMP_THSD_8730A(x) | BIT_STMP_THSD_8730A(v))

/* 2 REG_WMAC_TXTIMEOUT_8730A */

#define BIT_SHIFT_WMAC_TXTIMEOUT_8730A 0
#define BIT_MASK_WMAC_TXTIMEOUT_8730A 0xff
#define BIT_WMAC_TXTIMEOUT_8730A(x) (((x) & BIT_MASK_WMAC_TXTIMEOUT_8730A) << BIT_SHIFT_WMAC_TXTIMEOUT_8730A)
#define BITS_WMAC_TXTIMEOUT_8730A (BIT_MASK_WMAC_TXTIMEOUT_8730A << BIT_SHIFT_WMAC_TXTIMEOUT_8730A)
#define BIT_CLEAR_WMAC_TXTIMEOUT_8730A(x) ((x) & (~BITS_WMAC_TXTIMEOUT_8730A))
#define BIT_GET_WMAC_TXTIMEOUT_8730A(x) (((x) >> BIT_SHIFT_WMAC_TXTIMEOUT_8730A) & BIT_MASK_WMAC_TXTIMEOUT_8730A)
#define BIT_SET_WMAC_TXTIMEOUT_8730A(x, v) (BIT_CLEAR_WMAC_TXTIMEOUT_8730A(x) | BIT_WMAC_TXTIMEOUT_8730A(v))

/* 2 REG_USTIME_EDCA_8730A - US TIME TUNING FOR EDCA REGISTER */

#define BIT_SHIFT_USTIME_EDCA_8730A 0
#define BIT_MASK_USTIME_EDCA_8730A 0xff
#define BIT_USTIME_EDCA_8730A(x) (((x) & BIT_MASK_USTIME_EDCA_8730A) << BIT_SHIFT_USTIME_EDCA_8730A)
#define BITS_USTIME_EDCA_8730A (BIT_MASK_USTIME_EDCA_8730A << BIT_SHIFT_USTIME_EDCA_8730A)
#define BIT_CLEAR_USTIME_EDCA_8730A(x) ((x) & (~BITS_USTIME_EDCA_8730A))
#define BIT_GET_USTIME_EDCA_8730A(x) (((x) >> BIT_SHIFT_USTIME_EDCA_8730A) & BIT_MASK_USTIME_EDCA_8730A)
#define BIT_SET_USTIME_EDCA_8730A(x, v) (BIT_CLEAR_USTIME_EDCA_8730A(x) | BIT_USTIME_EDCA_8730A(v))

/* 2 REG_ACKTO_CCK_8730A - ACK TIMEOUT REGISTER FOR CCK RATE */

#define BIT_SHIFT_ACKTO_CCK_8730A 0
#define BIT_MASK_ACKTO_CCK_8730A 0xff
#define BIT_ACKTO_CCK_8730A(x) (((x) & BIT_MASK_ACKTO_CCK_8730A) << BIT_SHIFT_ACKTO_CCK_8730A)
#define BITS_ACKTO_CCK_8730A (BIT_MASK_ACKTO_CCK_8730A << BIT_SHIFT_ACKTO_CCK_8730A)
#define BIT_CLEAR_ACKTO_CCK_8730A(x) ((x) & (~BITS_ACKTO_CCK_8730A))
#define BIT_GET_ACKTO_CCK_8730A(x) (((x) >> BIT_SHIFT_ACKTO_CCK_8730A) & BIT_MASK_ACKTO_CCK_8730A)
#define BIT_SET_ACKTO_CCK_8730A(x, v) (BIT_CLEAR_ACKTO_CCK_8730A(x) | BIT_ACKTO_CCK_8730A(v))

/* 2 REG_MAC_SPEC_SIFS_8730A - SPECIFICATION SIFS REGISTER */

#define BIT_SHIFT_SPEC_SIFS_OFDM_8730A 8
#define BIT_MASK_SPEC_SIFS_OFDM_8730A 0xff
#define BIT_SPEC_SIFS_OFDM_8730A(x) (((x) & BIT_MASK_SPEC_SIFS_OFDM_8730A) << BIT_SHIFT_SPEC_SIFS_OFDM_8730A)
#define BITS_SPEC_SIFS_OFDM_8730A (BIT_MASK_SPEC_SIFS_OFDM_8730A << BIT_SHIFT_SPEC_SIFS_OFDM_8730A)
#define BIT_CLEAR_SPEC_SIFS_OFDM_8730A(x) ((x) & (~BITS_SPEC_SIFS_OFDM_8730A))
#define BIT_GET_SPEC_SIFS_OFDM_8730A(x) (((x) >> BIT_SHIFT_SPEC_SIFS_OFDM_8730A) & BIT_MASK_SPEC_SIFS_OFDM_8730A)
#define BIT_SET_SPEC_SIFS_OFDM_8730A(x, v) (BIT_CLEAR_SPEC_SIFS_OFDM_8730A(x) | BIT_SPEC_SIFS_OFDM_8730A(v))

#define BIT_SHIFT_SPEC_SIFS_CCK_8730A 0
#define BIT_MASK_SPEC_SIFS_CCK_8730A 0xff
#define BIT_SPEC_SIFS_CCK_8730A(x) (((x) & BIT_MASK_SPEC_SIFS_CCK_8730A) << BIT_SHIFT_SPEC_SIFS_CCK_8730A)
#define BITS_SPEC_SIFS_CCK_8730A (BIT_MASK_SPEC_SIFS_CCK_8730A << BIT_SHIFT_SPEC_SIFS_CCK_8730A)
#define BIT_CLEAR_SPEC_SIFS_CCK_8730A(x) ((x) & (~BITS_SPEC_SIFS_CCK_8730A))
#define BIT_GET_SPEC_SIFS_CCK_8730A(x) (((x) >> BIT_SHIFT_SPEC_SIFS_CCK_8730A) & BIT_MASK_SPEC_SIFS_CCK_8730A)
#define BIT_SET_SPEC_SIFS_CCK_8730A(x, v) (BIT_CLEAR_SPEC_SIFS_CCK_8730A(x) | BIT_SPEC_SIFS_CCK_8730A(v))

/* 2 REG_RESP_SIFS_CCK_8730A - RESPONSE SIFS FOR CCK REGISTER */

#define BIT_SHIFT_R2T_SIFS_CCK_8730A 8
#define BIT_MASK_R2T_SIFS_CCK_8730A 0xff
#define BIT_R2T_SIFS_CCK_8730A(x) (((x) & BIT_MASK_R2T_SIFS_CCK_8730A) << BIT_SHIFT_R2T_SIFS_CCK_8730A)
#define BITS_R2T_SIFS_CCK_8730A (BIT_MASK_R2T_SIFS_CCK_8730A << BIT_SHIFT_R2T_SIFS_CCK_8730A)
#define BIT_CLEAR_R2T_SIFS_CCK_8730A(x) ((x) & (~BITS_R2T_SIFS_CCK_8730A))
#define BIT_GET_R2T_SIFS_CCK_8730A(x) (((x) >> BIT_SHIFT_R2T_SIFS_CCK_8730A) & BIT_MASK_R2T_SIFS_CCK_8730A)
#define BIT_SET_R2T_SIFS_CCK_8730A(x, v) (BIT_CLEAR_R2T_SIFS_CCK_8730A(x) | BIT_R2T_SIFS_CCK_8730A(v))

#define BIT_SHIFT_T2T_SIFS_CCK_8730A 0
#define BIT_MASK_T2T_SIFS_CCK_8730A 0xff
#define BIT_T2T_SIFS_CCK_8730A(x) (((x) & BIT_MASK_T2T_SIFS_CCK_8730A) << BIT_SHIFT_T2T_SIFS_CCK_8730A)
#define BITS_T2T_SIFS_CCK_8730A (BIT_MASK_T2T_SIFS_CCK_8730A << BIT_SHIFT_T2T_SIFS_CCK_8730A)
#define BIT_CLEAR_T2T_SIFS_CCK_8730A(x) ((x) & (~BITS_T2T_SIFS_CCK_8730A))
#define BIT_GET_T2T_SIFS_CCK_8730A(x) (((x) >> BIT_SHIFT_T2T_SIFS_CCK_8730A) & BIT_MASK_T2T_SIFS_CCK_8730A)
#define BIT_SET_T2T_SIFS_CCK_8730A(x, v) (BIT_CLEAR_T2T_SIFS_CCK_8730A(x) | BIT_T2T_SIFS_CCK_8730A(v))

/* 2 REG_RESP_SIFS_OFDM_8730A - RESPONSE SIFS FOR OFDM REGISTER */

#define BIT_SHIFT_R2T_SIFS_OFDM_8730A 8
#define BIT_MASK_R2T_SIFS_OFDM_8730A 0xff
#define BIT_R2T_SIFS_OFDM_8730A(x) (((x) & BIT_MASK_R2T_SIFS_OFDM_8730A) << BIT_SHIFT_R2T_SIFS_OFDM_8730A)
#define BITS_R2T_SIFS_OFDM_8730A (BIT_MASK_R2T_SIFS_OFDM_8730A << BIT_SHIFT_R2T_SIFS_OFDM_8730A)
#define BIT_CLEAR_R2T_SIFS_OFDM_8730A(x) ((x) & (~BITS_R2T_SIFS_OFDM_8730A))
#define BIT_GET_R2T_SIFS_OFDM_8730A(x) (((x) >> BIT_SHIFT_R2T_SIFS_OFDM_8730A) & BIT_MASK_R2T_SIFS_OFDM_8730A)
#define BIT_SET_R2T_SIFS_OFDM_8730A(x, v) (BIT_CLEAR_R2T_SIFS_OFDM_8730A(x) | BIT_R2T_SIFS_OFDM_8730A(v))

#define BIT_SHIFT_T2T_SIFS_OFDM_8730A 0
#define BIT_MASK_T2T_SIFS_OFDM_8730A 0xff
#define BIT_T2T_SIFS_OFDM_8730A(x) (((x) & BIT_MASK_T2T_SIFS_OFDM_8730A) << BIT_SHIFT_T2T_SIFS_OFDM_8730A)
#define BITS_T2T_SIFS_OFDM_8730A (BIT_MASK_T2T_SIFS_OFDM_8730A << BIT_SHIFT_T2T_SIFS_OFDM_8730A)
#define BIT_CLEAR_T2T_SIFS_OFDM_8730A(x) ((x) & (~BITS_T2T_SIFS_OFDM_8730A))
#define BIT_GET_T2T_SIFS_OFDM_8730A(x) (((x) >> BIT_SHIFT_T2T_SIFS_OFDM_8730A) & BIT_MASK_T2T_SIFS_OFDM_8730A)
#define BIT_SET_T2T_SIFS_OFDM_8730A(x, v) (BIT_CLEAR_T2T_SIFS_OFDM_8730A(x) | BIT_T2T_SIFS_OFDM_8730A(v))

/* 2 REG_ACKTO_8730A - ACK TIMEOUT REGISTER */

#define BIT_SHIFT_ACKTO_8730A 0
#define BIT_MASK_ACKTO_8730A 0xff
#define BIT_ACKTO_8730A(x) (((x) & BIT_MASK_ACKTO_8730A) << BIT_SHIFT_ACKTO_8730A)
#define BITS_ACKTO_8730A (BIT_MASK_ACKTO_8730A << BIT_SHIFT_ACKTO_8730A)
#define BIT_CLEAR_ACKTO_8730A(x) ((x) & (~BITS_ACKTO_8730A))
#define BIT_GET_ACKTO_8730A(x) (((x) >> BIT_SHIFT_ACKTO_8730A) & BIT_MASK_ACKTO_8730A)
#define BIT_SET_ACKTO_8730A(x, v) (BIT_CLEAR_ACKTO_8730A(x) | BIT_ACKTO_8730A(v))

/* 2 REG_CTS2TO_8730A - CTS2 TIMEOUT REGISTER */

#define BIT_SHIFT_CTS2TO_8730A 0
#define BIT_MASK_CTS2TO_8730A 0xff
#define BIT_CTS2TO_8730A(x) (((x) & BIT_MASK_CTS2TO_8730A) << BIT_SHIFT_CTS2TO_8730A)
#define BITS_CTS2TO_8730A (BIT_MASK_CTS2TO_8730A << BIT_SHIFT_CTS2TO_8730A)
#define BIT_CLEAR_CTS2TO_8730A(x) ((x) & (~BITS_CTS2TO_8730A))
#define BIT_GET_CTS2TO_8730A(x) (((x) >> BIT_SHIFT_CTS2TO_8730A) & BIT_MASK_CTS2TO_8730A)
#define BIT_SET_CTS2TO_8730A(x, v) (BIT_CLEAR_CTS2TO_8730A(x) | BIT_CTS2TO_8730A(v))

/* 2 REG_EIFS_8730A - EIFS REGISTER */

#define BIT_SHIFT_EIFS_8730A 0
#define BIT_MASK_EIFS_8730A 0xffff
#define BIT_EIFS_8730A(x) (((x) & BIT_MASK_EIFS_8730A) << BIT_SHIFT_EIFS_8730A)
#define BITS_EIFS_8730A (BIT_MASK_EIFS_8730A << BIT_SHIFT_EIFS_8730A)
#define BIT_CLEAR_EIFS_8730A(x) ((x) & (~BITS_EIFS_8730A))
#define BIT_GET_EIFS_8730A(x) (((x) >> BIT_SHIFT_EIFS_8730A) & BIT_MASK_EIFS_8730A)
#define BIT_SET_EIFS_8730A(x, v) (BIT_CLEAR_EIFS_8730A(x) | BIT_EIFS_8730A(v))

/* 2 REG_NAV_THRSHOLD_8730A - NAV CONTROL REGISTER */

#define BIT_SHIFT_NAV_UPBDY_8730A 16
#define BIT_MASK_NAV_UPBDY_8730A 0xff
#define BIT_NAV_UPBDY_8730A(x) (((x) & BIT_MASK_NAV_UPBDY_8730A) << BIT_SHIFT_NAV_UPBDY_8730A)
#define BITS_NAV_UPBDY_8730A (BIT_MASK_NAV_UPBDY_8730A << BIT_SHIFT_NAV_UPBDY_8730A)
#define BIT_CLEAR_NAV_UPBDY_8730A(x) ((x) & (~BITS_NAV_UPBDY_8730A))
#define BIT_GET_NAV_UPBDY_8730A(x) (((x) >> BIT_SHIFT_NAV_UPBDY_8730A) & BIT_MASK_NAV_UPBDY_8730A)
#define BIT_SET_NAV_UPBDY_8730A(x, v) (BIT_CLEAR_NAV_UPBDY_8730A(x) | BIT_NAV_UPBDY_8730A(v))

#define BIT_SHIFT_RXMYRTS_NAV_8730A 8
#define BIT_MASK_RXMYRTS_NAV_8730A 0xf
#define BIT_RXMYRTS_NAV_8730A(x) (((x) & BIT_MASK_RXMYRTS_NAV_8730A) << BIT_SHIFT_RXMYRTS_NAV_8730A)
#define BITS_RXMYRTS_NAV_8730A (BIT_MASK_RXMYRTS_NAV_8730A << BIT_SHIFT_RXMYRTS_NAV_8730A)
#define BIT_CLEAR_RXMYRTS_NAV_8730A(x) ((x) & (~BITS_RXMYRTS_NAV_8730A))
#define BIT_GET_RXMYRTS_NAV_8730A(x) (((x) >> BIT_SHIFT_RXMYRTS_NAV_8730A) & BIT_MASK_RXMYRTS_NAV_8730A)
#define BIT_SET_RXMYRTS_NAV_8730A(x, v) (BIT_CLEAR_RXMYRTS_NAV_8730A(x) | BIT_RXMYRTS_NAV_8730A(v))

#define BIT_SHIFT_RTS_RST_DUR_8730A 0
#define BIT_MASK_RTS_RST_DUR_8730A 0xff
#define BIT_RTS_RST_DUR_8730A(x) (((x) & BIT_MASK_RTS_RST_DUR_8730A) << BIT_SHIFT_RTS_RST_DUR_8730A)
#define BITS_RTS_RST_DUR_8730A (BIT_MASK_RTS_RST_DUR_8730A << BIT_SHIFT_RTS_RST_DUR_8730A)
#define BIT_CLEAR_RTS_RST_DUR_8730A(x) ((x) & (~BITS_RTS_RST_DUR_8730A))
#define BIT_GET_RTS_RST_DUR_8730A(x) (((x) >> BIT_SHIFT_RTS_RST_DUR_8730A) & BIT_MASK_RTS_RST_DUR_8730A)
#define BIT_SET_RTS_RST_DUR_8730A(x, v) (BIT_CLEAR_RTS_RST_DUR_8730A(x) | BIT_RTS_RST_DUR_8730A(v))

/* 2 REG_BACAMCMD_8730A - BLOCK ACK CAM COMMAND REGISTER */
#define BIT_BACAM_POLL_8730A BIT(31)
#define BIT_BACAM_RST_8730A BIT(17)
#define BIT_BACAM_RW_8730A BIT(16)

#define BIT_SHIFT_TXSBMPMOD_8730A 14
#define BIT_MASK_TXSBMPMOD_8730A 0x3
#define BIT_TXSBMPMOD_8730A(x) (((x) & BIT_MASK_TXSBMPMOD_8730A) << BIT_SHIFT_TXSBMPMOD_8730A)
#define BITS_TXSBMPMOD_8730A (BIT_MASK_TXSBMPMOD_8730A << BIT_SHIFT_TXSBMPMOD_8730A)
#define BIT_CLEAR_TXSBMPMOD_8730A(x) ((x) & (~BITS_TXSBMPMOD_8730A))
#define BIT_GET_TXSBMPMOD_8730A(x) (((x) >> BIT_SHIFT_TXSBMPMOD_8730A) & BIT_MASK_TXSBMPMOD_8730A)
#define BIT_SET_TXSBMPMOD_8730A(x, v) (BIT_CLEAR_TXSBMPMOD_8730A(x) | BIT_TXSBMPMOD_8730A(v))

#define BIT_RXBACAM_DA_EN_8730A BIT(13)

#define BIT_SHIFT_BACAM_AD_8730A 0
#define BIT_MASK_BACAM_AD_8730A 0x3f
#define BIT_BACAM_AD_8730A(x) (((x) & BIT_MASK_BACAM_AD_8730A) << BIT_SHIFT_BACAM_AD_8730A)
#define BITS_BACAM_AD_8730A (BIT_MASK_BACAM_AD_8730A << BIT_SHIFT_BACAM_AD_8730A)
#define BIT_CLEAR_BACAM_AD_8730A(x) ((x) & (~BITS_BACAM_AD_8730A))
#define BIT_GET_BACAM_AD_8730A(x) (((x) >> BIT_SHIFT_BACAM_AD_8730A) & BIT_MASK_BACAM_AD_8730A)
#define BIT_SET_BACAM_AD_8730A(x, v) (BIT_CLEAR_BACAM_AD_8730A(x) | BIT_BACAM_AD_8730A(v))

/* 2 REG_BACAM_WD_8730A - BLOCK ACK CAM CONTENT REGISTER */

#define BIT_SHIFT_BA_CONTENT_L_8730A 0
#define BIT_MASK_BA_CONTENT_L_8730A 0xffffffffL
#define BIT_BA_CONTENT_L_8730A(x) (((x) & BIT_MASK_BA_CONTENT_L_8730A) << BIT_SHIFT_BA_CONTENT_L_8730A)
#define BITS_BA_CONTENT_L_8730A (BIT_MASK_BA_CONTENT_L_8730A << BIT_SHIFT_BA_CONTENT_L_8730A)
#define BIT_CLEAR_BA_CONTENT_L_8730A(x) ((x) & (~BITS_BA_CONTENT_L_8730A))
#define BIT_GET_BA_CONTENT_L_8730A(x) (((x) >> BIT_SHIFT_BA_CONTENT_L_8730A) & BIT_MASK_BA_CONTENT_L_8730A)
#define BIT_SET_BA_CONTENT_L_8730A(x, v) (BIT_CLEAR_BA_CONTENT_L_8730A(x) | BIT_BA_CONTENT_L_8730A(v))

/* 2 REG_BACAM_WD_H_8730A - BLOCK ACK CAM CONTENT REGISTER */

#define BIT_SHIFT_BA_CONTENT_H_8730A 0
#define BIT_MASK_BA_CONTENT_H_8730A 0xffffffffL
#define BIT_BA_CONTENT_H_8730A(x) (((x) & BIT_MASK_BA_CONTENT_H_8730A) << BIT_SHIFT_BA_CONTENT_H_8730A)
#define BITS_BA_CONTENT_H_8730A (BIT_MASK_BA_CONTENT_H_8730A << BIT_SHIFT_BA_CONTENT_H_8730A)
#define BIT_CLEAR_BA_CONTENT_H_8730A(x) ((x) & (~BITS_BA_CONTENT_H_8730A))
#define BIT_GET_BA_CONTENT_H_8730A(x) (((x) >> BIT_SHIFT_BA_CONTENT_H_8730A) & BIT_MASK_BA_CONTENT_H_8730A)
#define BIT_SET_BA_CONTENT_H_8730A(x, v) (BIT_CLEAR_BA_CONTENT_H_8730A(x) | BIT_BA_CONTENT_H_8730A(v))

/* 2 REG_LBK_DLY_8730A - LOOPBACK DELAY REGISTER */

#define BIT_SHIFT_LBK_DLY_8730A 0
#define BIT_MASK_LBK_DLY_8730A 0x1f
#define BIT_LBK_DLY_8730A(x) (((x) & BIT_MASK_LBK_DLY_8730A) << BIT_SHIFT_LBK_DLY_8730A)
#define BITS_LBK_DLY_8730A (BIT_MASK_LBK_DLY_8730A << BIT_SHIFT_LBK_DLY_8730A)
#define BIT_CLEAR_LBK_DLY_8730A(x) ((x) & (~BITS_LBK_DLY_8730A))
#define BIT_GET_LBK_DLY_8730A(x) (((x) >> BIT_SHIFT_LBK_DLY_8730A) & BIT_MASK_LBK_DLY_8730A)
#define BIT_SET_LBK_DLY_8730A(x, v) (BIT_CLEAR_LBK_DLY_8730A(x) | BIT_LBK_DLY_8730A(v))

/* 2 REG_BITMAP_CMD_8730A */

#define BIT_SHIFT_BITMAP_SSNBK_COUNTER_8730A 2
#define BIT_MASK_BITMAP_SSNBK_COUNTER_8730A 0x3f
#define BIT_BITMAP_SSNBK_COUNTER_8730A(x) (((x) & BIT_MASK_BITMAP_SSNBK_COUNTER_8730A) << BIT_SHIFT_BITMAP_SSNBK_COUNTER_8730A)
#define BITS_BITMAP_SSNBK_COUNTER_8730A (BIT_MASK_BITMAP_SSNBK_COUNTER_8730A << BIT_SHIFT_BITMAP_SSNBK_COUNTER_8730A)
#define BIT_CLEAR_BITMAP_SSNBK_COUNTER_8730A(x) ((x) & (~BITS_BITMAP_SSNBK_COUNTER_8730A))
#define BIT_GET_BITMAP_SSNBK_COUNTER_8730A(x) (((x) >> BIT_SHIFT_BITMAP_SSNBK_COUNTER_8730A) & BIT_MASK_BITMAP_SSNBK_COUNTER_8730A)
#define BIT_SET_BITMAP_SSNBK_COUNTER_8730A(x, v) (BIT_CLEAR_BITMAP_SSNBK_COUNTER_8730A(x) | BIT_BITMAP_SSNBK_COUNTER_8730A(v))

#define BIT_BITMAP_EN_8730A BIT(1)
#define BIT_BACAM_RPMEN_8730A BIT(0)

/* 2 REG_TX_RX_STATUS_8730A */

#define BIT_SHIFT_RXPKT_TYPE_8730A 2
#define BIT_MASK_RXPKT_TYPE_8730A 0x3f
#define BIT_RXPKT_TYPE_8730A(x) (((x) & BIT_MASK_RXPKT_TYPE_8730A) << BIT_SHIFT_RXPKT_TYPE_8730A)
#define BITS_RXPKT_TYPE_8730A (BIT_MASK_RXPKT_TYPE_8730A << BIT_SHIFT_RXPKT_TYPE_8730A)
#define BIT_CLEAR_RXPKT_TYPE_8730A(x) ((x) & (~BITS_RXPKT_TYPE_8730A))
#define BIT_GET_RXPKT_TYPE_8730A(x) (((x) >> BIT_SHIFT_RXPKT_TYPE_8730A) & BIT_MASK_RXPKT_TYPE_8730A)
#define BIT_SET_RXPKT_TYPE_8730A(x, v) (BIT_CLEAR_RXPKT_TYPE_8730A(x) | BIT_RXPKT_TYPE_8730A(v))

#define BIT_TXACT_IND_8730A BIT(1)
#define BIT_RXACT_IND_8730A BIT(0)

/* 2 REG_WMAC_BITMAP_CTL_8730A */
#define BIT_BITMAP_FLAG_VO_8730A BIT(7)
#define BIT_BITMAP_FLAG_VI_8730A BIT(6)
#define BIT_BITMAP_FLAG_BE_8730A BIT(5)
#define BIT_BITMAP_FLAG_BK_8730A BIT(4)

#define BIT_SHIFT_BITMAP_CONDITION_8730A 2
#define BIT_MASK_BITMAP_CONDITION_8730A 0x3
#define BIT_BITMAP_CONDITION_8730A(x) (((x) & BIT_MASK_BITMAP_CONDITION_8730A) << BIT_SHIFT_BITMAP_CONDITION_8730A)
#define BITS_BITMAP_CONDITION_8730A (BIT_MASK_BITMAP_CONDITION_8730A << BIT_SHIFT_BITMAP_CONDITION_8730A)
#define BIT_CLEAR_BITMAP_CONDITION_8730A(x) ((x) & (~BITS_BITMAP_CONDITION_8730A))
#define BIT_GET_BITMAP_CONDITION_8730A(x) (((x) >> BIT_SHIFT_BITMAP_CONDITION_8730A) & BIT_MASK_BITMAP_CONDITION_8730A)
#define BIT_SET_BITMAP_CONDITION_8730A(x, v) (BIT_CLEAR_BITMAP_CONDITION_8730A(x) | BIT_BITMAP_CONDITION_8730A(v))

#define BIT_BITMAP_SSNBK_COUNTER_CLR_8730A BIT(1)
#define BIT_BITMAP_FORCE_8730A BIT(0)

/* 2 REG_RXERR_RPT_8730A - RX ERROR REPORT REGISTER */

#define BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8730A 28
#define BIT_MASK_RXERR_RPT_SEL_V1_3_0_8730A 0xf
#define BIT_RXERR_RPT_SEL_V1_3_0_8730A(x) (((x) & BIT_MASK_RXERR_RPT_SEL_V1_3_0_8730A) << BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8730A)
#define BITS_RXERR_RPT_SEL_V1_3_0_8730A (BIT_MASK_RXERR_RPT_SEL_V1_3_0_8730A << BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8730A)
#define BIT_CLEAR_RXERR_RPT_SEL_V1_3_0_8730A(x) ((x) & (~BITS_RXERR_RPT_SEL_V1_3_0_8730A))
#define BIT_GET_RXERR_RPT_SEL_V1_3_0_8730A(x) (((x) >> BIT_SHIFT_RXERR_RPT_SEL_V1_3_0_8730A) & BIT_MASK_RXERR_RPT_SEL_V1_3_0_8730A)
#define BIT_SET_RXERR_RPT_SEL_V1_3_0_8730A(x, v) (BIT_CLEAR_RXERR_RPT_SEL_V1_3_0_8730A(x) | BIT_RXERR_RPT_SEL_V1_3_0_8730A(v))

#define BIT_RXERR_RPT_RST_8730A BIT(27)
#define BIT_RXERR_RPT_SEL_V1_4_8730A BIT(26)

#define BIT_SHIFT_UD_SELECT_BSSID_2_1_8730A 24
#define BIT_MASK_UD_SELECT_BSSID_2_1_8730A 0x3
#define BIT_UD_SELECT_BSSID_2_1_8730A(x) (((x) & BIT_MASK_UD_SELECT_BSSID_2_1_8730A) << BIT_SHIFT_UD_SELECT_BSSID_2_1_8730A)
#define BITS_UD_SELECT_BSSID_2_1_8730A (BIT_MASK_UD_SELECT_BSSID_2_1_8730A << BIT_SHIFT_UD_SELECT_BSSID_2_1_8730A)
#define BIT_CLEAR_UD_SELECT_BSSID_2_1_8730A(x) ((x) & (~BITS_UD_SELECT_BSSID_2_1_8730A))
#define BIT_GET_UD_SELECT_BSSID_2_1_8730A(x) (((x) >> BIT_SHIFT_UD_SELECT_BSSID_2_1_8730A) & BIT_MASK_UD_SELECT_BSSID_2_1_8730A)
#define BIT_SET_UD_SELECT_BSSID_2_1_8730A(x, v) (BIT_CLEAR_UD_SELECT_BSSID_2_1_8730A(x) | BIT_UD_SELECT_BSSID_2_1_8730A(v))

#define BIT_W1S_8730A BIT(23)
#define BIT_UD_SELECT_BSSID_8730A BIT(22)

#define BIT_SHIFT_UD_SUB_TYPE_8730A 18
#define BIT_MASK_UD_SUB_TYPE_8730A 0xf
#define BIT_UD_SUB_TYPE_8730A(x) (((x) & BIT_MASK_UD_SUB_TYPE_8730A) << BIT_SHIFT_UD_SUB_TYPE_8730A)
#define BITS_UD_SUB_TYPE_8730A (BIT_MASK_UD_SUB_TYPE_8730A << BIT_SHIFT_UD_SUB_TYPE_8730A)
#define BIT_CLEAR_UD_SUB_TYPE_8730A(x) ((x) & (~BITS_UD_SUB_TYPE_8730A))
#define BIT_GET_UD_SUB_TYPE_8730A(x) (((x) >> BIT_SHIFT_UD_SUB_TYPE_8730A) & BIT_MASK_UD_SUB_TYPE_8730A)
#define BIT_SET_UD_SUB_TYPE_8730A(x, v) (BIT_CLEAR_UD_SUB_TYPE_8730A(x) | BIT_UD_SUB_TYPE_8730A(v))

#define BIT_SHIFT_UD_TYPE_8730A 16
#define BIT_MASK_UD_TYPE_8730A 0x3
#define BIT_UD_TYPE_8730A(x) (((x) & BIT_MASK_UD_TYPE_8730A) << BIT_SHIFT_UD_TYPE_8730A)
#define BITS_UD_TYPE_8730A (BIT_MASK_UD_TYPE_8730A << BIT_SHIFT_UD_TYPE_8730A)
#define BIT_CLEAR_UD_TYPE_8730A(x) ((x) & (~BITS_UD_TYPE_8730A))
#define BIT_GET_UD_TYPE_8730A(x) (((x) >> BIT_SHIFT_UD_TYPE_8730A) & BIT_MASK_UD_TYPE_8730A)
#define BIT_SET_UD_TYPE_8730A(x, v) (BIT_CLEAR_UD_TYPE_8730A(x) | BIT_UD_TYPE_8730A(v))

#define BIT_SHIFT_RPT_COUNTER_8730A 0
#define BIT_MASK_RPT_COUNTER_8730A 0xffff
#define BIT_RPT_COUNTER_8730A(x) (((x) & BIT_MASK_RPT_COUNTER_8730A) << BIT_SHIFT_RPT_COUNTER_8730A)
#define BITS_RPT_COUNTER_8730A (BIT_MASK_RPT_COUNTER_8730A << BIT_SHIFT_RPT_COUNTER_8730A)
#define BIT_CLEAR_RPT_COUNTER_8730A(x) ((x) & (~BITS_RPT_COUNTER_8730A))
#define BIT_GET_RPT_COUNTER_8730A(x) (((x) >> BIT_SHIFT_RPT_COUNTER_8730A) & BIT_MASK_RPT_COUNTER_8730A)
#define BIT_SET_RPT_COUNTER_8730A(x, v) (BIT_CLEAR_RPT_COUNTER_8730A(x) | BIT_RPT_COUNTER_8730A(v))

/* 2 REG_WMAC_TRXPTCL_CTL_8730A - WMAC TX/RX PROTOCOL CONTROL REGISTER */
#define BIT_BLK_EDCA_BBSLP_8730A BIT(31)
#define BIT_BLK_EDCA_BBSBY_8730A BIT(30)
#define BIT_EN_STOP_UPDNAV_8730A BIT(28)
#define BIT_RST_EDCA_ACKTO_8730A BIT(27)
#define BIT_RST_EDCA_EIFS_8730A BIT(26)
#define BIT_PLCPCHK_RST_EIFS_8730A BIT(25)
#define BIT_CCA_RST_EIFS_8730A BIT(24)
#define BIT_DIS_UPD_MYRXPKTNAV_8730A BIT(23)
#define BIT_EARLY_TXBA_8730A BIT(22)

#define BIT_SHIFT_RESP_CHNBUSY_8730A 20
#define BIT_MASK_RESP_CHNBUSY_8730A 0x3
#define BIT_RESP_CHNBUSY_8730A(x) (((x) & BIT_MASK_RESP_CHNBUSY_8730A) << BIT_SHIFT_RESP_CHNBUSY_8730A)
#define BITS_RESP_CHNBUSY_8730A (BIT_MASK_RESP_CHNBUSY_8730A << BIT_SHIFT_RESP_CHNBUSY_8730A)
#define BIT_CLEAR_RESP_CHNBUSY_8730A(x) ((x) & (~BITS_RESP_CHNBUSY_8730A))
#define BIT_GET_RESP_CHNBUSY_8730A(x) (((x) >> BIT_SHIFT_RESP_CHNBUSY_8730A) & BIT_MASK_RESP_CHNBUSY_8730A)
#define BIT_SET_RESP_CHNBUSY_8730A(x, v) (BIT_CLEAR_RESP_CHNBUSY_8730A(x) | BIT_RESP_CHNBUSY_8730A(v))

#define BIT_RESP_DCTS_EN_8730A BIT(19)
#define BIT_RESP_DCFE_EN_8730A BIT(18)
#define BIT_RESP_SPLCPEN_8730A BIT(17)
#define BIT_RESP_SGIEN_8730A BIT(16)
#define BIT_RESP_LDPC_EN_8730A BIT(15)
#define BIT_DIS_RESP_ACKINCCA_8730A BIT(14)
#define BIT_DIS_RESP_CTSINCCA_8730A BIT(13)

#define BIT_SHIFT_SECOND_CCA_TIMER_8730A 10
#define BIT_MASK_SECOND_CCA_TIMER_8730A 0x7
#define BIT_SECOND_CCA_TIMER_8730A(x) (((x) & BIT_MASK_SECOND_CCA_TIMER_8730A) << BIT_SHIFT_SECOND_CCA_TIMER_8730A)
#define BITS_SECOND_CCA_TIMER_8730A (BIT_MASK_SECOND_CCA_TIMER_8730A << BIT_SHIFT_SECOND_CCA_TIMER_8730A)
#define BIT_CLEAR_SECOND_CCA_TIMER_8730A(x) ((x) & (~BITS_SECOND_CCA_TIMER_8730A))
#define BIT_GET_SECOND_CCA_TIMER_8730A(x) (((x) >> BIT_SHIFT_SECOND_CCA_TIMER_8730A) & BIT_MASK_SECOND_CCA_TIMER_8730A)
#define BIT_SET_SECOND_CCA_TIMER_8730A(x, v) (BIT_CLEAR_SECOND_CCA_TIMER_8730A(x) | BIT_SECOND_CCA_TIMER_8730A(v))

#define BIT_SHIFT_RFMOD_8730A 7
#define BIT_MASK_RFMOD_8730A 0x3
#define BIT_RFMOD_8730A(x) (((x) & BIT_MASK_RFMOD_8730A) << BIT_SHIFT_RFMOD_8730A)
#define BITS_RFMOD_8730A (BIT_MASK_RFMOD_8730A << BIT_SHIFT_RFMOD_8730A)
#define BIT_CLEAR_RFMOD_8730A(x) ((x) & (~BITS_RFMOD_8730A))
#define BIT_GET_RFMOD_8730A(x) (((x) >> BIT_SHIFT_RFMOD_8730A) & BIT_MASK_RFMOD_8730A)
#define BIT_SET_RFMOD_8730A(x, v) (BIT_CLEAR_RFMOD_8730A(x) | BIT_RFMOD_8730A(v))

#define BIT_SHIFT_RESP_CTS_DYNBW_SEL_8730A 5
#define BIT_MASK_RESP_CTS_DYNBW_SEL_8730A 0x3
#define BIT_RESP_CTS_DYNBW_SEL_8730A(x) (((x) & BIT_MASK_RESP_CTS_DYNBW_SEL_8730A) << BIT_SHIFT_RESP_CTS_DYNBW_SEL_8730A)
#define BITS_RESP_CTS_DYNBW_SEL_8730A (BIT_MASK_RESP_CTS_DYNBW_SEL_8730A << BIT_SHIFT_RESP_CTS_DYNBW_SEL_8730A)
#define BIT_CLEAR_RESP_CTS_DYNBW_SEL_8730A(x) ((x) & (~BITS_RESP_CTS_DYNBW_SEL_8730A))
#define BIT_GET_RESP_CTS_DYNBW_SEL_8730A(x) (((x) >> BIT_SHIFT_RESP_CTS_DYNBW_SEL_8730A) & BIT_MASK_RESP_CTS_DYNBW_SEL_8730A)
#define BIT_SET_RESP_CTS_DYNBW_SEL_8730A(x, v) (BIT_CLEAR_RESP_CTS_DYNBW_SEL_8730A(x) | BIT_RESP_CTS_DYNBW_SEL_8730A(v))

#define BIT_DLY_TX_WAIT_RXANTSEL_8730A BIT(4)
#define BIT_TXRESP_BY_RXANTSEL_8730A BIT(3)

#define BIT_SHIFT_ORIG_DCTS_CHK_8730A 0
#define BIT_MASK_ORIG_DCTS_CHK_8730A 0x3
#define BIT_ORIG_DCTS_CHK_8730A(x) (((x) & BIT_MASK_ORIG_DCTS_CHK_8730A) << BIT_SHIFT_ORIG_DCTS_CHK_8730A)
#define BITS_ORIG_DCTS_CHK_8730A (BIT_MASK_ORIG_DCTS_CHK_8730A << BIT_SHIFT_ORIG_DCTS_CHK_8730A)
#define BIT_CLEAR_ORIG_DCTS_CHK_8730A(x) ((x) & (~BITS_ORIG_DCTS_CHK_8730A))
#define BIT_GET_ORIG_DCTS_CHK_8730A(x) (((x) >> BIT_SHIFT_ORIG_DCTS_CHK_8730A) & BIT_MASK_ORIG_DCTS_CHK_8730A)
#define BIT_SET_ORIG_DCTS_CHK_8730A(x, v) (BIT_CLEAR_ORIG_DCTS_CHK_8730A(x) | BIT_ORIG_DCTS_CHK_8730A(v))

/* 2 REG_WMAC_TRXPTCL_CTL_H_8730A - WMAC TX/RX PROTOCOL CONTROL REGISTER HIGHER BIT */

#define BIT_SHIFT_ACKBA_TYPSEL_8730A 28
#define BIT_MASK_ACKBA_TYPSEL_8730A 0xf
#define BIT_ACKBA_TYPSEL_8730A(x) (((x) & BIT_MASK_ACKBA_TYPSEL_8730A) << BIT_SHIFT_ACKBA_TYPSEL_8730A)
#define BITS_ACKBA_TYPSEL_8730A (BIT_MASK_ACKBA_TYPSEL_8730A << BIT_SHIFT_ACKBA_TYPSEL_8730A)
#define BIT_CLEAR_ACKBA_TYPSEL_8730A(x) ((x) & (~BITS_ACKBA_TYPSEL_8730A))
#define BIT_GET_ACKBA_TYPSEL_8730A(x) (((x) >> BIT_SHIFT_ACKBA_TYPSEL_8730A) & BIT_MASK_ACKBA_TYPSEL_8730A)
#define BIT_SET_ACKBA_TYPSEL_8730A(x, v) (BIT_CLEAR_ACKBA_TYPSEL_8730A(x) | BIT_ACKBA_TYPSEL_8730A(v))

#define BIT_SHIFT_ACKBA_ACKPCHK_8730A 24
#define BIT_MASK_ACKBA_ACKPCHK_8730A 0xf
#define BIT_ACKBA_ACKPCHK_8730A(x) (((x) & BIT_MASK_ACKBA_ACKPCHK_8730A) << BIT_SHIFT_ACKBA_ACKPCHK_8730A)
#define BITS_ACKBA_ACKPCHK_8730A (BIT_MASK_ACKBA_ACKPCHK_8730A << BIT_SHIFT_ACKBA_ACKPCHK_8730A)
#define BIT_CLEAR_ACKBA_ACKPCHK_8730A(x) ((x) & (~BITS_ACKBA_ACKPCHK_8730A))
#define BIT_GET_ACKBA_ACKPCHK_8730A(x) (((x) >> BIT_SHIFT_ACKBA_ACKPCHK_8730A) & BIT_MASK_ACKBA_ACKPCHK_8730A)
#define BIT_SET_ACKBA_ACKPCHK_8730A(x, v) (BIT_CLEAR_ACKBA_ACKPCHK_8730A(x) | BIT_ACKBA_ACKPCHK_8730A(v))

#define BIT_SHIFT_ACKBAR_TYPESEL_8730A 16
#define BIT_MASK_ACKBAR_TYPESEL_8730A 0xff
#define BIT_ACKBAR_TYPESEL_8730A(x) (((x) & BIT_MASK_ACKBAR_TYPESEL_8730A) << BIT_SHIFT_ACKBAR_TYPESEL_8730A)
#define BITS_ACKBAR_TYPESEL_8730A (BIT_MASK_ACKBAR_TYPESEL_8730A << BIT_SHIFT_ACKBAR_TYPESEL_8730A)
#define BIT_CLEAR_ACKBAR_TYPESEL_8730A(x) ((x) & (~BITS_ACKBAR_TYPESEL_8730A))
#define BIT_GET_ACKBAR_TYPESEL_8730A(x) (((x) >> BIT_SHIFT_ACKBAR_TYPESEL_8730A) & BIT_MASK_ACKBAR_TYPESEL_8730A)
#define BIT_SET_ACKBAR_TYPESEL_8730A(x, v) (BIT_CLEAR_ACKBAR_TYPESEL_8730A(x) | BIT_ACKBAR_TYPESEL_8730A(v))

#define BIT_SHIFT_ACKBAR_ACKPCHK_8730A 12
#define BIT_MASK_ACKBAR_ACKPCHK_8730A 0xf
#define BIT_ACKBAR_ACKPCHK_8730A(x) (((x) & BIT_MASK_ACKBAR_ACKPCHK_8730A) << BIT_SHIFT_ACKBAR_ACKPCHK_8730A)
#define BITS_ACKBAR_ACKPCHK_8730A (BIT_MASK_ACKBAR_ACKPCHK_8730A << BIT_SHIFT_ACKBAR_ACKPCHK_8730A)
#define BIT_CLEAR_ACKBAR_ACKPCHK_8730A(x) ((x) & (~BITS_ACKBAR_ACKPCHK_8730A))
#define BIT_GET_ACKBAR_ACKPCHK_8730A(x) (((x) >> BIT_SHIFT_ACKBAR_ACKPCHK_8730A) & BIT_MASK_ACKBAR_ACKPCHK_8730A)
#define BIT_SET_ACKBAR_ACKPCHK_8730A(x, v) (BIT_CLEAR_ACKBAR_ACKPCHK_8730A(x) | BIT_ACKBAR_ACKPCHK_8730A(v))

#define BIT_RXBA_IGNOREA2_V1_8730A BIT(10)
#define BIT_EN_SAVE_ALL_TXOPADDR_V1_8730A BIT(9)
#define BIT_EN_TXCTS_TO_TXOPOWNER_INRXNAV_V1_8730A BIT(8)
#define BIT_DIS_TXBA_AMPDUFCSERR_V1_8730A BIT(7)
#define BIT_DIS_TXBA_RXBARINFULL_V1_8730A BIT(6)
#define BIT_DIS_TXCFE_INFULL_V1_8730A BIT(5)
#define BIT_DIS_TXCTS_INFULL_V1_8730A BIT(4)
#define BIT_EN_TXACKBA_INTX_RDG_V1_8730A BIT(3)
#define BIT_EN_TXACKBA_INTXOP_V1_8730A BIT(2)
#define BIT_EN_TXCTS_INRXNAV_V1_8730A BIT(1)
#define BIT_EN_TXCTS_INTXOP_V1_8730A BIT(0)

/* 2 REG_KEYCAMCMD_8730A - CAM COMMAND REGISTER */
#define BIT_KEYCAM_POLLING_8730A BIT(31)
#define BIT_KEYCAM_CLEAR_8730A BIT(30)
#define BIT_MFBCAM_CLEAR_8730A BIT(29)
#define BIT_KEYCAM_DA_EN_8730A BIT(17)
#define BIT_SECCAM_WE_8730A BIT(16)

#define BIT_SHIFT_KEYCAM_AD_8730A 0
#define BIT_MASK_KEYCAM_AD_8730A 0x3ff
#define BIT_KEYCAM_AD_8730A(x) (((x) & BIT_MASK_KEYCAM_AD_8730A) << BIT_SHIFT_KEYCAM_AD_8730A)
#define BITS_KEYCAM_AD_8730A (BIT_MASK_KEYCAM_AD_8730A << BIT_SHIFT_KEYCAM_AD_8730A)
#define BIT_CLEAR_KEYCAM_AD_8730A(x) ((x) & (~BITS_KEYCAM_AD_8730A))
#define BIT_GET_KEYCAM_AD_8730A(x) (((x) >> BIT_SHIFT_KEYCAM_AD_8730A) & BIT_MASK_KEYCAM_AD_8730A)
#define BIT_SET_KEYCAM_AD_8730A(x, v) (BIT_CLEAR_KEYCAM_AD_8730A(x) | BIT_KEYCAM_AD_8730A(v))

/* 2 REG_KEYCAM_WD_8730A - SECURITY CAM CONTENT REGISTER */

#define BIT_SHIFT_KEYCAM_WDATA_8730A 0
#define BIT_MASK_KEYCAM_WDATA_8730A 0xffffffffL
#define BIT_KEYCAM_WDATA_8730A(x) (((x) & BIT_MASK_KEYCAM_WDATA_8730A) << BIT_SHIFT_KEYCAM_WDATA_8730A)
#define BITS_KEYCAM_WDATA_8730A (BIT_MASK_KEYCAM_WDATA_8730A << BIT_SHIFT_KEYCAM_WDATA_8730A)
#define BIT_CLEAR_KEYCAM_WDATA_8730A(x) ((x) & (~BITS_KEYCAM_WDATA_8730A))
#define BIT_GET_KEYCAM_WDATA_8730A(x) (((x) >> BIT_SHIFT_KEYCAM_WDATA_8730A) & BIT_MASK_KEYCAM_WDATA_8730A)
#define BIT_SET_KEYCAM_WDATA_8730A(x, v) (BIT_CLEAR_KEYCAM_WDATA_8730A(x) | BIT_KEYCAM_WDATA_8730A(v))

/* 2 REG_CAMREAD_8730A - CAM READ REGISTER */

#define BIT_SHIFT_CAMR_DATA_8730A 0
#define BIT_MASK_CAMR_DATA_8730A 0xffffffffL
#define BIT_CAMR_DATA_8730A(x) (((x) & BIT_MASK_CAMR_DATA_8730A) << BIT_SHIFT_CAMR_DATA_8730A)
#define BITS_CAMR_DATA_8730A (BIT_MASK_CAMR_DATA_8730A << BIT_SHIFT_CAMR_DATA_8730A)
#define BIT_CLEAR_CAMR_DATA_8730A(x) ((x) & (~BITS_CAMR_DATA_8730A))
#define BIT_GET_CAMR_DATA_8730A(x) (((x) >> BIT_SHIFT_CAMR_DATA_8730A) & BIT_MASK_CAMR_DATA_8730A)
#define BIT_SET_CAMR_DATA_8730A(x, v) (BIT_CLEAR_CAMR_DATA_8730A(x) | BIT_CAMR_DATA_8730A(v))

/* 2 REG_CAMDBG_8730A - CAM DEBUG REGISTER */
#define BIT_KEYCAM_DBGSEL_8730A BIT(31)
#define BIT_SEC_KEYFOUND_V1_8730A BIT(15)

#define BIT_SHIFT_CAMDBG_SEC_TYPE_V1_8730A 12
#define BIT_MASK_CAMDBG_SEC_TYPE_V1_8730A 0x7
#define BIT_CAMDBG_SEC_TYPE_V1_8730A(x) (((x) & BIT_MASK_CAMDBG_SEC_TYPE_V1_8730A) << BIT_SHIFT_CAMDBG_SEC_TYPE_V1_8730A)
#define BITS_CAMDBG_SEC_TYPE_V1_8730A (BIT_MASK_CAMDBG_SEC_TYPE_V1_8730A << BIT_SHIFT_CAMDBG_SEC_TYPE_V1_8730A)
#define BIT_CLEAR_CAMDBG_SEC_TYPE_V1_8730A(x) ((x) & (~BITS_CAMDBG_SEC_TYPE_V1_8730A))
#define BIT_GET_CAMDBG_SEC_TYPE_V1_8730A(x) (((x) >> BIT_SHIFT_CAMDBG_SEC_TYPE_V1_8730A) & BIT_MASK_CAMDBG_SEC_TYPE_V1_8730A)
#define BIT_SET_CAMDBG_SEC_TYPE_V1_8730A(x, v) (BIT_CLEAR_CAMDBG_SEC_TYPE_V1_8730A(x) | BIT_CAMDBG_SEC_TYPE_V1_8730A(v))

#define BIT_EXT_SECTYPE_8730A BIT(11)

#define BIT_SHIFT_CAMDBG_MIC_KEY_IDX_V3_8730A 5
#define BIT_MASK_CAMDBG_MIC_KEY_IDX_V3_8730A 0x1f
#define BIT_CAMDBG_MIC_KEY_IDX_V3_8730A(x) (((x) & BIT_MASK_CAMDBG_MIC_KEY_IDX_V3_8730A) << BIT_SHIFT_CAMDBG_MIC_KEY_IDX_V3_8730A)
#define BITS_CAMDBG_MIC_KEY_IDX_V3_8730A (BIT_MASK_CAMDBG_MIC_KEY_IDX_V3_8730A << BIT_SHIFT_CAMDBG_MIC_KEY_IDX_V3_8730A)
#define BIT_CLEAR_CAMDBG_MIC_KEY_IDX_V3_8730A(x) ((x) & (~BITS_CAMDBG_MIC_KEY_IDX_V3_8730A))
#define BIT_GET_CAMDBG_MIC_KEY_IDX_V3_8730A(x) (((x) >> BIT_SHIFT_CAMDBG_MIC_KEY_IDX_V3_8730A) & BIT_MASK_CAMDBG_MIC_KEY_IDX_V3_8730A)
#define BIT_SET_CAMDBG_MIC_KEY_IDX_V3_8730A(x, v) (BIT_CLEAR_CAMDBG_MIC_KEY_IDX_V3_8730A(x) | BIT_CAMDBG_MIC_KEY_IDX_V3_8730A(v))

#define BIT_SHIFT_CAMDBG_SEC_KEY_IDX_V2_8730A 0
#define BIT_MASK_CAMDBG_SEC_KEY_IDX_V2_8730A 0x1f
#define BIT_CAMDBG_SEC_KEY_IDX_V2_8730A(x) (((x) & BIT_MASK_CAMDBG_SEC_KEY_IDX_V2_8730A) << BIT_SHIFT_CAMDBG_SEC_KEY_IDX_V2_8730A)
#define BITS_CAMDBG_SEC_KEY_IDX_V2_8730A (BIT_MASK_CAMDBG_SEC_KEY_IDX_V2_8730A << BIT_SHIFT_CAMDBG_SEC_KEY_IDX_V2_8730A)
#define BIT_CLEAR_CAMDBG_SEC_KEY_IDX_V2_8730A(x) ((x) & (~BITS_CAMDBG_SEC_KEY_IDX_V2_8730A))
#define BIT_GET_CAMDBG_SEC_KEY_IDX_V2_8730A(x) (((x) >> BIT_SHIFT_CAMDBG_SEC_KEY_IDX_V2_8730A) & BIT_MASK_CAMDBG_SEC_KEY_IDX_V2_8730A)
#define BIT_SET_CAMDBG_SEC_KEY_IDX_V2_8730A(x, v) (BIT_CLEAR_CAMDBG_SEC_KEY_IDX_V2_8730A(x) | BIT_CAMDBG_SEC_KEY_IDX_V2_8730A(v))

/* 2 REG_SECCFG_8730A - SECURITY CONFIGURATION REGISTER */
#define BIT_DIS_GCLK_WAPI_8730A BIT(15)
#define BIT_DIS_GCLK_AES_8730A BIT(14)
#define BIT_DIS_GCLK_TKIP_8730A BIT(13)
#define BIT_AES_SEL_QC_1_8730A BIT(12)
#define BIT_AES_SEL_QC_0_8730A BIT(11)
#define BIT_WMAC_CKECK_BMC_8730A BIT(9)
#define BIT_CHK_KEYID_8730A BIT(8)
#define BIT_RXBCUSEDK_8730A BIT(7)
#define BIT_TXBCUSEDK_8730A BIT(6)
#define BIT_NOSKMC_8730A BIT(5)
#define BIT_SKBYA2_8730A BIT(4)
#define BIT_RXDEC_8730A BIT(3)
#define BIT_TXENC_8730A BIT(2)
#define BIT_RXUHUSEDK_8730A BIT(1)
#define BIT_TXUHUSEDK_8730A BIT(0)

/* 2 REG_RXFILTER_CATEGORY_8730A */

#define BIT_SHIFT_RXFILTER_CATEGORY_1_8730A 0
#define BIT_MASK_RXFILTER_CATEGORY_1_8730A 0xff
#define BIT_RXFILTER_CATEGORY_1_8730A(x) (((x) & BIT_MASK_RXFILTER_CATEGORY_1_8730A) << BIT_SHIFT_RXFILTER_CATEGORY_1_8730A)
#define BITS_RXFILTER_CATEGORY_1_8730A (BIT_MASK_RXFILTER_CATEGORY_1_8730A << BIT_SHIFT_RXFILTER_CATEGORY_1_8730A)
#define BIT_CLEAR_RXFILTER_CATEGORY_1_8730A(x) ((x) & (~BITS_RXFILTER_CATEGORY_1_8730A))
#define BIT_GET_RXFILTER_CATEGORY_1_8730A(x) (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_1_8730A) & BIT_MASK_RXFILTER_CATEGORY_1_8730A)
#define BIT_SET_RXFILTER_CATEGORY_1_8730A(x, v) (BIT_CLEAR_RXFILTER_CATEGORY_1_8730A(x) | BIT_RXFILTER_CATEGORY_1_8730A(v))

/* 2 REG_RXFILTER_ACTION_8730A */

#define BIT_SHIFT_RXFILTER_ACTION_1_8730A 0
#define BIT_MASK_RXFILTER_ACTION_1_8730A 0xff
#define BIT_RXFILTER_ACTION_1_8730A(x) (((x) & BIT_MASK_RXFILTER_ACTION_1_8730A) << BIT_SHIFT_RXFILTER_ACTION_1_8730A)
#define BITS_RXFILTER_ACTION_1_8730A (BIT_MASK_RXFILTER_ACTION_1_8730A << BIT_SHIFT_RXFILTER_ACTION_1_8730A)
#define BIT_CLEAR_RXFILTER_ACTION_1_8730A(x) ((x) & (~BITS_RXFILTER_ACTION_1_8730A))
#define BIT_GET_RXFILTER_ACTION_1_8730A(x) (((x) >> BIT_SHIFT_RXFILTER_ACTION_1_8730A) & BIT_MASK_RXFILTER_ACTION_1_8730A)
#define BIT_SET_RXFILTER_ACTION_1_8730A(x, v) (BIT_CLEAR_RXFILTER_ACTION_1_8730A(x) | BIT_RXFILTER_ACTION_1_8730A(v))

/* 2 REG_RXFILTER_CATEGORY_ACTION_8730A */

#define BIT_SHIFT_RXFILTER_ACTION_3_8730A 24
#define BIT_MASK_RXFILTER_ACTION_3_8730A 0xff
#define BIT_RXFILTER_ACTION_3_8730A(x) (((x) & BIT_MASK_RXFILTER_ACTION_3_8730A) << BIT_SHIFT_RXFILTER_ACTION_3_8730A)
#define BITS_RXFILTER_ACTION_3_8730A (BIT_MASK_RXFILTER_ACTION_3_8730A << BIT_SHIFT_RXFILTER_ACTION_3_8730A)
#define BIT_CLEAR_RXFILTER_ACTION_3_8730A(x) ((x) & (~BITS_RXFILTER_ACTION_3_8730A))
#define BIT_GET_RXFILTER_ACTION_3_8730A(x) (((x) >> BIT_SHIFT_RXFILTER_ACTION_3_8730A) & BIT_MASK_RXFILTER_ACTION_3_8730A)
#define BIT_SET_RXFILTER_ACTION_3_8730A(x, v) (BIT_CLEAR_RXFILTER_ACTION_3_8730A(x) | BIT_RXFILTER_ACTION_3_8730A(v))

#define BIT_SHIFT_RXFILTER_CATEGORY_3_8730A 16
#define BIT_MASK_RXFILTER_CATEGORY_3_8730A 0xff
#define BIT_RXFILTER_CATEGORY_3_8730A(x) (((x) & BIT_MASK_RXFILTER_CATEGORY_3_8730A) << BIT_SHIFT_RXFILTER_CATEGORY_3_8730A)
#define BITS_RXFILTER_CATEGORY_3_8730A (BIT_MASK_RXFILTER_CATEGORY_3_8730A << BIT_SHIFT_RXFILTER_CATEGORY_3_8730A)
#define BIT_CLEAR_RXFILTER_CATEGORY_3_8730A(x) ((x) & (~BITS_RXFILTER_CATEGORY_3_8730A))
#define BIT_GET_RXFILTER_CATEGORY_3_8730A(x) (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_3_8730A) & BIT_MASK_RXFILTER_CATEGORY_3_8730A)
#define BIT_SET_RXFILTER_CATEGORY_3_8730A(x, v) (BIT_CLEAR_RXFILTER_CATEGORY_3_8730A(x) | BIT_RXFILTER_CATEGORY_3_8730A(v))

#define BIT_SHIFT_RXFILTER_ACTION_2_8730A 8
#define BIT_MASK_RXFILTER_ACTION_2_8730A 0xff
#define BIT_RXFILTER_ACTION_2_8730A(x) (((x) & BIT_MASK_RXFILTER_ACTION_2_8730A) << BIT_SHIFT_RXFILTER_ACTION_2_8730A)
#define BITS_RXFILTER_ACTION_2_8730A (BIT_MASK_RXFILTER_ACTION_2_8730A << BIT_SHIFT_RXFILTER_ACTION_2_8730A)
#define BIT_CLEAR_RXFILTER_ACTION_2_8730A(x) ((x) & (~BITS_RXFILTER_ACTION_2_8730A))
#define BIT_GET_RXFILTER_ACTION_2_8730A(x) (((x) >> BIT_SHIFT_RXFILTER_ACTION_2_8730A) & BIT_MASK_RXFILTER_ACTION_2_8730A)
#define BIT_SET_RXFILTER_ACTION_2_8730A(x, v) (BIT_CLEAR_RXFILTER_ACTION_2_8730A(x) | BIT_RXFILTER_ACTION_2_8730A(v))

#define BIT_SHIFT_RXFILTER_CATEGORY_2_8730A 0
#define BIT_MASK_RXFILTER_CATEGORY_2_8730A 0xff
#define BIT_RXFILTER_CATEGORY_2_8730A(x) (((x) & BIT_MASK_RXFILTER_CATEGORY_2_8730A) << BIT_SHIFT_RXFILTER_CATEGORY_2_8730A)
#define BITS_RXFILTER_CATEGORY_2_8730A (BIT_MASK_RXFILTER_CATEGORY_2_8730A << BIT_SHIFT_RXFILTER_CATEGORY_2_8730A)
#define BIT_CLEAR_RXFILTER_CATEGORY_2_8730A(x) ((x) & (~BITS_RXFILTER_CATEGORY_2_8730A))
#define BIT_GET_RXFILTER_CATEGORY_2_8730A(x) (((x) >> BIT_SHIFT_RXFILTER_CATEGORY_2_8730A) & BIT_MASK_RXFILTER_CATEGORY_2_8730A)
#define BIT_SET_RXFILTER_CATEGORY_2_8730A(x, v) (BIT_CLEAR_RXFILTER_CATEGORY_2_8730A(x) | BIT_RXFILTER_CATEGORY_2_8730A(v))

/* 2 REG_RXFLTMAP3_8730A - RX FILTER MAP GROUP 3 */
#define BIT_MGTFLT15EN_FW_8730A BIT(15)
#define BIT_MGTFLT14EN_FW_8730A BIT(14)
#define BIT_MGTFLT13EN_FW_8730A BIT(13)
#define BIT_MGTFLT12EN_FW_8730A BIT(12)
#define BIT_MGTFLT11EN_FW_8730A BIT(11)
#define BIT_MGTFLT10EN_FW_8730A BIT(10)
#define BIT_MGTFLT9EN_FW_8730A BIT(9)
#define BIT_MGTFLT8EN_FW_8730A BIT(8)
#define BIT_MGTFLT7EN_FW_8730A BIT(7)
#define BIT_MGTFLT6EN_FW_8730A BIT(6)
#define BIT_MGTFLT5EN_FW_8730A BIT(5)
#define BIT_MGTFLT4EN_FW_8730A BIT(4)
#define BIT_MGTFLT3EN_FW_8730A BIT(3)
#define BIT_MGTFLT2EN_FW_8730A BIT(2)
#define BIT_MGTFLT1EN_FW_8730A BIT(1)
#define BIT_MGTFLT0EN_FW_8730A BIT(0)

/* 2 REG_RXFLTMAP4_8730A - RX FILTER MAP GROUP 4 */
#define BIT_CTRLFLT15EN_FW_8730A BIT(15)
#define BIT_CTRLFLT14EN_FW_8730A BIT(14)
#define BIT_CTRLFLT13EN_FW_8730A BIT(13)
#define BIT_CTRLFLT12EN_FW_8730A BIT(12)
#define BIT_CTRLFLT11EN_FW_8730A BIT(11)
#define BIT_CTRLFLT10EN_FW_8730A BIT(10)
#define BIT_CTRLFLT9EN_FW_8730A BIT(9)
#define BIT_CTRLFLT8EN_FW_8730A BIT(8)
#define BIT_CTRLFLT7EN_FW_8730A BIT(7)
#define BIT_CTRLFLT6EN_FW_8730A BIT(6)
#define BIT_CTRLFLT5EN_FW_8730A BIT(5)
#define BIT_CTRLFLT4EN_FW_8730A BIT(4)
#define BIT_CTRLFLT3EN_FW_8730A BIT(3)
#define BIT_CTRLFLT2EN_FW_8730A BIT(2)
#define BIT_CTRLFLT1EN_FW_8730A BIT(1)
#define BIT_CTRLFLT0EN_FW_8730A BIT(0)

/* 2 REG_RXFLTMAP5_8730A - RX FILTER MAP GROUP 5 */
#define BIT_DATAFLT15EN_FW_8730A BIT(15)
#define BIT_DATAFLT14EN_FW_8730A BIT(14)
#define BIT_DATAFLT13EN_FW_8730A BIT(13)
#define BIT_DATAFLT12EN_FW_8730A BIT(12)
#define BIT_DATAFLT11EN_FW_8730A BIT(11)
#define BIT_DATAFLT10EN_FW_8730A BIT(10)
#define BIT_DATAFLT9EN_FW_8730A BIT(9)
#define BIT_DATAFLT8EN_FW_8730A BIT(8)
#define BIT_DATAFLT7EN_FW_8730A BIT(7)
#define BIT_DATAFLT6EN_FW_8730A BIT(6)
#define BIT_DATAFLT5EN_FW_8730A BIT(5)
#define BIT_DATAFLT4EN_FW_8730A BIT(4)
#define BIT_DATAFLT3EN_FW_8730A BIT(3)
#define BIT_DATAFLT2EN_FW_8730A BIT(2)
#define BIT_DATAFLT1EN_FW_8730A BIT(1)
#define BIT_DATAFLT0EN_FW_8730A BIT(0)

/* 2 REG_RXFLTMAP6_8730A - RX FILTER MAP GROUP 6 */
#define BIT_ACTIONFLT15EN_FW_8730A BIT(15)
#define BIT_ACTIONFLT14EN_FW_8730A BIT(14)
#define BIT_ACTIONFLT13EN_FW_8730A BIT(13)
#define BIT_ACTIONFLT12EN_FW_8730A BIT(12)
#define BIT_ACTIONFLT11EN_FW_8730A BIT(11)
#define BIT_ACTIONFLT10EN_FW_8730A BIT(10)
#define BIT_ACTIONFLT9EN_FW_8730A BIT(9)
#define BIT_ACTIONFLT8EN_FW_8730A BIT(8)
#define BIT_ACTIONFLT7EN_FW_8730A BIT(7)
#define BIT_ACTIONFLT6EN_FW_8730A BIT(6)
#define BIT_ACTIONFLT5EN_FW_8730A BIT(5)
#define BIT_ACTIONFLT4EN_FW_8730A BIT(4)
#define BIT_ACTIONFLT3EN_FW_8730A BIT(3)
#define BIT_ACTIONFLT2EN_FW_8730A BIT(2)
#define BIT_ACTIONFLT1EN_FW_8730A BIT(1)
#define BIT_ACTIONFLT0EN_FW_8730A BIT(0)

/* 2 REG_WOW_CTRL_8730A - WAKE ON WLAN CONTROL REGISTER */

#define BIT_SHIFT_PSF_BSSIDSEL_H_8730A 6
#define BIT_MASK_PSF_BSSIDSEL_H_8730A 0x3
#define BIT_PSF_BSSIDSEL_H_8730A(x) (((x) & BIT_MASK_PSF_BSSIDSEL_H_8730A) << BIT_SHIFT_PSF_BSSIDSEL_H_8730A)
#define BITS_PSF_BSSIDSEL_H_8730A (BIT_MASK_PSF_BSSIDSEL_H_8730A << BIT_SHIFT_PSF_BSSIDSEL_H_8730A)
#define BIT_CLEAR_PSF_BSSIDSEL_H_8730A(x) ((x) & (~BITS_PSF_BSSIDSEL_H_8730A))
#define BIT_GET_PSF_BSSIDSEL_H_8730A(x) (((x) >> BIT_SHIFT_PSF_BSSIDSEL_H_8730A) & BIT_MASK_PSF_BSSIDSEL_H_8730A)
#define BIT_SET_PSF_BSSIDSEL_H_8730A(x, v) (BIT_CLEAR_PSF_BSSIDSEL_H_8730A(x) | BIT_PSF_BSSIDSEL_H_8730A(v))

#define BIT_WOWHCI_8730A BIT(5)
#define BIT_PSF_BSSIDSEL_L_8730A BIT(4)
#define BIT_UWF_8730A BIT(3)
#define BIT_MAGIC_8730A BIT(2)
#define BIT_WFMSK_8730A BIT(1)

/* 2 REG_NAN_RX_FILTER_8730A */
#define BIT_NAN_RX_CHKTA_8730A BIT(2)
#define BIT_NAN_RX_CHKBSSID_8730A BIT(1)
#define BIT_NAN_RX_FILTER_EN_8730A BIT(0)

/* 2 REG_PS_RX_INFO_8730A - POWER SAVE RX INFORMATION REGISTER */

#define BIT_SHIFT_PORTSEL_PS_RX_INFO_8730A 5
#define BIT_MASK_PORTSEL_PS_RX_INFO_8730A 0x7
#define BIT_PORTSEL_PS_RX_INFO_8730A(x) (((x) & BIT_MASK_PORTSEL_PS_RX_INFO_8730A) << BIT_SHIFT_PORTSEL_PS_RX_INFO_8730A)
#define BITS_PORTSEL_PS_RX_INFO_8730A (BIT_MASK_PORTSEL_PS_RX_INFO_8730A << BIT_SHIFT_PORTSEL_PS_RX_INFO_8730A)
#define BIT_CLEAR_PORTSEL_PS_RX_INFO_8730A(x) ((x) & (~BITS_PORTSEL_PS_RX_INFO_8730A))
#define BIT_GET_PORTSEL_PS_RX_INFO_8730A(x) (((x) >> BIT_SHIFT_PORTSEL_PS_RX_INFO_8730A) & BIT_MASK_PORTSEL_PS_RX_INFO_8730A)
#define BIT_SET_PORTSEL_PS_RX_INFO_8730A(x, v) (BIT_CLEAR_PORTSEL_PS_RX_INFO_8730A(x) | BIT_PORTSEL_PS_RX_INFO_8730A(v))

#define BIT_RXCTRLIN0_8730A BIT(4)
#define BIT_RXMGTIN0_8730A BIT(3)
#define BIT_RXDATAIN2_8730A BIT(2)
#define BIT_RXDATAIN1_8730A BIT(1)
#define BIT_RXDATAIN0_8730A BIT(0)

/* 2 REG_WMMPS_UAPSD_TID_8730A - WMM POWER SAVE UAPSD TID REGISTER */
#define BIT_WMMPS_UAPSD_TID7_8730A BIT(7)
#define BIT_WMMPS_UAPSD_TID6_8730A BIT(6)
#define BIT_WMMPS_UAPSD_TID5_8730A BIT(5)
#define BIT_WMMPS_UAPSD_TID4_8730A BIT(4)
#define BIT_WMMPS_UAPSD_TID3_8730A BIT(3)
#define BIT_WMMPS_UAPSD_TID2_8730A BIT(2)
#define BIT_WMMPS_UAPSD_TID1_8730A BIT(1)
#define BIT_WMMPS_UAPSD_TID0_8730A BIT(0)

/* 2 REG_LPNAV_CTRL_8730A - LOW POWER NAV CONTROL REGISTER */
#define BIT_LPNAV_EN_8730A BIT(31)

#define BIT_SHIFT_LPNAV_EARLY_8730A 16
#define BIT_MASK_LPNAV_EARLY_8730A 0x7fff
#define BIT_LPNAV_EARLY_8730A(x) (((x) & BIT_MASK_LPNAV_EARLY_8730A) << BIT_SHIFT_LPNAV_EARLY_8730A)
#define BITS_LPNAV_EARLY_8730A (BIT_MASK_LPNAV_EARLY_8730A << BIT_SHIFT_LPNAV_EARLY_8730A)
#define BIT_CLEAR_LPNAV_EARLY_8730A(x) ((x) & (~BITS_LPNAV_EARLY_8730A))
#define BIT_GET_LPNAV_EARLY_8730A(x) (((x) >> BIT_SHIFT_LPNAV_EARLY_8730A) & BIT_MASK_LPNAV_EARLY_8730A)
#define BIT_SET_LPNAV_EARLY_8730A(x, v) (BIT_CLEAR_LPNAV_EARLY_8730A(x) | BIT_LPNAV_EARLY_8730A(v))

#define BIT_SHIFT_LPNAV_THR_8730A 0
#define BIT_MASK_LPNAV_THR_8730A 0xffff
#define BIT_LPNAV_THR_8730A(x) (((x) & BIT_MASK_LPNAV_THR_8730A) << BIT_SHIFT_LPNAV_THR_8730A)
#define BITS_LPNAV_THR_8730A (BIT_MASK_LPNAV_THR_8730A << BIT_SHIFT_LPNAV_THR_8730A)
#define BIT_CLEAR_LPNAV_THR_8730A(x) ((x) & (~BITS_LPNAV_THR_8730A))
#define BIT_GET_LPNAV_THR_8730A(x) (((x) >> BIT_SHIFT_LPNAV_THR_8730A) & BIT_MASK_LPNAV_THR_8730A)
#define BIT_SET_LPNAV_THR_8730A(x, v) (BIT_CLEAR_LPNAV_THR_8730A(x) | BIT_LPNAV_THR_8730A(v))

/* 2 REG_WKFMCAM_CMD_8730A - WAKEUP FRAME CAM NUMBER REGISTER */
#define BIT_WKFMCAM_WE_8730A BIT(16)

#define BIT_SHIFT_WKFMCAM_AD_8730A 8
#define BIT_MASK_WKFMCAM_AD_8730A 0xff
#define BIT_WKFMCAM_AD_8730A(x) (((x) & BIT_MASK_WKFMCAM_AD_8730A) << BIT_SHIFT_WKFMCAM_AD_8730A)
#define BITS_WKFMCAM_AD_8730A (BIT_MASK_WKFMCAM_AD_8730A << BIT_SHIFT_WKFMCAM_AD_8730A)
#define BIT_CLEAR_WKFMCAM_AD_8730A(x) ((x) & (~BITS_WKFMCAM_AD_8730A))
#define BIT_GET_WKFMCAM_AD_8730A(x) (((x) >> BIT_SHIFT_WKFMCAM_AD_8730A) & BIT_MASK_WKFMCAM_AD_8730A)
#define BIT_SET_WKFMCAM_AD_8730A(x, v) (BIT_CLEAR_WKFMCAM_AD_8730A(x) | BIT_WKFMCAM_AD_8730A(v))

#define BIT_SHIFT_CAM_NUM_8730A 0
#define BIT_MASK_CAM_NUM_8730A 0xff
#define BIT_CAM_NUM_8730A(x) (((x) & BIT_MASK_CAM_NUM_8730A) << BIT_SHIFT_CAM_NUM_8730A)
#define BITS_CAM_NUM_8730A (BIT_MASK_CAM_NUM_8730A << BIT_SHIFT_CAM_NUM_8730A)
#define BIT_CLEAR_CAM_NUM_8730A(x) ((x) & (~BITS_CAM_NUM_8730A))
#define BIT_GET_CAM_NUM_8730A(x) (((x) >> BIT_SHIFT_CAM_NUM_8730A) & BIT_MASK_CAM_NUM_8730A)
#define BIT_SET_CAM_NUM_8730A(x, v) (BIT_CLEAR_CAM_NUM_8730A(x) | BIT_CAM_NUM_8730A(v))

/* 2 REG_WKFMCAM_WD_8730A - WAKEUP FRAME CAM CONTENT REGISTER */

#define BIT_SHIFT_WKFMCAM_WD_8730A 0
#define BIT_MASK_WKFMCAM_WD_8730A 0xffffffffL
#define BIT_WKFMCAM_WD_8730A(x) (((x) & BIT_MASK_WKFMCAM_WD_8730A) << BIT_SHIFT_WKFMCAM_WD_8730A)
#define BITS_WKFMCAM_WD_8730A (BIT_MASK_WKFMCAM_WD_8730A << BIT_SHIFT_WKFMCAM_WD_8730A)
#define BIT_CLEAR_WKFMCAM_WD_8730A(x) ((x) & (~BITS_WKFMCAM_WD_8730A))
#define BIT_GET_WKFMCAM_WD_8730A(x) (((x) >> BIT_SHIFT_WKFMCAM_WD_8730A) & BIT_MASK_WKFMCAM_WD_8730A)
#define BIT_SET_WKFMCAM_WD_8730A(x, v) (BIT_CLEAR_WKFMCAM_WD_8730A(x) | BIT_WKFMCAM_WD_8730A(v))

/* 2 REG_RXFLTMAP0_8730A - RX FILTER MAP GROUP 0 */
#define BIT_MGTFLT15EN_8730A BIT(15)
#define BIT_MGTFLT14EN_8730A BIT(14)
#define BIT_MGTFLT13EN_8730A BIT(13)
#define BIT_MGTFLT12EN_8730A BIT(12)
#define BIT_MGTFLT11EN_8730A BIT(11)
#define BIT_MGTFLT10EN_8730A BIT(10)
#define BIT_MGTFLT9EN_8730A BIT(9)
#define BIT_MGTFLT8EN_8730A BIT(8)
#define BIT_MGTFLT7EN_8730A BIT(7)
#define BIT_MGTFLT6EN_8730A BIT(6)
#define BIT_MGTFLT5EN_8730A BIT(5)
#define BIT_MGTFLT4EN_8730A BIT(4)
#define BIT_MGTFLT3EN_8730A BIT(3)
#define BIT_MGTFLT2EN_8730A BIT(2)
#define BIT_MGTFLT1EN_8730A BIT(1)
#define BIT_MGTFLT0EN_8730A BIT(0)

/* 2 REG_RXFLTMAP1_8730A - RX FILTER MAP GROUP 1 */
#define BIT_CTRLFLT15EN_8730A BIT(15)
#define BIT_CTRLFLT14EN_8730A BIT(14)
#define BIT_CTRLFLT13EN_8730A BIT(13)
#define BIT_CTRLFLT12EN_8730A BIT(12)
#define BIT_CTRLFLT11EN_8730A BIT(11)
#define BIT_CTRLFLT10EN_8730A BIT(10)
#define BIT_CTRLFLT9EN_8730A BIT(9)
#define BIT_CTRLFLT8EN_8730A BIT(8)
#define BIT_CTRLFLT7EN_8730A BIT(7)
#define BIT_CTRLFLT6EN_8730A BIT(6)
#define BIT_CTRLFLT5EN_8730A BIT(5)
#define BIT_CTRLFLT4EN_8730A BIT(4)
#define BIT_CTRLFLT3EN_8730A BIT(3)
#define BIT_CTRLFLT2EN_8730A BIT(2)
#define BIT_CTRLFLT1EN_8730A BIT(1)
#define BIT_CTRLFLT0EN_8730A BIT(0)

/* 2 REG_RXFLTMAP_8730A - RX FILTER MAP GROUP 2 */
#define BIT_DATAFLT15EN_8730A BIT(15)
#define BIT_DATAFLT14EN_8730A BIT(14)
#define BIT_DATAFLT13EN_8730A BIT(13)
#define BIT_DATAFLT12EN_8730A BIT(12)
#define BIT_DATAFLT11EN_8730A BIT(11)
#define BIT_DATAFLT10EN_8730A BIT(10)
#define BIT_DATAFLT9EN_8730A BIT(9)
#define BIT_DATAFLT8EN_8730A BIT(8)
#define BIT_DATAFLT7EN_8730A BIT(7)
#define BIT_DATAFLT6EN_8730A BIT(6)
#define BIT_DATAFLT5EN_8730A BIT(5)
#define BIT_DATAFLT4EN_8730A BIT(4)
#define BIT_DATAFLT3EN_8730A BIT(3)
#define BIT_DATAFLT2EN_8730A BIT(2)
#define BIT_DATAFLT1EN_8730A BIT(1)
#define BIT_DATAFLT0EN_8730A BIT(0)

/* 2 REG_RSVD_8730A */

/* 2 REG_BCN_PSR_RPT_8730A - BEACON PARSER REPORT REGISTER */

#define BIT_SHIFT_DTIM_CNT_8730A 24
#define BIT_MASK_DTIM_CNT_8730A 0xff
#define BIT_DTIM_CNT_8730A(x) (((x) & BIT_MASK_DTIM_CNT_8730A) << BIT_SHIFT_DTIM_CNT_8730A)
#define BITS_DTIM_CNT_8730A (BIT_MASK_DTIM_CNT_8730A << BIT_SHIFT_DTIM_CNT_8730A)
#define BIT_CLEAR_DTIM_CNT_8730A(x) ((x) & (~BITS_DTIM_CNT_8730A))
#define BIT_GET_DTIM_CNT_8730A(x) (((x) >> BIT_SHIFT_DTIM_CNT_8730A) & BIT_MASK_DTIM_CNT_8730A)
#define BIT_SET_DTIM_CNT_8730A(x, v) (BIT_CLEAR_DTIM_CNT_8730A(x) | BIT_DTIM_CNT_8730A(v))

#define BIT_SHIFT_DTIM_PERIOD_8730A 16
#define BIT_MASK_DTIM_PERIOD_8730A 0xff
#define BIT_DTIM_PERIOD_8730A(x) (((x) & BIT_MASK_DTIM_PERIOD_8730A) << BIT_SHIFT_DTIM_PERIOD_8730A)
#define BITS_DTIM_PERIOD_8730A (BIT_MASK_DTIM_PERIOD_8730A << BIT_SHIFT_DTIM_PERIOD_8730A)
#define BIT_CLEAR_DTIM_PERIOD_8730A(x) ((x) & (~BITS_DTIM_PERIOD_8730A))
#define BIT_GET_DTIM_PERIOD_8730A(x) (((x) >> BIT_SHIFT_DTIM_PERIOD_8730A) & BIT_MASK_DTIM_PERIOD_8730A)
#define BIT_SET_DTIM_PERIOD_8730A(x, v) (BIT_CLEAR_DTIM_PERIOD_8730A(x) | BIT_DTIM_PERIOD_8730A(v))

#define BIT_DTIM_8730A BIT(15)
#define BIT_TIM_8730A BIT(14)

#define BIT_SHIFT_PS_AID_0_8730A 0
#define BIT_MASK_PS_AID_0_8730A 0x7ff
#define BIT_PS_AID_0_8730A(x) (((x) & BIT_MASK_PS_AID_0_8730A) << BIT_SHIFT_PS_AID_0_8730A)
#define BITS_PS_AID_0_8730A (BIT_MASK_PS_AID_0_8730A << BIT_SHIFT_PS_AID_0_8730A)
#define BIT_CLEAR_PS_AID_0_8730A(x) ((x) & (~BITS_PS_AID_0_8730A))
#define BIT_GET_PS_AID_0_8730A(x) (((x) >> BIT_SHIFT_PS_AID_0_8730A) & BIT_MASK_PS_AID_0_8730A)
#define BIT_SET_PS_AID_0_8730A(x, v) (BIT_CLEAR_PS_AID_0_8730A(x) | BIT_PS_AID_0_8730A(v))

/* 2 REG_FLC_CTRL_8730A - FW LPS CONDITION PKT COUNTER */

#define BIT_SHIFT_FLC_RPC_8730A 0
#define BIT_MASK_FLC_RPC_8730A 0xff
#define BIT_FLC_RPC_8730A(x) (((x) & BIT_MASK_FLC_RPC_8730A) << BIT_SHIFT_FLC_RPC_8730A)
#define BITS_FLC_RPC_8730A (BIT_MASK_FLC_RPC_8730A << BIT_SHIFT_FLC_RPC_8730A)
#define BIT_CLEAR_FLC_RPC_8730A(x) ((x) & (~BITS_FLC_RPC_8730A))
#define BIT_GET_FLC_RPC_8730A(x) (((x) >> BIT_SHIFT_FLC_RPC_8730A) & BIT_MASK_FLC_RPC_8730A)
#define BIT_SET_FLC_RPC_8730A(x, v) (BIT_CLEAR_FLC_RPC_8730A(x) | BIT_FLC_RPC_8730A(v))

/* 2 REG_FLC_RPCT_8730A - FLC RPC THRESHOLD */

#define BIT_SHIFT_FLC_PKTTH_8730A 0
#define BIT_MASK_FLC_PKTTH_8730A 0xff
#define BIT_FLC_PKTTH_8730A(x) (((x) & BIT_MASK_FLC_PKTTH_8730A) << BIT_SHIFT_FLC_PKTTH_8730A)
#define BITS_FLC_PKTTH_8730A (BIT_MASK_FLC_PKTTH_8730A << BIT_SHIFT_FLC_PKTTH_8730A)
#define BIT_CLEAR_FLC_PKTTH_8730A(x) ((x) & (~BITS_FLC_PKTTH_8730A))
#define BIT_GET_FLC_PKTTH_8730A(x) (((x) >> BIT_SHIFT_FLC_PKTTH_8730A) & BIT_MASK_FLC_PKTTH_8730A)
#define BIT_SET_FLC_PKTTH_8730A(x, v) (BIT_CLEAR_FLC_PKTTH_8730A(x) | BIT_FLC_PKTTH_8730A(v))

/* 2 REG_FLC_PTS_8730A - PKT TYPE SELECTION OF FLC_RPC */
#define BIT_FLC_CMFEN_8730A BIT(2)
#define BIT_FLC_CCFEN_8730A BIT(1)
#define BIT_FLC_CDFEN_8730A BIT(0)

/* 2 REG_FLC_TRPC_8730A - TIMER OF FLC_RPC */
#define BIT_FLC_RPCT_V1_8730A BIT(7)
#define BIT_FLC_MODSL_8730A BIT(6)

#define BIT_SHIFT_TORRD_8730A 0
#define BIT_MASK_TORRD_8730A 0x3f
#define BIT_TORRD_8730A(x) (((x) & BIT_MASK_TORRD_8730A) << BIT_SHIFT_TORRD_8730A)
#define BITS_TORRD_8730A (BIT_MASK_TORRD_8730A << BIT_SHIFT_TORRD_8730A)
#define BIT_CLEAR_TORRD_8730A(x) ((x) & (~BITS_TORRD_8730A))
#define BIT_GET_TORRD_8730A(x) (((x) >> BIT_SHIFT_TORRD_8730A) & BIT_MASK_TORRD_8730A)
#define BIT_SET_TORRD_8730A(x, v) (BIT_CLEAR_TORRD_8730A(x) | BIT_TORRD_8730A(v))

/* 2 REG_RXPKTMON_CTRL_8730A */

#define BIT_SHIFT_RXBKQPKT_SEQ_8730A 20
#define BIT_MASK_RXBKQPKT_SEQ_8730A 0xf
#define BIT_RXBKQPKT_SEQ_8730A(x) (((x) & BIT_MASK_RXBKQPKT_SEQ_8730A) << BIT_SHIFT_RXBKQPKT_SEQ_8730A)
#define BITS_RXBKQPKT_SEQ_8730A (BIT_MASK_RXBKQPKT_SEQ_8730A << BIT_SHIFT_RXBKQPKT_SEQ_8730A)
#define BIT_CLEAR_RXBKQPKT_SEQ_8730A(x) ((x) & (~BITS_RXBKQPKT_SEQ_8730A))
#define BIT_GET_RXBKQPKT_SEQ_8730A(x) (((x) >> BIT_SHIFT_RXBKQPKT_SEQ_8730A) & BIT_MASK_RXBKQPKT_SEQ_8730A)
#define BIT_SET_RXBKQPKT_SEQ_8730A(x, v) (BIT_CLEAR_RXBKQPKT_SEQ_8730A(x) | BIT_RXBKQPKT_SEQ_8730A(v))

#define BIT_SHIFT_RXBEQPKT_SEQ_8730A 16
#define BIT_MASK_RXBEQPKT_SEQ_8730A 0xf
#define BIT_RXBEQPKT_SEQ_8730A(x) (((x) & BIT_MASK_RXBEQPKT_SEQ_8730A) << BIT_SHIFT_RXBEQPKT_SEQ_8730A)
#define BITS_RXBEQPKT_SEQ_8730A (BIT_MASK_RXBEQPKT_SEQ_8730A << BIT_SHIFT_RXBEQPKT_SEQ_8730A)
#define BIT_CLEAR_RXBEQPKT_SEQ_8730A(x) ((x) & (~BITS_RXBEQPKT_SEQ_8730A))
#define BIT_GET_RXBEQPKT_SEQ_8730A(x) (((x) >> BIT_SHIFT_RXBEQPKT_SEQ_8730A) & BIT_MASK_RXBEQPKT_SEQ_8730A)
#define BIT_SET_RXBEQPKT_SEQ_8730A(x, v) (BIT_CLEAR_RXBEQPKT_SEQ_8730A(x) | BIT_RXBEQPKT_SEQ_8730A(v))

#define BIT_SHIFT_RXVIQPKT_SEQ_8730A 12
#define BIT_MASK_RXVIQPKT_SEQ_8730A 0xf
#define BIT_RXVIQPKT_SEQ_8730A(x) (((x) & BIT_MASK_RXVIQPKT_SEQ_8730A) << BIT_SHIFT_RXVIQPKT_SEQ_8730A)
#define BITS_RXVIQPKT_SEQ_8730A (BIT_MASK_RXVIQPKT_SEQ_8730A << BIT_SHIFT_RXVIQPKT_SEQ_8730A)
#define BIT_CLEAR_RXVIQPKT_SEQ_8730A(x) ((x) & (~BITS_RXVIQPKT_SEQ_8730A))
#define BIT_GET_RXVIQPKT_SEQ_8730A(x) (((x) >> BIT_SHIFT_RXVIQPKT_SEQ_8730A) & BIT_MASK_RXVIQPKT_SEQ_8730A)
#define BIT_SET_RXVIQPKT_SEQ_8730A(x, v) (BIT_CLEAR_RXVIQPKT_SEQ_8730A(x) | BIT_RXVIQPKT_SEQ_8730A(v))

#define BIT_SHIFT_RXVOQPKT_SEQ_8730A 8
#define BIT_MASK_RXVOQPKT_SEQ_8730A 0xf
#define BIT_RXVOQPKT_SEQ_8730A(x) (((x) & BIT_MASK_RXVOQPKT_SEQ_8730A) << BIT_SHIFT_RXVOQPKT_SEQ_8730A)
#define BITS_RXVOQPKT_SEQ_8730A (BIT_MASK_RXVOQPKT_SEQ_8730A << BIT_SHIFT_RXVOQPKT_SEQ_8730A)
#define BIT_CLEAR_RXVOQPKT_SEQ_8730A(x) ((x) & (~BITS_RXVOQPKT_SEQ_8730A))
#define BIT_GET_RXVOQPKT_SEQ_8730A(x) (((x) >> BIT_SHIFT_RXVOQPKT_SEQ_8730A) & BIT_MASK_RXVOQPKT_SEQ_8730A)
#define BIT_SET_RXVOQPKT_SEQ_8730A(x, v) (BIT_CLEAR_RXVOQPKT_SEQ_8730A(x) | BIT_RXVOQPKT_SEQ_8730A(v))

#define BIT_RXBKQPKT_ERR_8730A BIT(7)
#define BIT_RXBEQPKT_ERR_8730A BIT(6)
#define BIT_RXVIQPKT_ERR_8730A BIT(5)
#define BIT_RXVOQPKT_ERR_8730A BIT(4)
#define BIT_RXDMA_MON_EN_8730A BIT(2)
#define BIT_RXPKT_MON_EN_8730A BIT(0)

/* 2 REG_STATE_MON_8730A */

#define BIT_SHIFT_STATE_SEL_8730A 24
#define BIT_MASK_STATE_SEL_8730A 0x1f
#define BIT_STATE_SEL_8730A(x) (((x) & BIT_MASK_STATE_SEL_8730A) << BIT_SHIFT_STATE_SEL_8730A)
#define BITS_STATE_SEL_8730A (BIT_MASK_STATE_SEL_8730A << BIT_SHIFT_STATE_SEL_8730A)
#define BIT_CLEAR_STATE_SEL_8730A(x) ((x) & (~BITS_STATE_SEL_8730A))
#define BIT_GET_STATE_SEL_8730A(x) (((x) >> BIT_SHIFT_STATE_SEL_8730A) & BIT_MASK_STATE_SEL_8730A)
#define BIT_SET_STATE_SEL_8730A(x, v) (BIT_CLEAR_STATE_SEL_8730A(x) | BIT_STATE_SEL_8730A(v))

#define BIT_SHIFT_STATE_INFO_8730A 7
#define BIT_MASK_STATE_INFO_8730A 0x1ff
#define BIT_STATE_INFO_8730A(x) (((x) & BIT_MASK_STATE_INFO_8730A) << BIT_SHIFT_STATE_INFO_8730A)
#define BITS_STATE_INFO_8730A (BIT_MASK_STATE_INFO_8730A << BIT_SHIFT_STATE_INFO_8730A)
#define BIT_CLEAR_STATE_INFO_8730A(x) ((x) & (~BITS_STATE_INFO_8730A))
#define BIT_GET_STATE_INFO_8730A(x) (((x) >> BIT_SHIFT_STATE_INFO_8730A) & BIT_MASK_STATE_INFO_8730A)
#define BIT_SET_STATE_INFO_8730A(x, v) (BIT_CLEAR_STATE_INFO_8730A(x) | BIT_STATE_INFO_8730A(v))

#define BIT_SHIFT_CUR_STATE_8730A 0
#define BIT_MASK_CUR_STATE_8730A 0x7f
#define BIT_CUR_STATE_8730A(x) (((x) & BIT_MASK_CUR_STATE_8730A) << BIT_SHIFT_CUR_STATE_8730A)
#define BITS_CUR_STATE_8730A (BIT_MASK_CUR_STATE_8730A << BIT_SHIFT_CUR_STATE_8730A)
#define BIT_CLEAR_CUR_STATE_8730A(x) ((x) & (~BITS_CUR_STATE_8730A))
#define BIT_GET_CUR_STATE_8730A(x) (((x) >> BIT_SHIFT_CUR_STATE_8730A) & BIT_MASK_CUR_STATE_8730A)
#define BIT_SET_CUR_STATE_8730A(x, v) (BIT_CLEAR_CUR_STATE_8730A(x) | BIT_CUR_STATE_8730A(v))

/* 2 REG_ERROR_EVT_CTL_8730A */
#define BIT_CSIRPT_LEN_BB_MORE_THAN_MAC_8730A BIT(23)
#define BIT_CSI_CHKSUM_ERROR_8730A BIT(22)
#define BIT_MACRX_ERR_4_8730A BIT(20)
#define BIT_MACRX_ERR_3_8730A BIT(19)
#define BIT_MACRX_ERR_2_8730A BIT(18)
#define BIT_MACRX_ERR_1_8730A BIT(17)
#define BIT_MACRX_ERR_0_8730A BIT(16)
#define BIT_PRETX_ERRHDL_EN_8730A BIT(15)
#define BIT_MACTX_ERR_4_8730A BIT(4)
#define BIT_MACTX_ERR_3_8730A BIT(3)
#define BIT_MACTX_ERR_2_8730A BIT(2)
#define BIT_MACTX_ERR_1_8730A BIT(1)
#define BIT_MACTX_ERR_0_8730A BIT(0)

/* 2 REG_SEARCH_MACID_8730A */
#define BIT_EN_TXRPTBUF_CLK_8730A BIT(31)

#define BIT_SHIFT_INFO_INDEX_OFFSET_8730A 16
#define BIT_MASK_INFO_INDEX_OFFSET_8730A 0x1fff
#define BIT_INFO_INDEX_OFFSET_8730A(x) (((x) & BIT_MASK_INFO_INDEX_OFFSET_8730A) << BIT_SHIFT_INFO_INDEX_OFFSET_8730A)
#define BITS_INFO_INDEX_OFFSET_8730A (BIT_MASK_INFO_INDEX_OFFSET_8730A << BIT_SHIFT_INFO_INDEX_OFFSET_8730A)
#define BIT_CLEAR_INFO_INDEX_OFFSET_8730A(x) ((x) & (~BITS_INFO_INDEX_OFFSET_8730A))
#define BIT_GET_INFO_INDEX_OFFSET_8730A(x) (((x) >> BIT_SHIFT_INFO_INDEX_OFFSET_8730A) & BIT_MASK_INFO_INDEX_OFFSET_8730A)
#define BIT_SET_INFO_INDEX_OFFSET_8730A(x, v) (BIT_CLEAR_INFO_INDEX_OFFSET_8730A(x) | BIT_INFO_INDEX_OFFSET_8730A(v))

#define BIT_WMAC_SRCH_FIFOFULL_8730A BIT(15)
#define BIT_DIS_INFOSRCH_8730A BIT(14)
#define BIT_DISABLE_B0_8730A BIT(13)

#define BIT_SHIFT_INFO_ADDR_OFFSET_8730A 0
#define BIT_MASK_INFO_ADDR_OFFSET_8730A 0x1fff
#define BIT_INFO_ADDR_OFFSET_8730A(x) (((x) & BIT_MASK_INFO_ADDR_OFFSET_8730A) << BIT_SHIFT_INFO_ADDR_OFFSET_8730A)
#define BITS_INFO_ADDR_OFFSET_8730A (BIT_MASK_INFO_ADDR_OFFSET_8730A << BIT_SHIFT_INFO_ADDR_OFFSET_8730A)
#define BIT_CLEAR_INFO_ADDR_OFFSET_8730A(x) ((x) & (~BITS_INFO_ADDR_OFFSET_8730A))
#define BIT_GET_INFO_ADDR_OFFSET_8730A(x) (((x) >> BIT_SHIFT_INFO_ADDR_OFFSET_8730A) & BIT_MASK_INFO_ADDR_OFFSET_8730A)
#define BIT_SET_INFO_ADDR_OFFSET_8730A(x, v) (BIT_CLEAR_INFO_ADDR_OFFSET_8730A(x) | BIT_INFO_ADDR_OFFSET_8730A(v))

/* 2 REG_BT_COEX_TABLE_V1_8730A - BT COEXISTENCE CONTROL REGISTER */

#define BIT_SHIFT_COEX_TABLE_1_8730A 0
#define BIT_MASK_COEX_TABLE_1_8730A 0xffffffffL
#define BIT_COEX_TABLE_1_8730A(x) (((x) & BIT_MASK_COEX_TABLE_1_8730A) << BIT_SHIFT_COEX_TABLE_1_8730A)
#define BITS_COEX_TABLE_1_8730A (BIT_MASK_COEX_TABLE_1_8730A << BIT_SHIFT_COEX_TABLE_1_8730A)
#define BIT_CLEAR_COEX_TABLE_1_8730A(x) ((x) & (~BITS_COEX_TABLE_1_8730A))
#define BIT_GET_COEX_TABLE_1_8730A(x) (((x) >> BIT_SHIFT_COEX_TABLE_1_8730A) & BIT_MASK_COEX_TABLE_1_8730A)
#define BIT_SET_COEX_TABLE_1_8730A(x, v) (BIT_CLEAR_COEX_TABLE_1_8730A(x) | BIT_COEX_TABLE_1_8730A(v))

/* 2 REG_BT_COEX_TABLE2_V1_8730A - BTCOEXISTENCE CONTROL REGISTER */

#define BIT_SHIFT_COEX_TABLE_2_8730A 0
#define BIT_MASK_COEX_TABLE_2_8730A 0xffffffffL
#define BIT_COEX_TABLE_2_8730A(x) (((x) & BIT_MASK_COEX_TABLE_2_8730A) << BIT_SHIFT_COEX_TABLE_2_8730A)
#define BITS_COEX_TABLE_2_8730A (BIT_MASK_COEX_TABLE_2_8730A << BIT_SHIFT_COEX_TABLE_2_8730A)
#define BIT_CLEAR_COEX_TABLE_2_8730A(x) ((x) & (~BITS_COEX_TABLE_2_8730A))
#define BIT_GET_COEX_TABLE_2_8730A(x) (((x) >> BIT_SHIFT_COEX_TABLE_2_8730A) & BIT_MASK_COEX_TABLE_2_8730A)
#define BIT_SET_COEX_TABLE_2_8730A(x, v) (BIT_CLEAR_COEX_TABLE_2_8730A(x) | BIT_COEX_TABLE_2_8730A(v))

/* 2 REG_BT_COEX_BREAK_TABLE_8730A - BT COEXISTENCE CONTROL REGISTER */

#define BIT_SHIFT_BREAK_TABLE_2_8730A 16
#define BIT_MASK_BREAK_TABLE_2_8730A 0xffff
#define BIT_BREAK_TABLE_2_8730A(x) (((x) & BIT_MASK_BREAK_TABLE_2_8730A) << BIT_SHIFT_BREAK_TABLE_2_8730A)
#define BITS_BREAK_TABLE_2_8730A (BIT_MASK_BREAK_TABLE_2_8730A << BIT_SHIFT_BREAK_TABLE_2_8730A)
#define BIT_CLEAR_BREAK_TABLE_2_8730A(x) ((x) & (~BITS_BREAK_TABLE_2_8730A))
#define BIT_GET_BREAK_TABLE_2_8730A(x) (((x) >> BIT_SHIFT_BREAK_TABLE_2_8730A) & BIT_MASK_BREAK_TABLE_2_8730A)
#define BIT_SET_BREAK_TABLE_2_8730A(x, v) (BIT_CLEAR_BREAK_TABLE_2_8730A(x) | BIT_BREAK_TABLE_2_8730A(v))

#define BIT_SHIFT_BREAK_TABLE_1_8730A 0
#define BIT_MASK_BREAK_TABLE_1_8730A 0xffff
#define BIT_BREAK_TABLE_1_8730A(x) (((x) & BIT_MASK_BREAK_TABLE_1_8730A) << BIT_SHIFT_BREAK_TABLE_1_8730A)
#define BITS_BREAK_TABLE_1_8730A (BIT_MASK_BREAK_TABLE_1_8730A << BIT_SHIFT_BREAK_TABLE_1_8730A)
#define BIT_CLEAR_BREAK_TABLE_1_8730A(x) ((x) & (~BITS_BREAK_TABLE_1_8730A))
#define BIT_GET_BREAK_TABLE_1_8730A(x) (((x) >> BIT_SHIFT_BREAK_TABLE_1_8730A) & BIT_MASK_BREAK_TABLE_1_8730A)
#define BIT_SET_BREAK_TABLE_1_8730A(x, v) (BIT_CLEAR_BREAK_TABLE_1_8730A(x) | BIT_BREAK_TABLE_1_8730A(v))

/* 2 REG_BT_COEX_TABLE_H_V1_8730A - BT COEXISTENCE CONTROL REGISTER */
#define BIT_PRI_MASK_RX_RESP_V1_8730A BIT(30)
#define BIT_PRI_MASK_RXOFDM_V1_8730A BIT(29)
#define BIT_PRI_MASK_RXCCK_V1_8730A BIT(28)

#define BIT_SHIFT_PRI_MASK_TXAC_8730A 21
#define BIT_MASK_PRI_MASK_TXAC_8730A 0x7f
#define BIT_PRI_MASK_TXAC_8730A(x) (((x) & BIT_MASK_PRI_MASK_TXAC_8730A) << BIT_SHIFT_PRI_MASK_TXAC_8730A)
#define BITS_PRI_MASK_TXAC_8730A (BIT_MASK_PRI_MASK_TXAC_8730A << BIT_SHIFT_PRI_MASK_TXAC_8730A)
#define BIT_CLEAR_PRI_MASK_TXAC_8730A(x) ((x) & (~BITS_PRI_MASK_TXAC_8730A))
#define BIT_GET_PRI_MASK_TXAC_8730A(x) (((x) >> BIT_SHIFT_PRI_MASK_TXAC_8730A) & BIT_MASK_PRI_MASK_TXAC_8730A)
#define BIT_SET_PRI_MASK_TXAC_8730A(x, v) (BIT_CLEAR_PRI_MASK_TXAC_8730A(x) | BIT_PRI_MASK_TXAC_8730A(v))

#define BIT_SHIFT_PRI_MASK_NAV_8730A 13
#define BIT_MASK_PRI_MASK_NAV_8730A 0xff
#define BIT_PRI_MASK_NAV_8730A(x) (((x) & BIT_MASK_PRI_MASK_NAV_8730A) << BIT_SHIFT_PRI_MASK_NAV_8730A)
#define BITS_PRI_MASK_NAV_8730A (BIT_MASK_PRI_MASK_NAV_8730A << BIT_SHIFT_PRI_MASK_NAV_8730A)
#define BIT_CLEAR_PRI_MASK_NAV_8730A(x) ((x) & (~BITS_PRI_MASK_NAV_8730A))
#define BIT_GET_PRI_MASK_NAV_8730A(x) (((x) >> BIT_SHIFT_PRI_MASK_NAV_8730A) & BIT_MASK_PRI_MASK_NAV_8730A)
#define BIT_SET_PRI_MASK_NAV_8730A(x, v) (BIT_CLEAR_PRI_MASK_NAV_8730A(x) | BIT_PRI_MASK_NAV_8730A(v))

#define BIT_PRI_MASK_CCK_V1_8730A BIT(12)
#define BIT_PRI_MASK_OFDM_V1_8730A BIT(11)
#define BIT_PRI_MASK_RTY_V1_8730A BIT(10)

#define BIT_SHIFT_PRI_MASK_NUM_8730A 6
#define BIT_MASK_PRI_MASK_NUM_8730A 0xf
#define BIT_PRI_MASK_NUM_8730A(x) (((x) & BIT_MASK_PRI_MASK_NUM_8730A) << BIT_SHIFT_PRI_MASK_NUM_8730A)
#define BITS_PRI_MASK_NUM_8730A (BIT_MASK_PRI_MASK_NUM_8730A << BIT_SHIFT_PRI_MASK_NUM_8730A)
#define BIT_CLEAR_PRI_MASK_NUM_8730A(x) ((x) & (~BITS_PRI_MASK_NUM_8730A))
#define BIT_GET_PRI_MASK_NUM_8730A(x) (((x) >> BIT_SHIFT_PRI_MASK_NUM_8730A) & BIT_MASK_PRI_MASK_NUM_8730A)
#define BIT_SET_PRI_MASK_NUM_8730A(x, v) (BIT_CLEAR_PRI_MASK_NUM_8730A(x) | BIT_PRI_MASK_NUM_8730A(v))

#define BIT_SHIFT_PRI_MASK_TYPE_8730A 2
#define BIT_MASK_PRI_MASK_TYPE_8730A 0xf
#define BIT_PRI_MASK_TYPE_8730A(x) (((x) & BIT_MASK_PRI_MASK_TYPE_8730A) << BIT_SHIFT_PRI_MASK_TYPE_8730A)
#define BITS_PRI_MASK_TYPE_8730A (BIT_MASK_PRI_MASK_TYPE_8730A << BIT_SHIFT_PRI_MASK_TYPE_8730A)
#define BIT_CLEAR_PRI_MASK_TYPE_8730A(x) ((x) & (~BITS_PRI_MASK_TYPE_8730A))
#define BIT_GET_PRI_MASK_TYPE_8730A(x) (((x) >> BIT_SHIFT_PRI_MASK_TYPE_8730A) & BIT_MASK_PRI_MASK_TYPE_8730A)
#define BIT_SET_PRI_MASK_TYPE_8730A(x, v) (BIT_CLEAR_PRI_MASK_TYPE_8730A(x) | BIT_PRI_MASK_TYPE_8730A(v))

#define BIT_OOB_V1_8730A BIT(1)
#define BIT_ANT_SEL_V1_8730A BIT(0)

/* 2 REG_RXCMD_0_8730A */
#define BIT_RXCMD_EN_8730A BIT(31)

#define BIT_SHIFT_RXCMD_INFO_8730A 0
#define BIT_MASK_RXCMD_INFO_8730A 0x7fffffffL
#define BIT_RXCMD_INFO_8730A(x) (((x) & BIT_MASK_RXCMD_INFO_8730A) << BIT_SHIFT_RXCMD_INFO_8730A)
#define BITS_RXCMD_INFO_8730A (BIT_MASK_RXCMD_INFO_8730A << BIT_SHIFT_RXCMD_INFO_8730A)
#define BIT_CLEAR_RXCMD_INFO_8730A(x) ((x) & (~BITS_RXCMD_INFO_8730A))
#define BIT_GET_RXCMD_INFO_8730A(x) (((x) >> BIT_SHIFT_RXCMD_INFO_8730A) & BIT_MASK_RXCMD_INFO_8730A)
#define BIT_SET_RXCMD_INFO_8730A(x, v) (BIT_CLEAR_RXCMD_INFO_8730A(x) | BIT_RXCMD_INFO_8730A(v))

/* 2 REG_RXCMD_1_8730A */

#define BIT_SHIFT_RXCMD_PRD_8730A 0
#define BIT_MASK_RXCMD_PRD_8730A 0xffff
#define BIT_RXCMD_PRD_8730A(x) (((x) & BIT_MASK_RXCMD_PRD_8730A) << BIT_SHIFT_RXCMD_PRD_8730A)
#define BITS_RXCMD_PRD_8730A (BIT_MASK_RXCMD_PRD_8730A << BIT_SHIFT_RXCMD_PRD_8730A)
#define BIT_CLEAR_RXCMD_PRD_8730A(x) ((x) & (~BITS_RXCMD_PRD_8730A))
#define BIT_GET_RXCMD_PRD_8730A(x) (((x) >> BIT_SHIFT_RXCMD_PRD_8730A) & BIT_MASK_RXCMD_PRD_8730A)
#define BIT_SET_RXCMD_PRD_8730A(x, v) (BIT_CLEAR_RXCMD_PRD_8730A(x) | BIT_RXCMD_PRD_8730A(v))

/* 2 REG_RESP_TXINFO_CFG_8730A */

#define BIT_SHIFT_RESP_MFB_8730A 25
#define BIT_MASK_RESP_MFB_8730A 0x7f
#define BIT_RESP_MFB_8730A(x) (((x) & BIT_MASK_RESP_MFB_8730A) << BIT_SHIFT_RESP_MFB_8730A)
#define BITS_RESP_MFB_8730A (BIT_MASK_RESP_MFB_8730A << BIT_SHIFT_RESP_MFB_8730A)
#define BIT_CLEAR_RESP_MFB_8730A(x) ((x) & (~BITS_RESP_MFB_8730A))
#define BIT_GET_RESP_MFB_8730A(x) (((x) >> BIT_SHIFT_RESP_MFB_8730A) & BIT_MASK_RESP_MFB_8730A)
#define BIT_SET_RESP_MFB_8730A(x, v) (BIT_CLEAR_RESP_MFB_8730A(x) | BIT_RESP_MFB_8730A(v))

#define BIT_SHIFT_ANTINF_SEL_8730A 23
#define BIT_MASK_ANTINF_SEL_8730A 0x3
#define BIT_ANTINF_SEL_8730A(x) (((x) & BIT_MASK_ANTINF_SEL_8730A) << BIT_SHIFT_ANTINF_SEL_8730A)
#define BITS_ANTINF_SEL_8730A (BIT_MASK_ANTINF_SEL_8730A << BIT_SHIFT_ANTINF_SEL_8730A)
#define BIT_CLEAR_ANTINF_SEL_8730A(x) ((x) & (~BITS_ANTINF_SEL_8730A))
#define BIT_GET_ANTINF_SEL_8730A(x) (((x) >> BIT_SHIFT_ANTINF_SEL_8730A) & BIT_MASK_ANTINF_SEL_8730A)
#define BIT_SET_ANTINF_SEL_8730A(x, v) (BIT_CLEAR_ANTINF_SEL_8730A(x) | BIT_ANTINF_SEL_8730A(v))

#define BIT_SHIFT_ANTSEL_SEL_8730A 21
#define BIT_MASK_ANTSEL_SEL_8730A 0x3
#define BIT_ANTSEL_SEL_8730A(x) (((x) & BIT_MASK_ANTSEL_SEL_8730A) << BIT_SHIFT_ANTSEL_SEL_8730A)
#define BITS_ANTSEL_SEL_8730A (BIT_MASK_ANTSEL_SEL_8730A << BIT_SHIFT_ANTSEL_SEL_8730A)
#define BIT_CLEAR_ANTSEL_SEL_8730A(x) ((x) & (~BITS_ANTSEL_SEL_8730A))
#define BIT_GET_ANTSEL_SEL_8730A(x) (((x) >> BIT_SHIFT_ANTSEL_SEL_8730A) & BIT_MASK_ANTSEL_SEL_8730A)
#define BIT_SET_ANTSEL_SEL_8730A(x, v) (BIT_CLEAR_ANTSEL_SEL_8730A(x) | BIT_ANTSEL_SEL_8730A(v))

#define BIT_SHIFT_RESP_TXPOWER_8730A 18
#define BIT_MASK_RESP_TXPOWER_8730A 0x7
#define BIT_RESP_TXPOWER_8730A(x) (((x) & BIT_MASK_RESP_TXPOWER_8730A) << BIT_SHIFT_RESP_TXPOWER_8730A)
#define BITS_RESP_TXPOWER_8730A (BIT_MASK_RESP_TXPOWER_8730A << BIT_SHIFT_RESP_TXPOWER_8730A)
#define BIT_CLEAR_RESP_TXPOWER_8730A(x) ((x) & (~BITS_RESP_TXPOWER_8730A))
#define BIT_GET_RESP_TXPOWER_8730A(x) (((x) >> BIT_SHIFT_RESP_TXPOWER_8730A) & BIT_MASK_RESP_TXPOWER_8730A)
#define BIT_SET_RESP_TXPOWER_8730A(x, v) (BIT_CLEAR_RESP_TXPOWER_8730A(x) | BIT_RESP_TXPOWER_8730A(v))

#define BIT_SHIFT_RESP_TXANT_8730A 0
#define BIT_MASK_RESP_TXANT_8730A 0x3ffff
#define BIT_RESP_TXANT_8730A(x) (((x) & BIT_MASK_RESP_TXANT_8730A) << BIT_SHIFT_RESP_TXANT_8730A)
#define BITS_RESP_TXANT_8730A (BIT_MASK_RESP_TXANT_8730A << BIT_SHIFT_RESP_TXANT_8730A)
#define BIT_CLEAR_RESP_TXANT_8730A(x) ((x) & (~BITS_RESP_TXANT_8730A))
#define BIT_GET_RESP_TXANT_8730A(x) (((x) >> BIT_SHIFT_RESP_TXANT_8730A) & BIT_MASK_RESP_TXANT_8730A)
#define BIT_SET_RESP_TXANT_8730A(x, v) (BIT_CLEAR_RESP_TXANT_8730A(x) | BIT_RESP_TXANT_8730A(v))

/* 2 REG_BBPSF_CTRL_8730A */
#define BIT_WMAC_CSI_RATE_FORCE_EN_8730A BIT(15)

#define BIT_SHIFT_WMAC_CSI_RSC_FORCE_8730A 13
#define BIT_MASK_WMAC_CSI_RSC_FORCE_8730A 0x3
#define BIT_WMAC_CSI_RSC_FORCE_8730A(x) (((x) & BIT_MASK_WMAC_CSI_RSC_FORCE_8730A) << BIT_SHIFT_WMAC_CSI_RSC_FORCE_8730A)
#define BITS_WMAC_CSI_RSC_FORCE_8730A (BIT_MASK_WMAC_CSI_RSC_FORCE_8730A << BIT_SHIFT_WMAC_CSI_RSC_FORCE_8730A)
#define BIT_CLEAR_WMAC_CSI_RSC_FORCE_8730A(x) ((x) & (~BITS_WMAC_CSI_RSC_FORCE_8730A))
#define BIT_GET_WMAC_CSI_RSC_FORCE_8730A(x) (((x) >> BIT_SHIFT_WMAC_CSI_RSC_FORCE_8730A) & BIT_MASK_WMAC_CSI_RSC_FORCE_8730A)
#define BIT_SET_WMAC_CSI_RSC_FORCE_8730A(x, v) (BIT_CLEAR_WMAC_CSI_RSC_FORCE_8730A(x) | BIT_WMAC_CSI_RSC_FORCE_8730A(v))

#define BIT_CSI_GID_SEL_8730A BIT(12)
#define BIT_RDCSIMD_FLAG_TRIG_SEL_8730A BIT(11)
#define BIT_NDPVLD_POS_RST_FFPTR_DIS_V1_8730A BIT(10)
#define BIT_NDPVLD_PROTECT_RDRDY_DIS_8730A BIT(9)
#define BIT_CSIRD_EMPTY_APPZERO_8730A BIT(8)
#define BIT_WMC_CSI_RATE_FB_EN_8730A BIT(7)
#define BIT_RXFIFO_WRPTR_WO_CHKSUM_8730A BIT(6)

/* 2 REG_RESP_TXINFO_RATE_8730A */
#define BIT_CTL_IDLE_CLR_CSI_RPT_V1_8730A BIT(15)
#define BIT_USE_NDPARATE_8730A BIT(14)

#define BIT_SHIFT_CSI_RATE_8730A 8
#define BIT_MASK_CSI_RATE_8730A 0x3f
#define BIT_CSI_RATE_8730A(x) (((x) & BIT_MASK_CSI_RATE_8730A) << BIT_SHIFT_CSI_RATE_8730A)
#define BITS_CSI_RATE_8730A (BIT_MASK_CSI_RATE_8730A << BIT_SHIFT_CSI_RATE_8730A)
#define BIT_CLEAR_CSI_RATE_8730A(x) ((x) & (~BITS_CSI_RATE_8730A))
#define BIT_GET_CSI_RATE_8730A(x) (((x) >> BIT_SHIFT_CSI_RATE_8730A) & BIT_MASK_CSI_RATE_8730A)
#define BIT_SET_CSI_RATE_8730A(x, v) (BIT_CLEAR_CSI_RATE_8730A(x) | BIT_CSI_RATE_8730A(v))

#define BIT_SHIFT_RESP_TXRATE_8730A 0
#define BIT_MASK_RESP_TXRATE_8730A 0xff
#define BIT_RESP_TXRATE_8730A(x) (((x) & BIT_MASK_RESP_TXRATE_8730A) << BIT_SHIFT_RESP_TXRATE_8730A)
#define BITS_RESP_TXRATE_8730A (BIT_MASK_RESP_TXRATE_8730A << BIT_SHIFT_RESP_TXRATE_8730A)
#define BIT_CLEAR_RESP_TXRATE_8730A(x) ((x) & (~BITS_RESP_TXRATE_8730A))
#define BIT_GET_RESP_TXRATE_8730A(x) (((x) >> BIT_SHIFT_RESP_TXRATE_8730A) & BIT_MASK_RESP_TXRATE_8730A)
#define BIT_SET_RESP_TXRATE_8730A(x, v) (BIT_CLEAR_RESP_TXRATE_8730A(x) | BIT_RESP_TXRATE_8730A(v))

/* 2 REG_P2P_RX_BCN_NOA_8730A */
#define BIT_P2P_NOA_PARSER_EN_8730A BIT(15)

#define BIT_SHIFT_P2P_BSSID_SEL_V1_8730A 12
#define BIT_MASK_P2P_BSSID_SEL_V1_8730A 0x7
#define BIT_P2P_BSSID_SEL_V1_8730A(x) (((x) & BIT_MASK_P2P_BSSID_SEL_V1_8730A) << BIT_SHIFT_P2P_BSSID_SEL_V1_8730A)
#define BITS_P2P_BSSID_SEL_V1_8730A (BIT_MASK_P2P_BSSID_SEL_V1_8730A << BIT_SHIFT_P2P_BSSID_SEL_V1_8730A)
#define BIT_CLEAR_P2P_BSSID_SEL_V1_8730A(x) ((x) & (~BITS_P2P_BSSID_SEL_V1_8730A))
#define BIT_GET_P2P_BSSID_SEL_V1_8730A(x) (((x) >> BIT_SHIFT_P2P_BSSID_SEL_V1_8730A) & BIT_MASK_P2P_BSSID_SEL_V1_8730A)
#define BIT_SET_P2P_BSSID_SEL_V1_8730A(x, v) (BIT_CLEAR_P2P_BSSID_SEL_V1_8730A(x) | BIT_P2P_BSSID_SEL_V1_8730A(v))

#define BIT_SHIFT_P2P_OUI_TYPE_8730A 0
#define BIT_MASK_P2P_OUI_TYPE_8730A 0xff
#define BIT_P2P_OUI_TYPE_8730A(x) (((x) & BIT_MASK_P2P_OUI_TYPE_8730A) << BIT_SHIFT_P2P_OUI_TYPE_8730A)
#define BITS_P2P_OUI_TYPE_8730A (BIT_MASK_P2P_OUI_TYPE_8730A << BIT_SHIFT_P2P_OUI_TYPE_8730A)
#define BIT_CLEAR_P2P_OUI_TYPE_8730A(x) ((x) & (~BITS_P2P_OUI_TYPE_8730A))
#define BIT_GET_P2P_OUI_TYPE_8730A(x) (((x) >> BIT_SHIFT_P2P_OUI_TYPE_8730A) & BIT_MASK_P2P_OUI_TYPE_8730A)
#define BIT_SET_P2P_OUI_TYPE_8730A(x, v) (BIT_CLEAR_P2P_OUI_TYPE_8730A(x) | BIT_P2P_OUI_TYPE_8730A(v))

/* 2 REG_ASSOCIATED_BFMER0_INFO_8730A - ASSOCIATED BEAMFORMER0 INFO REGISTER */

#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8730A 0
#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8730A 0xffffffffL
#define BIT_R_WMAC_SOUNDING_RXADD_R0_V1_8730A(x) (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8730A) << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8730A)
#define BITS_R_WMAC_SOUNDING_RXADD_R0_V1_8730A (BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8730A << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8730A)
#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_V1_8730A(x) ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R0_V1_8730A))
#define BIT_GET_R_WMAC_SOUNDING_RXADD_R0_V1_8730A(x) (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_V1_8730A) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_V1_8730A)
#define BIT_SET_R_WMAC_SOUNDING_RXADD_R0_V1_8730A(x, v) (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_V1_8730A(x) | BIT_R_WMAC_SOUNDING_RXADD_R0_V1_8730A(v))

/* 2 REG_SOUNDING_CFG1_8730A */

#define BIT_SHIFT_R_WMAC_TXCSI_AID0_8730A 16
#define BIT_MASK_R_WMAC_TXCSI_AID0_8730A 0x1ff
#define BIT_R_WMAC_TXCSI_AID0_8730A(x) (((x) & BIT_MASK_R_WMAC_TXCSI_AID0_8730A) << BIT_SHIFT_R_WMAC_TXCSI_AID0_8730A)
#define BITS_R_WMAC_TXCSI_AID0_8730A (BIT_MASK_R_WMAC_TXCSI_AID0_8730A << BIT_SHIFT_R_WMAC_TXCSI_AID0_8730A)
#define BIT_CLEAR_R_WMAC_TXCSI_AID0_8730A(x) ((x) & (~BITS_R_WMAC_TXCSI_AID0_8730A))
#define BIT_GET_R_WMAC_TXCSI_AID0_8730A(x) (((x) >> BIT_SHIFT_R_WMAC_TXCSI_AID0_8730A) & BIT_MASK_R_WMAC_TXCSI_AID0_8730A)
#define BIT_SET_R_WMAC_TXCSI_AID0_8730A(x, v) (BIT_CLEAR_R_WMAC_TXCSI_AID0_8730A(x) | BIT_R_WMAC_TXCSI_AID0_8730A(v))

#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_8730A 0
#define BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_8730A 0xffff
#define BIT_R_WMAC_SOUNDING_RXADD_R0_H_8730A(x) (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_8730A) << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_8730A)
#define BITS_R_WMAC_SOUNDING_RXADD_R0_H_8730A (BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_8730A << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_8730A)
#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_H_8730A(x) ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_R0_H_8730A))
#define BIT_GET_R_WMAC_SOUNDING_RXADD_R0_H_8730A(x) (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_R0_H_8730A) & BIT_MASK_R_WMAC_SOUNDING_RXADD_R0_H_8730A)
#define BIT_SET_R_WMAC_SOUNDING_RXADD_R0_H_8730A(x, v) (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_R0_H_8730A(x) | BIT_R_WMAC_SOUNDING_RXADD_R0_H_8730A(v))

/* 2 REG_SOUNDING_CFG2_8730A */

#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_L_8730A 0
#define BIT_MASK_R_WMAC_SOUNDING_RXADD_L_8730A 0xffffffffL
#define BIT_R_WMAC_SOUNDING_RXADD_L_8730A(x) (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_L_8730A) << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_L_8730A)
#define BITS_R_WMAC_SOUNDING_RXADD_L_8730A (BIT_MASK_R_WMAC_SOUNDING_RXADD_L_8730A << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_L_8730A)
#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_L_8730A(x) ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_L_8730A))
#define BIT_GET_R_WMAC_SOUNDING_RXADD_L_8730A(x) (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_L_8730A) & BIT_MASK_R_WMAC_SOUNDING_RXADD_L_8730A)
#define BIT_SET_R_WMAC_SOUNDING_RXADD_L_8730A(x, v) (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_L_8730A(x) | BIT_R_WMAC_SOUNDING_RXADD_L_8730A(v))

/* 2 REG_SOUNDING_CFG3_8730A */

#define BIT_SHIFT_R_WMAC_TXCSI_AID1_8730A 16
#define BIT_MASK_R_WMAC_TXCSI_AID1_8730A 0x1ff
#define BIT_R_WMAC_TXCSI_AID1_8730A(x) (((x) & BIT_MASK_R_WMAC_TXCSI_AID1_8730A) << BIT_SHIFT_R_WMAC_TXCSI_AID1_8730A)
#define BITS_R_WMAC_TXCSI_AID1_8730A (BIT_MASK_R_WMAC_TXCSI_AID1_8730A << BIT_SHIFT_R_WMAC_TXCSI_AID1_8730A)
#define BIT_CLEAR_R_WMAC_TXCSI_AID1_8730A(x) ((x) & (~BITS_R_WMAC_TXCSI_AID1_8730A))
#define BIT_GET_R_WMAC_TXCSI_AID1_8730A(x) (((x) >> BIT_SHIFT_R_WMAC_TXCSI_AID1_8730A) & BIT_MASK_R_WMAC_TXCSI_AID1_8730A)
#define BIT_SET_R_WMAC_TXCSI_AID1_8730A(x, v) (BIT_CLEAR_R_WMAC_TXCSI_AID1_8730A(x) | BIT_R_WMAC_TXCSI_AID1_8730A(v))

#define BIT_SHIFT_R_WMAC_SOUNDING_RXADD_H_8730A 0
#define BIT_MASK_R_WMAC_SOUNDING_RXADD_H_8730A 0xffff
#define BIT_R_WMAC_SOUNDING_RXADD_H_8730A(x) (((x) & BIT_MASK_R_WMAC_SOUNDING_RXADD_H_8730A) << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_H_8730A)
#define BITS_R_WMAC_SOUNDING_RXADD_H_8730A (BIT_MASK_R_WMAC_SOUNDING_RXADD_H_8730A << BIT_SHIFT_R_WMAC_SOUNDING_RXADD_H_8730A)
#define BIT_CLEAR_R_WMAC_SOUNDING_RXADD_H_8730A(x) ((x) & (~BITS_R_WMAC_SOUNDING_RXADD_H_8730A))
#define BIT_GET_R_WMAC_SOUNDING_RXADD_H_8730A(x) (((x) >> BIT_SHIFT_R_WMAC_SOUNDING_RXADD_H_8730A) & BIT_MASK_R_WMAC_SOUNDING_RXADD_H_8730A)
#define BIT_SET_R_WMAC_SOUNDING_RXADD_H_8730A(x, v) (BIT_CLEAR_R_WMAC_SOUNDING_RXADD_H_8730A(x) | BIT_R_WMAC_SOUNDING_RXADD_H_8730A(v))

/* 2 REG_SOUNDING_CFG0_8730A */

#define BIT_SHIFT_R_WMAC_BFINFO_20M_1_8730A 16
#define BIT_MASK_R_WMAC_BFINFO_20M_1_8730A 0xfff
#define BIT_R_WMAC_BFINFO_20M_1_8730A(x) (((x) & BIT_MASK_R_WMAC_BFINFO_20M_1_8730A) << BIT_SHIFT_R_WMAC_BFINFO_20M_1_8730A)
#define BITS_R_WMAC_BFINFO_20M_1_8730A (BIT_MASK_R_WMAC_BFINFO_20M_1_8730A << BIT_SHIFT_R_WMAC_BFINFO_20M_1_8730A)
#define BIT_CLEAR_R_WMAC_BFINFO_20M_1_8730A(x) ((x) & (~BITS_R_WMAC_BFINFO_20M_1_8730A))
#define BIT_GET_R_WMAC_BFINFO_20M_1_8730A(x) (((x) >> BIT_SHIFT_R_WMAC_BFINFO_20M_1_8730A) & BIT_MASK_R_WMAC_BFINFO_20M_1_8730A)
#define BIT_SET_R_WMAC_BFINFO_20M_1_8730A(x, v) (BIT_CLEAR_R_WMAC_BFINFO_20M_1_8730A(x) | BIT_R_WMAC_BFINFO_20M_1_8730A(v))

#define BIT_SHIFT_R_WMAC_BFINFO_20M_0_8730A 0
#define BIT_MASK_R_WMAC_BFINFO_20M_0_8730A 0xfff
#define BIT_R_WMAC_BFINFO_20M_0_8730A(x) (((x) & BIT_MASK_R_WMAC_BFINFO_20M_0_8730A) << BIT_SHIFT_R_WMAC_BFINFO_20M_0_8730A)
#define BITS_R_WMAC_BFINFO_20M_0_8730A (BIT_MASK_R_WMAC_BFINFO_20M_0_8730A << BIT_SHIFT_R_WMAC_BFINFO_20M_0_8730A)
#define BIT_CLEAR_R_WMAC_BFINFO_20M_0_8730A(x) ((x) & (~BITS_R_WMAC_BFINFO_20M_0_8730A))
#define BIT_GET_R_WMAC_BFINFO_20M_0_8730A(x) (((x) >> BIT_SHIFT_R_WMAC_BFINFO_20M_0_8730A) & BIT_MASK_R_WMAC_BFINFO_20M_0_8730A)
#define BIT_SET_R_WMAC_BFINFO_20M_0_8730A(x, v) (BIT_CLEAR_R_WMAC_BFINFO_20M_0_8730A(x) | BIT_R_WMAC_BFINFO_20M_0_8730A(v))

/* 2 REG_ANTCD_INFO_8730A */

#define BIT_SHIFT_WMAC_RESP_ANTD_8730A 12
#define BIT_MASK_WMAC_RESP_ANTD_8730A 0xf
#define BIT_WMAC_RESP_ANTD_8730A(x) (((x) & BIT_MASK_WMAC_RESP_ANTD_8730A) << BIT_SHIFT_WMAC_RESP_ANTD_8730A)
#define BITS_WMAC_RESP_ANTD_8730A (BIT_MASK_WMAC_RESP_ANTD_8730A << BIT_SHIFT_WMAC_RESP_ANTD_8730A)
#define BIT_CLEAR_WMAC_RESP_ANTD_8730A(x) ((x) & (~BITS_WMAC_RESP_ANTD_8730A))
#define BIT_GET_WMAC_RESP_ANTD_8730A(x) (((x) >> BIT_SHIFT_WMAC_RESP_ANTD_8730A) & BIT_MASK_WMAC_RESP_ANTD_8730A)
#define BIT_SET_WMAC_RESP_ANTD_8730A(x, v) (BIT_CLEAR_WMAC_RESP_ANTD_8730A(x) | BIT_WMAC_RESP_ANTD_8730A(v))

#define BIT_SHIFT_WMAC_RESP_ANTC_8730A 8
#define BIT_MASK_WMAC_RESP_ANTC_8730A 0xf
#define BIT_WMAC_RESP_ANTC_8730A(x) (((x) & BIT_MASK_WMAC_RESP_ANTC_8730A) << BIT_SHIFT_WMAC_RESP_ANTC_8730A)
#define BITS_WMAC_RESP_ANTC_8730A (BIT_MASK_WMAC_RESP_ANTC_8730A << BIT_SHIFT_WMAC_RESP_ANTC_8730A)
#define BIT_CLEAR_WMAC_RESP_ANTC_8730A(x) ((x) & (~BITS_WMAC_RESP_ANTC_8730A))
#define BIT_GET_WMAC_RESP_ANTC_8730A(x) (((x) >> BIT_SHIFT_WMAC_RESP_ANTC_8730A) & BIT_MASK_WMAC_RESP_ANTC_8730A)
#define BIT_SET_WMAC_RESP_ANTC_8730A(x, v) (BIT_CLEAR_WMAC_RESP_ANTC_8730A(x) | BIT_WMAC_RESP_ANTC_8730A(v))

#define BIT_SHIFT_WMAC_RESP_ANTB_8730A 4
#define BIT_MASK_WMAC_RESP_ANTB_8730A 0xf
#define BIT_WMAC_RESP_ANTB_8730A(x) (((x) & BIT_MASK_WMAC_RESP_ANTB_8730A) << BIT_SHIFT_WMAC_RESP_ANTB_8730A)
#define BITS_WMAC_RESP_ANTB_8730A (BIT_MASK_WMAC_RESP_ANTB_8730A << BIT_SHIFT_WMAC_RESP_ANTB_8730A)
#define BIT_CLEAR_WMAC_RESP_ANTB_8730A(x) ((x) & (~BITS_WMAC_RESP_ANTB_8730A))
#define BIT_GET_WMAC_RESP_ANTB_8730A(x) (((x) >> BIT_SHIFT_WMAC_RESP_ANTB_8730A) & BIT_MASK_WMAC_RESP_ANTB_8730A)
#define BIT_SET_WMAC_RESP_ANTB_8730A(x, v) (BIT_CLEAR_WMAC_RESP_ANTB_8730A(x) | BIT_WMAC_RESP_ANTB_8730A(v))

#define BIT_SHIFT_WMAC_RESP_ANTA_8730A 0
#define BIT_MASK_WMAC_RESP_ANTA_8730A 0xf
#define BIT_WMAC_RESP_ANTA_8730A(x) (((x) & BIT_MASK_WMAC_RESP_ANTA_8730A) << BIT_SHIFT_WMAC_RESP_ANTA_8730A)
#define BITS_WMAC_RESP_ANTA_8730A (BIT_MASK_WMAC_RESP_ANTA_8730A << BIT_SHIFT_WMAC_RESP_ANTA_8730A)
#define BIT_CLEAR_WMAC_RESP_ANTA_8730A(x) ((x) & (~BITS_WMAC_RESP_ANTA_8730A))
#define BIT_GET_WMAC_RESP_ANTA_8730A(x) (((x) >> BIT_SHIFT_WMAC_RESP_ANTA_8730A) & BIT_MASK_WMAC_RESP_ANTA_8730A)
#define BIT_SET_WMAC_RESP_ANTA_8730A(x, v) (BIT_CLEAR_WMAC_RESP_ANTA_8730A(x) | BIT_WMAC_RESP_ANTA_8730A(v))

/* 2 REG_CSI_PTR_8730A */

#define BIT_SHIFT_CSI_RADDR_LATCH_V2_8730A 16
#define BIT_MASK_CSI_RADDR_LATCH_V2_8730A 0xffff
#define BIT_CSI_RADDR_LATCH_V2_8730A(x) (((x) & BIT_MASK_CSI_RADDR_LATCH_V2_8730A) << BIT_SHIFT_CSI_RADDR_LATCH_V2_8730A)
#define BITS_CSI_RADDR_LATCH_V2_8730A (BIT_MASK_CSI_RADDR_LATCH_V2_8730A << BIT_SHIFT_CSI_RADDR_LATCH_V2_8730A)
#define BIT_CLEAR_CSI_RADDR_LATCH_V2_8730A(x) ((x) & (~BITS_CSI_RADDR_LATCH_V2_8730A))
#define BIT_GET_CSI_RADDR_LATCH_V2_8730A(x) (((x) >> BIT_SHIFT_CSI_RADDR_LATCH_V2_8730A) & BIT_MASK_CSI_RADDR_LATCH_V2_8730A)
#define BIT_SET_CSI_RADDR_LATCH_V2_8730A(x, v) (BIT_CLEAR_CSI_RADDR_LATCH_V2_8730A(x) | BIT_CSI_RADDR_LATCH_V2_8730A(v))

#define BIT_SHIFT_CSI_WADDR_LATCH_V2_8730A 0
#define BIT_MASK_CSI_WADDR_LATCH_V2_8730A 0xffff
#define BIT_CSI_WADDR_LATCH_V2_8730A(x) (((x) & BIT_MASK_CSI_WADDR_LATCH_V2_8730A) << BIT_SHIFT_CSI_WADDR_LATCH_V2_8730A)
#define BITS_CSI_WADDR_LATCH_V2_8730A (BIT_MASK_CSI_WADDR_LATCH_V2_8730A << BIT_SHIFT_CSI_WADDR_LATCH_V2_8730A)
#define BIT_CLEAR_CSI_WADDR_LATCH_V2_8730A(x) ((x) & (~BITS_CSI_WADDR_LATCH_V2_8730A))
#define BIT_GET_CSI_WADDR_LATCH_V2_8730A(x) (((x) >> BIT_SHIFT_CSI_WADDR_LATCH_V2_8730A) & BIT_MASK_CSI_WADDR_LATCH_V2_8730A)
#define BIT_SET_CSI_WADDR_LATCH_V2_8730A(x, v) (BIT_CLEAR_CSI_WADDR_LATCH_V2_8730A(x) | BIT_CSI_WADDR_LATCH_V2_8730A(v))

/* 2 REG_BCN_PSR_RPT2_8730A - BEACON PARSER REPORT REGISTER2 */

#define BIT_SHIFT_DTIM_CNT2_8730A 24
#define BIT_MASK_DTIM_CNT2_8730A 0xff
#define BIT_DTIM_CNT2_8730A(x) (((x) & BIT_MASK_DTIM_CNT2_8730A) << BIT_SHIFT_DTIM_CNT2_8730A)
#define BITS_DTIM_CNT2_8730A (BIT_MASK_DTIM_CNT2_8730A << BIT_SHIFT_DTIM_CNT2_8730A)
#define BIT_CLEAR_DTIM_CNT2_8730A(x) ((x) & (~BITS_DTIM_CNT2_8730A))
#define BIT_GET_DTIM_CNT2_8730A(x) (((x) >> BIT_SHIFT_DTIM_CNT2_8730A) & BIT_MASK_DTIM_CNT2_8730A)
#define BIT_SET_DTIM_CNT2_8730A(x, v) (BIT_CLEAR_DTIM_CNT2_8730A(x) | BIT_DTIM_CNT2_8730A(v))

#define BIT_SHIFT_DTIM_PERIOD2_8730A 16
#define BIT_MASK_DTIM_PERIOD2_8730A 0xff
#define BIT_DTIM_PERIOD2_8730A(x) (((x) & BIT_MASK_DTIM_PERIOD2_8730A) << BIT_SHIFT_DTIM_PERIOD2_8730A)
#define BITS_DTIM_PERIOD2_8730A (BIT_MASK_DTIM_PERIOD2_8730A << BIT_SHIFT_DTIM_PERIOD2_8730A)
#define BIT_CLEAR_DTIM_PERIOD2_8730A(x) ((x) & (~BITS_DTIM_PERIOD2_8730A))
#define BIT_GET_DTIM_PERIOD2_8730A(x) (((x) >> BIT_SHIFT_DTIM_PERIOD2_8730A) & BIT_MASK_DTIM_PERIOD2_8730A)
#define BIT_SET_DTIM_PERIOD2_8730A(x, v) (BIT_CLEAR_DTIM_PERIOD2_8730A(x) | BIT_DTIM_PERIOD2_8730A(v))

#define BIT_DTIM2_8730A BIT(15)
#define BIT_TIM2_8730A BIT(14)
#define BIT_RPT_VALID2_8730A BIT(13)

#define BIT_SHIFT_PS_AID_2_8730A 0
#define BIT_MASK_PS_AID_2_8730A 0x7ff
#define BIT_PS_AID_2_8730A(x) (((x) & BIT_MASK_PS_AID_2_8730A) << BIT_SHIFT_PS_AID_2_8730A)
#define BITS_PS_AID_2_8730A (BIT_MASK_PS_AID_2_8730A << BIT_SHIFT_PS_AID_2_8730A)
#define BIT_CLEAR_PS_AID_2_8730A(x) ((x) & (~BITS_PS_AID_2_8730A))
#define BIT_GET_PS_AID_2_8730A(x) (((x) >> BIT_SHIFT_PS_AID_2_8730A) & BIT_MASK_PS_AID_2_8730A)
#define BIT_SET_PS_AID_2_8730A(x, v) (BIT_CLEAR_PS_AID_2_8730A(x) | BIT_PS_AID_2_8730A(v))

/* 2 REG_BCN_PSR_RPT3_8730A - BEACON PARSER REPORT REGISTER3 */

#define BIT_SHIFT_DTIM_CNT3_8730A 24
#define BIT_MASK_DTIM_CNT3_8730A 0xff
#define BIT_DTIM_CNT3_8730A(x) (((x) & BIT_MASK_DTIM_CNT3_8730A) << BIT_SHIFT_DTIM_CNT3_8730A)
#define BITS_DTIM_CNT3_8730A (BIT_MASK_DTIM_CNT3_8730A << BIT_SHIFT_DTIM_CNT3_8730A)
#define BIT_CLEAR_DTIM_CNT3_8730A(x) ((x) & (~BITS_DTIM_CNT3_8730A))
#define BIT_GET_DTIM_CNT3_8730A(x) (((x) >> BIT_SHIFT_DTIM_CNT3_8730A) & BIT_MASK_DTIM_CNT3_8730A)
#define BIT_SET_DTIM_CNT3_8730A(x, v) (BIT_CLEAR_DTIM_CNT3_8730A(x) | BIT_DTIM_CNT3_8730A(v))

#define BIT_SHIFT_DTIM_PERIOD3_8730A 16
#define BIT_MASK_DTIM_PERIOD3_8730A 0xff
#define BIT_DTIM_PERIOD3_8730A(x) (((x) & BIT_MASK_DTIM_PERIOD3_8730A) << BIT_SHIFT_DTIM_PERIOD3_8730A)
#define BITS_DTIM_PERIOD3_8730A (BIT_MASK_DTIM_PERIOD3_8730A << BIT_SHIFT_DTIM_PERIOD3_8730A)
#define BIT_CLEAR_DTIM_PERIOD3_8730A(x) ((x) & (~BITS_DTIM_PERIOD3_8730A))
#define BIT_GET_DTIM_PERIOD3_8730A(x) (((x) >> BIT_SHIFT_DTIM_PERIOD3_8730A) & BIT_MASK_DTIM_PERIOD3_8730A)
#define BIT_SET_DTIM_PERIOD3_8730A(x, v) (BIT_CLEAR_DTIM_PERIOD3_8730A(x) | BIT_DTIM_PERIOD3_8730A(v))

#define BIT_DTIM3_8730A BIT(15)
#define BIT_TIM3_8730A BIT(14)
#define BIT_RPT_VALID3_8730A BIT(13)

#define BIT_SHIFT_PS_AID_3_8730A 0
#define BIT_MASK_PS_AID_3_8730A 0x7ff
#define BIT_PS_AID_3_8730A(x) (((x) & BIT_MASK_PS_AID_3_8730A) << BIT_SHIFT_PS_AID_3_8730A)
#define BITS_PS_AID_3_8730A (BIT_MASK_PS_AID_3_8730A << BIT_SHIFT_PS_AID_3_8730A)
#define BIT_CLEAR_PS_AID_3_8730A(x) ((x) & (~BITS_PS_AID_3_8730A))
#define BIT_GET_PS_AID_3_8730A(x) (((x) >> BIT_SHIFT_PS_AID_3_8730A) & BIT_MASK_PS_AID_3_8730A)
#define BIT_SET_PS_AID_3_8730A(x, v) (BIT_CLEAR_PS_AID_3_8730A(x) | BIT_PS_AID_3_8730A(v))

/* 2 REG_BCN_PSR_RPT4_8730A - BEACON PARSER REPORT REGISTER4 */

#define BIT_SHIFT_DTIM_CNT4_8730A 24
#define BIT_MASK_DTIM_CNT4_8730A 0xff
#define BIT_DTIM_CNT4_8730A(x) (((x) & BIT_MASK_DTIM_CNT4_8730A) << BIT_SHIFT_DTIM_CNT4_8730A)
#define BITS_DTIM_CNT4_8730A (BIT_MASK_DTIM_CNT4_8730A << BIT_SHIFT_DTIM_CNT4_8730A)
#define BIT_CLEAR_DTIM_CNT4_8730A(x) ((x) & (~BITS_DTIM_CNT4_8730A))
#define BIT_GET_DTIM_CNT4_8730A(x) (((x) >> BIT_SHIFT_DTIM_CNT4_8730A) & BIT_MASK_DTIM_CNT4_8730A)
#define BIT_SET_DTIM_CNT4_8730A(x, v) (BIT_CLEAR_DTIM_CNT4_8730A(x) | BIT_DTIM_CNT4_8730A(v))

#define BIT_SHIFT_DTIM_PERIOD4_8730A 16
#define BIT_MASK_DTIM_PERIOD4_8730A 0xff
#define BIT_DTIM_PERIOD4_8730A(x) (((x) & BIT_MASK_DTIM_PERIOD4_8730A) << BIT_SHIFT_DTIM_PERIOD4_8730A)
#define BITS_DTIM_PERIOD4_8730A (BIT_MASK_DTIM_PERIOD4_8730A << BIT_SHIFT_DTIM_PERIOD4_8730A)
#define BIT_CLEAR_DTIM_PERIOD4_8730A(x) ((x) & (~BITS_DTIM_PERIOD4_8730A))
#define BIT_GET_DTIM_PERIOD4_8730A(x) (((x) >> BIT_SHIFT_DTIM_PERIOD4_8730A) & BIT_MASK_DTIM_PERIOD4_8730A)
#define BIT_SET_DTIM_PERIOD4_8730A(x, v) (BIT_CLEAR_DTIM_PERIOD4_8730A(x) | BIT_DTIM_PERIOD4_8730A(v))

#define BIT_DTIM4_8730A BIT(15)
#define BIT_TIM4_8730A BIT(14)
#define BIT_RPT_VALID4_8730A BIT(13)

#define BIT_SHIFT_PS_AID_4_8730A 0
#define BIT_MASK_PS_AID_4_8730A 0x7ff
#define BIT_PS_AID_4_8730A(x) (((x) & BIT_MASK_PS_AID_4_8730A) << BIT_SHIFT_PS_AID_4_8730A)
#define BITS_PS_AID_4_8730A (BIT_MASK_PS_AID_4_8730A << BIT_SHIFT_PS_AID_4_8730A)
#define BIT_CLEAR_PS_AID_4_8730A(x) ((x) & (~BITS_PS_AID_4_8730A))
#define BIT_GET_PS_AID_4_8730A(x) (((x) >> BIT_SHIFT_PS_AID_4_8730A) & BIT_MASK_PS_AID_4_8730A)
#define BIT_SET_PS_AID_4_8730A(x, v) (BIT_CLEAR_PS_AID_4_8730A(x) | BIT_PS_AID_4_8730A(v))

/* 2 REG_A1_ADDR_MASK_8730A - A1 ADDR MASK REGISTER */

#define BIT_SHIFT_A1_ADDR_MASK_8730A 0
#define BIT_MASK_A1_ADDR_MASK_8730A 0xffffffffL
#define BIT_A1_ADDR_MASK_8730A(x) (((x) & BIT_MASK_A1_ADDR_MASK_8730A) << BIT_SHIFT_A1_ADDR_MASK_8730A)
#define BITS_A1_ADDR_MASK_8730A (BIT_MASK_A1_ADDR_MASK_8730A << BIT_SHIFT_A1_ADDR_MASK_8730A)
#define BIT_CLEAR_A1_ADDR_MASK_8730A(x) ((x) & (~BITS_A1_ADDR_MASK_8730A))
#define BIT_GET_A1_ADDR_MASK_8730A(x) (((x) >> BIT_SHIFT_A1_ADDR_MASK_8730A) & BIT_MASK_A1_ADDR_MASK_8730A)
#define BIT_SET_A1_ADDR_MASK_8730A(x, v) (BIT_CLEAR_A1_ADDR_MASK_8730A(x) | BIT_A1_ADDR_MASK_8730A(v))

/* 2 REG_RXPSF_CTRL_8730A */
#define BIT_RXGCK_FIFOTHR_EN_8730A BIT(28)

#define BIT_SHIFT_RXGCK_VHT_FIFOTHR_8730A 26
#define BIT_MASK_RXGCK_VHT_FIFOTHR_8730A 0x3
#define BIT_RXGCK_VHT_FIFOTHR_8730A(x) (((x) & BIT_MASK_RXGCK_VHT_FIFOTHR_8730A) << BIT_SHIFT_RXGCK_VHT_FIFOTHR_8730A)
#define BITS_RXGCK_VHT_FIFOTHR_8730A (BIT_MASK_RXGCK_VHT_FIFOTHR_8730A << BIT_SHIFT_RXGCK_VHT_FIFOTHR_8730A)
#define BIT_CLEAR_RXGCK_VHT_FIFOTHR_8730A(x) ((x) & (~BITS_RXGCK_VHT_FIFOTHR_8730A))
#define BIT_GET_RXGCK_VHT_FIFOTHR_8730A(x) (((x) >> BIT_SHIFT_RXGCK_VHT_FIFOTHR_8730A) & BIT_MASK_RXGCK_VHT_FIFOTHR_8730A)
#define BIT_SET_RXGCK_VHT_FIFOTHR_8730A(x, v) (BIT_CLEAR_RXGCK_VHT_FIFOTHR_8730A(x) | BIT_RXGCK_VHT_FIFOTHR_8730A(v))

#define BIT_SHIFT_RXGCK_HT_FIFOTHR_8730A 24
#define BIT_MASK_RXGCK_HT_FIFOTHR_8730A 0x3
#define BIT_RXGCK_HT_FIFOTHR_8730A(x) (((x) & BIT_MASK_RXGCK_HT_FIFOTHR_8730A) << BIT_SHIFT_RXGCK_HT_FIFOTHR_8730A)
#define BITS_RXGCK_HT_FIFOTHR_8730A (BIT_MASK_RXGCK_HT_FIFOTHR_8730A << BIT_SHIFT_RXGCK_HT_FIFOTHR_8730A)
#define BIT_CLEAR_RXGCK_HT_FIFOTHR_8730A(x) ((x) & (~BITS_RXGCK_HT_FIFOTHR_8730A))
#define BIT_GET_RXGCK_HT_FIFOTHR_8730A(x) (((x) >> BIT_SHIFT_RXGCK_HT_FIFOTHR_8730A) & BIT_MASK_RXGCK_HT_FIFOTHR_8730A)
#define BIT_SET_RXGCK_HT_FIFOTHR_8730A(x, v) (BIT_CLEAR_RXGCK_HT_FIFOTHR_8730A(x) | BIT_RXGCK_HT_FIFOTHR_8730A(v))

#define BIT_SHIFT_RXGCK_OFDM_FIFOTHR_8730A 22
#define BIT_MASK_RXGCK_OFDM_FIFOTHR_8730A 0x3
#define BIT_RXGCK_OFDM_FIFOTHR_8730A(x) (((x) & BIT_MASK_RXGCK_OFDM_FIFOTHR_8730A) << BIT_SHIFT_RXGCK_OFDM_FIFOTHR_8730A)
#define BITS_RXGCK_OFDM_FIFOTHR_8730A (BIT_MASK_RXGCK_OFDM_FIFOTHR_8730A << BIT_SHIFT_RXGCK_OFDM_FIFOTHR_8730A)
#define BIT_CLEAR_RXGCK_OFDM_FIFOTHR_8730A(x) ((x) & (~BITS_RXGCK_OFDM_FIFOTHR_8730A))
#define BIT_GET_RXGCK_OFDM_FIFOTHR_8730A(x) (((x) >> BIT_SHIFT_RXGCK_OFDM_FIFOTHR_8730A) & BIT_MASK_RXGCK_OFDM_FIFOTHR_8730A)
#define BIT_SET_RXGCK_OFDM_FIFOTHR_8730A(x, v) (BIT_CLEAR_RXGCK_OFDM_FIFOTHR_8730A(x) | BIT_RXGCK_OFDM_FIFOTHR_8730A(v))

#define BIT_SHIFT_RXGCK_CCK_FIFOTHR_8730A 20
#define BIT_MASK_RXGCK_CCK_FIFOTHR_8730A 0x3
#define BIT_RXGCK_CCK_FIFOTHR_8730A(x) (((x) & BIT_MASK_RXGCK_CCK_FIFOTHR_8730A) << BIT_SHIFT_RXGCK_CCK_FIFOTHR_8730A)
#define BITS_RXGCK_CCK_FIFOTHR_8730A (BIT_MASK_RXGCK_CCK_FIFOTHR_8730A << BIT_SHIFT_RXGCK_CCK_FIFOTHR_8730A)
#define BIT_CLEAR_RXGCK_CCK_FIFOTHR_8730A(x) ((x) & (~BITS_RXGCK_CCK_FIFOTHR_8730A))
#define BIT_GET_RXGCK_CCK_FIFOTHR_8730A(x) (((x) >> BIT_SHIFT_RXGCK_CCK_FIFOTHR_8730A) & BIT_MASK_RXGCK_CCK_FIFOTHR_8730A)
#define BIT_SET_RXGCK_CCK_FIFOTHR_8730A(x, v) (BIT_CLEAR_RXGCK_CCK_FIFOTHR_8730A(x) | BIT_RXGCK_CCK_FIFOTHR_8730A(v))

#define BIT_SHIFT_RXGCK_ENTRY_DELAY_8730A 17
#define BIT_MASK_RXGCK_ENTRY_DELAY_8730A 0x7
#define BIT_RXGCK_ENTRY_DELAY_8730A(x) (((x) & BIT_MASK_RXGCK_ENTRY_DELAY_8730A) << BIT_SHIFT_RXGCK_ENTRY_DELAY_8730A)
#define BITS_RXGCK_ENTRY_DELAY_8730A (BIT_MASK_RXGCK_ENTRY_DELAY_8730A << BIT_SHIFT_RXGCK_ENTRY_DELAY_8730A)
#define BIT_CLEAR_RXGCK_ENTRY_DELAY_8730A(x) ((x) & (~BITS_RXGCK_ENTRY_DELAY_8730A))
#define BIT_GET_RXGCK_ENTRY_DELAY_8730A(x) (((x) >> BIT_SHIFT_RXGCK_ENTRY_DELAY_8730A) & BIT_MASK_RXGCK_ENTRY_DELAY_8730A)
#define BIT_SET_RXGCK_ENTRY_DELAY_8730A(x, v) (BIT_CLEAR_RXGCK_ENTRY_DELAY_8730A(x) | BIT_RXGCK_ENTRY_DELAY_8730A(v))

#define BIT_RXGCK_OFDMCCA_EN_8730A BIT(16)

#define BIT_SHIFT_RXPSF_PKTLENTHR_8730A 13
#define BIT_MASK_RXPSF_PKTLENTHR_8730A 0x7
#define BIT_RXPSF_PKTLENTHR_8730A(x) (((x) & BIT_MASK_RXPSF_PKTLENTHR_8730A) << BIT_SHIFT_RXPSF_PKTLENTHR_8730A)
#define BITS_RXPSF_PKTLENTHR_8730A (BIT_MASK_RXPSF_PKTLENTHR_8730A << BIT_SHIFT_RXPSF_PKTLENTHR_8730A)
#define BIT_CLEAR_RXPSF_PKTLENTHR_8730A(x) ((x) & (~BITS_RXPSF_PKTLENTHR_8730A))
#define BIT_GET_RXPSF_PKTLENTHR_8730A(x) (((x) >> BIT_SHIFT_RXPSF_PKTLENTHR_8730A) & BIT_MASK_RXPSF_PKTLENTHR_8730A)
#define BIT_SET_RXPSF_PKTLENTHR_8730A(x, v) (BIT_CLEAR_RXPSF_PKTLENTHR_8730A(x) | BIT_RXPSF_PKTLENTHR_8730A(v))

#define BIT_RXPSF_CTRLEN_8730A BIT(12)
#define BIT_RXPSF_VHTCHKEN_8730A BIT(11)
#define BIT_RXPSF_HTCHKEN_8730A BIT(10)
#define BIT_RXPSF_OFDMCHKEN_8730A BIT(9)
#define BIT_RXPSF_CCKCHKEN_8730A BIT(8)
#define BIT_RXPSF_OFDMRST_8730A BIT(7)
#define BIT_RXPSF_CCKRST_8730A BIT(6)
#define BIT_RXPSF_MHCHKEN_8730A BIT(5)
#define BIT_RXPSF_CONT_ERRCHKEN_8730A BIT(4)
#define BIT_RXPSF_ALL_ERRCHKEN_8730A BIT(3)

#define BIT_SHIFT_RXPSF_ERRTHR_8730A 0
#define BIT_MASK_RXPSF_ERRTHR_8730A 0x7
#define BIT_RXPSF_ERRTHR_8730A(x) (((x) & BIT_MASK_RXPSF_ERRTHR_8730A) << BIT_SHIFT_RXPSF_ERRTHR_8730A)
#define BITS_RXPSF_ERRTHR_8730A (BIT_MASK_RXPSF_ERRTHR_8730A << BIT_SHIFT_RXPSF_ERRTHR_8730A)
#define BIT_CLEAR_RXPSF_ERRTHR_8730A(x) ((x) & (~BITS_RXPSF_ERRTHR_8730A))
#define BIT_GET_RXPSF_ERRTHR_8730A(x) (((x) >> BIT_SHIFT_RXPSF_ERRTHR_8730A) & BIT_MASK_RXPSF_ERRTHR_8730A)
#define BIT_SET_RXPSF_ERRTHR_8730A(x, v) (BIT_CLEAR_RXPSF_ERRTHR_8730A(x) | BIT_RXPSF_ERRTHR_8730A(v))

/* 2 REG_RXPSF_TYPE_CTRL_8730A */
#define BIT_RXPSF_DATA15EN_8730A BIT(31)
#define BIT_RXPSF_DATA14EN_8730A BIT(30)
#define BIT_RXPSF_DATA13EN_8730A BIT(29)
#define BIT_RXPSF_DATA12EN_8730A BIT(28)
#define BIT_RXPSF_DATA11EN_8730A BIT(27)
#define BIT_RXPSF_DATA10EN_8730A BIT(26)
#define BIT_RXPSF_DATA9EN_8730A BIT(25)
#define BIT_RXPSF_DATA8EN_8730A BIT(24)
#define BIT_RXPSF_DATA7EN_8730A BIT(23)
#define BIT_RXPSF_DATA6EN_8730A BIT(22)
#define BIT_RXPSF_DATA5EN_8730A BIT(21)
#define BIT_RXPSF_DATA4EN_8730A BIT(20)
#define BIT_RXPSF_DATA3EN_8730A BIT(19)
#define BIT_RXPSF_DATA2EN_8730A BIT(18)
#define BIT_RXPSF_DATA1EN_8730A BIT(17)
#define BIT_RXPSF_DATA0EN_8730A BIT(16)
#define BIT_RXPSF_MGT15EN_8730A BIT(15)
#define BIT_RXPSF_MGT14EN_8730A BIT(14)
#define BIT_RXPSF_MGT13EN_8730A BIT(13)
#define BIT_RXPSF_MGT12EN_8730A BIT(12)
#define BIT_RXPSF_MGT11EN_8730A BIT(11)
#define BIT_RXPSF_MGT10EN_8730A BIT(10)
#define BIT_RXPSF_MGT9EN_8730A BIT(9)
#define BIT_RXPSF_MGT8EN_8730A BIT(8)
#define BIT_RXPSF_MGT7EN_8730A BIT(7)
#define BIT_RXPSF_MGT6EN_8730A BIT(6)
#define BIT_RXPSF_MGT5EN_8730A BIT(5)
#define BIT_RXPSF_MGT4EN_8730A BIT(4)
#define BIT_RXPSF_MGT3EN_8730A BIT(3)
#define BIT_RXPSF_MGT2EN_8730A BIT(2)
#define BIT_RXPSF_MGT1EN_8730A BIT(1)
#define BIT_RXPSF_MGT0EN_8730A BIT(0)

/* 2 REG_WAIT_PHYSTS_CTL_8730A */
#define BIT_BB_RST_RESP_8730A BIT(7)
#define BIT_CCA_SPOOFING_EN_8730A BIT(6)
#define BIT_RDRDY_NUM_CHK_EN_8730A BIT(5)
#define BIT_WAIT_PHYSTS_EN_8730A BIT(4)

#define BIT_SHIFT_WAIT_PHYSTS_TIME_8730A 0
#define BIT_MASK_WAIT_PHYSTS_TIME_8730A 0xf
#define BIT_WAIT_PHYSTS_TIME_8730A(x) (((x) & BIT_MASK_WAIT_PHYSTS_TIME_8730A) << BIT_SHIFT_WAIT_PHYSTS_TIME_8730A)
#define BITS_WAIT_PHYSTS_TIME_8730A (BIT_MASK_WAIT_PHYSTS_TIME_8730A << BIT_SHIFT_WAIT_PHYSTS_TIME_8730A)
#define BIT_CLEAR_WAIT_PHYSTS_TIME_8730A(x) ((x) & (~BITS_WAIT_PHYSTS_TIME_8730A))
#define BIT_GET_WAIT_PHYSTS_TIME_8730A(x) (((x) >> BIT_SHIFT_WAIT_PHYSTS_TIME_8730A) & BIT_MASK_WAIT_PHYSTS_TIME_8730A)
#define BIT_SET_WAIT_PHYSTS_TIME_8730A(x, v) (BIT_CLEAR_WAIT_PHYSTS_TIME_8730A(x) | BIT_WAIT_PHYSTS_TIME_8730A(v))

/* 2 REG_RSVD_8730A */

/* 2 REG_MACID2_8730A - MAC ID2 REGISTER */

#define BIT_SHIFT_MACID2_V1_8730A 0
#define BIT_MASK_MACID2_V1_8730A 0xffffffffL
#define BIT_MACID2_V1_8730A(x) (((x) & BIT_MASK_MACID2_V1_8730A) << BIT_SHIFT_MACID2_V1_8730A)
#define BITS_MACID2_V1_8730A (BIT_MASK_MACID2_V1_8730A << BIT_SHIFT_MACID2_V1_8730A)
#define BIT_CLEAR_MACID2_V1_8730A(x) ((x) & (~BITS_MACID2_V1_8730A))
#define BIT_GET_MACID2_V1_8730A(x) (((x) >> BIT_SHIFT_MACID2_V1_8730A) & BIT_MASK_MACID2_V1_8730A)
#define BIT_SET_MACID2_V1_8730A(x, v) (BIT_CLEAR_MACID2_V1_8730A(x) | BIT_MACID2_V1_8730A(v))

/* 2 REG_MACID2_H_8730A - MAC ID2 REGISTER */

#define BIT_SHIFT_MACID2_H_V1_8730A 0
#define BIT_MASK_MACID2_H_V1_8730A 0xffff
#define BIT_MACID2_H_V1_8730A(x) (((x) & BIT_MASK_MACID2_H_V1_8730A) << BIT_SHIFT_MACID2_H_V1_8730A)
#define BITS_MACID2_H_V1_8730A (BIT_MASK_MACID2_H_V1_8730A << BIT_SHIFT_MACID2_H_V1_8730A)
#define BIT_CLEAR_MACID2_H_V1_8730A(x) ((x) & (~BITS_MACID2_H_V1_8730A))
#define BIT_GET_MACID2_H_V1_8730A(x) (((x) >> BIT_SHIFT_MACID2_H_V1_8730A) & BIT_MASK_MACID2_H_V1_8730A)
#define BIT_SET_MACID2_H_V1_8730A(x, v) (BIT_CLEAR_MACID2_H_V1_8730A(x) | BIT_MACID2_H_V1_8730A(v))

/* 2 REG_BSSID2_8730A - BSSID2 REGISTER */

#define BIT_SHIFT_BSSID2_V1_8730A 0
#define BIT_MASK_BSSID2_V1_8730A 0xffffffffL
#define BIT_BSSID2_V1_8730A(x) (((x) & BIT_MASK_BSSID2_V1_8730A) << BIT_SHIFT_BSSID2_V1_8730A)
#define BITS_BSSID2_V1_8730A (BIT_MASK_BSSID2_V1_8730A << BIT_SHIFT_BSSID2_V1_8730A)
#define BIT_CLEAR_BSSID2_V1_8730A(x) ((x) & (~BITS_BSSID2_V1_8730A))
#define BIT_GET_BSSID2_V1_8730A(x) (((x) >> BIT_SHIFT_BSSID2_V1_8730A) & BIT_MASK_BSSID2_V1_8730A)
#define BIT_SET_BSSID2_V1_8730A(x, v) (BIT_CLEAR_BSSID2_V1_8730A(x) | BIT_BSSID2_V1_8730A(v))

/* 2 REG_BSSID2_H_8730A - BSSID2 REGISTER */

#define BIT_SHIFT_BSSID2_H_V1_8730A 0
#define BIT_MASK_BSSID2_H_V1_8730A 0xffff
#define BIT_BSSID2_H_V1_8730A(x) (((x) & BIT_MASK_BSSID2_H_V1_8730A) << BIT_SHIFT_BSSID2_H_V1_8730A)
#define BITS_BSSID2_H_V1_8730A (BIT_MASK_BSSID2_H_V1_8730A << BIT_SHIFT_BSSID2_H_V1_8730A)
#define BIT_CLEAR_BSSID2_H_V1_8730A(x) ((x) & (~BITS_BSSID2_H_V1_8730A))
#define BIT_GET_BSSID2_H_V1_8730A(x) (((x) >> BIT_SHIFT_BSSID2_H_V1_8730A) & BIT_MASK_BSSID2_H_V1_8730A)
#define BIT_SET_BSSID2_H_V1_8730A(x, v) (BIT_CLEAR_BSSID2_H_V1_8730A(x) | BIT_BSSID2_H_V1_8730A(v))

/* 2 REG_MACID3_8730A - MAC ID3 REGISTER */

#define BIT_SHIFT_MACID3_V1_8730A 0
#define BIT_MASK_MACID3_V1_8730A 0xffffffffL
#define BIT_MACID3_V1_8730A(x) (((x) & BIT_MASK_MACID3_V1_8730A) << BIT_SHIFT_MACID3_V1_8730A)
#define BITS_MACID3_V1_8730A (BIT_MASK_MACID3_V1_8730A << BIT_SHIFT_MACID3_V1_8730A)
#define BIT_CLEAR_MACID3_V1_8730A(x) ((x) & (~BITS_MACID3_V1_8730A))
#define BIT_GET_MACID3_V1_8730A(x) (((x) >> BIT_SHIFT_MACID3_V1_8730A) & BIT_MASK_MACID3_V1_8730A)
#define BIT_SET_MACID3_V1_8730A(x, v) (BIT_CLEAR_MACID3_V1_8730A(x) | BIT_MACID3_V1_8730A(v))

/* 2 REG_MACID3_H_8730A - MAC ID3 REGISTER */

#define BIT_SHIFT_MACID3_H_V1_8730A 0
#define BIT_MASK_MACID3_H_V1_8730A 0xffff
#define BIT_MACID3_H_V1_8730A(x) (((x) & BIT_MASK_MACID3_H_V1_8730A) << BIT_SHIFT_MACID3_H_V1_8730A)
#define BITS_MACID3_H_V1_8730A (BIT_MASK_MACID3_H_V1_8730A << BIT_SHIFT_MACID3_H_V1_8730A)
#define BIT_CLEAR_MACID3_H_V1_8730A(x) ((x) & (~BITS_MACID3_H_V1_8730A))
#define BIT_GET_MACID3_H_V1_8730A(x) (((x) >> BIT_SHIFT_MACID3_H_V1_8730A) & BIT_MASK_MACID3_H_V1_8730A)
#define BIT_SET_MACID3_H_V1_8730A(x, v) (BIT_CLEAR_MACID3_H_V1_8730A(x) | BIT_MACID3_H_V1_8730A(v))

/* 2 REG_BSSID3_8730A - BSSID3 REGISTER */

#define BIT_SHIFT_BSSID3_V1_8730A 0
#define BIT_MASK_BSSID3_V1_8730A 0xffffffffL
#define BIT_BSSID3_V1_8730A(x) (((x) & BIT_MASK_BSSID3_V1_8730A) << BIT_SHIFT_BSSID3_V1_8730A)
#define BITS_BSSID3_V1_8730A (BIT_MASK_BSSID3_V1_8730A << BIT_SHIFT_BSSID3_V1_8730A)
#define BIT_CLEAR_BSSID3_V1_8730A(x) ((x) & (~BITS_BSSID3_V1_8730A))
#define BIT_GET_BSSID3_V1_8730A(x) (((x) >> BIT_SHIFT_BSSID3_V1_8730A) & BIT_MASK_BSSID3_V1_8730A)
#define BIT_SET_BSSID3_V1_8730A(x, v) (BIT_CLEAR_BSSID3_V1_8730A(x) | BIT_BSSID3_V1_8730A(v))

/* 2 REG_BSSID3_H_8730A - BSSID3 REGISTER */

#define BIT_SHIFT_BSSID3_H_V1_8730A 0
#define BIT_MASK_BSSID3_H_V1_8730A 0xffff
#define BIT_BSSID3_H_V1_8730A(x) (((x) & BIT_MASK_BSSID3_H_V1_8730A) << BIT_SHIFT_BSSID3_H_V1_8730A)
#define BITS_BSSID3_H_V1_8730A (BIT_MASK_BSSID3_H_V1_8730A << BIT_SHIFT_BSSID3_H_V1_8730A)
#define BIT_CLEAR_BSSID3_H_V1_8730A(x) ((x) & (~BITS_BSSID3_H_V1_8730A))
#define BIT_GET_BSSID3_H_V1_8730A(x) (((x) >> BIT_SHIFT_BSSID3_H_V1_8730A) & BIT_MASK_BSSID3_H_V1_8730A)
#define BIT_SET_BSSID3_H_V1_8730A(x, v) (BIT_CLEAR_BSSID3_H_V1_8730A(x) | BIT_BSSID3_H_V1_8730A(v))

/* 2 REG_MACID4_8730A - MAC ID4 REGISTER */

#define BIT_SHIFT_MACID4_V1_8730A 0
#define BIT_MASK_MACID4_V1_8730A 0xffffffffL
#define BIT_MACID4_V1_8730A(x) (((x) & BIT_MASK_MACID4_V1_8730A) << BIT_SHIFT_MACID4_V1_8730A)
#define BITS_MACID4_V1_8730A (BIT_MASK_MACID4_V1_8730A << BIT_SHIFT_MACID4_V1_8730A)
#define BIT_CLEAR_MACID4_V1_8730A(x) ((x) & (~BITS_MACID4_V1_8730A))
#define BIT_GET_MACID4_V1_8730A(x) (((x) >> BIT_SHIFT_MACID4_V1_8730A) & BIT_MASK_MACID4_V1_8730A)
#define BIT_SET_MACID4_V1_8730A(x, v) (BIT_CLEAR_MACID4_V1_8730A(x) | BIT_MACID4_V1_8730A(v))

/* 2 REG_MACID4_H_8730A - MAC ID4 REGISTER */

#define BIT_SHIFT_MACID4_H_V1_8730A 0
#define BIT_MASK_MACID4_H_V1_8730A 0xffff
#define BIT_MACID4_H_V1_8730A(x) (((x) & BIT_MASK_MACID4_H_V1_8730A) << BIT_SHIFT_MACID4_H_V1_8730A)
#define BITS_MACID4_H_V1_8730A (BIT_MASK_MACID4_H_V1_8730A << BIT_SHIFT_MACID4_H_V1_8730A)
#define BIT_CLEAR_MACID4_H_V1_8730A(x) ((x) & (~BITS_MACID4_H_V1_8730A))
#define BIT_GET_MACID4_H_V1_8730A(x) (((x) >> BIT_SHIFT_MACID4_H_V1_8730A) & BIT_MASK_MACID4_H_V1_8730A)
#define BIT_SET_MACID4_H_V1_8730A(x, v) (BIT_CLEAR_MACID4_H_V1_8730A(x) | BIT_MACID4_H_V1_8730A(v))

/* 2 REG_BSSID4_8730A - BSSID4 REGISTER */

#define BIT_SHIFT_BSSID4_V1_8730A 0
#define BIT_MASK_BSSID4_V1_8730A 0xffffffffL
#define BIT_BSSID4_V1_8730A(x) (((x) & BIT_MASK_BSSID4_V1_8730A) << BIT_SHIFT_BSSID4_V1_8730A)
#define BITS_BSSID4_V1_8730A (BIT_MASK_BSSID4_V1_8730A << BIT_SHIFT_BSSID4_V1_8730A)
#define BIT_CLEAR_BSSID4_V1_8730A(x) ((x) & (~BITS_BSSID4_V1_8730A))
#define BIT_GET_BSSID4_V1_8730A(x) (((x) >> BIT_SHIFT_BSSID4_V1_8730A) & BIT_MASK_BSSID4_V1_8730A)
#define BIT_SET_BSSID4_V1_8730A(x, v) (BIT_CLEAR_BSSID4_V1_8730A(x) | BIT_BSSID4_V1_8730A(v))

/* 2 REG_BSSID4_H_8730A - BSSID4 REGISTER */

#define BIT_SHIFT_BSSID4_H_V1_8730A 0
#define BIT_MASK_BSSID4_H_V1_8730A 0xffff
#define BIT_BSSID4_H_V1_8730A(x) (((x) & BIT_MASK_BSSID4_H_V1_8730A) << BIT_SHIFT_BSSID4_H_V1_8730A)
#define BITS_BSSID4_H_V1_8730A (BIT_MASK_BSSID4_H_V1_8730A << BIT_SHIFT_BSSID4_H_V1_8730A)
#define BIT_CLEAR_BSSID4_H_V1_8730A(x) ((x) & (~BITS_BSSID4_H_V1_8730A))
#define BIT_GET_BSSID4_H_V1_8730A(x) (((x) >> BIT_SHIFT_BSSID4_H_V1_8730A) & BIT_MASK_BSSID4_H_V1_8730A)
#define BIT_SET_BSSID4_H_V1_8730A(x, v) (BIT_CLEAR_BSSID4_H_V1_8730A(x) | BIT_BSSID4_H_V1_8730A(v))

/* 2 REG_NOA_REPORT_8730A */

/* 2 REG_NOA_REPORT_1_8730A */

/* 2 REG_NOA_REPORT_2_8730A */

/* 2 REG_NOA_REPORT_3_8730A */

/* 2 REG_PWRBIT_SETTING_8730A */
#define BIT_CLI3_PWRBIT_OW_EN_8730A BIT(7)
#define BIT_CLI3_PWR_ST_8730A BIT(6)
#define BIT_CLI2_PWRBIT_OW_EN_8730A BIT(5)
#define BIT_CLI2_PWR_ST_8730A BIT(4)
#define BIT_CLI1_PWRBIT_OW_EN_8730A BIT(3)
#define BIT_CLI1_PWR_ST_8730A BIT(2)
#define BIT_CLI0_PWRBIT_OW_EN_8730A BIT(1)
#define BIT_CLI0_PWR_ST_8730A BIT(0)

/* 2 REG_GENERAL_OPTION_8730A */
#define BIT_EXT_DBGSEL_8730A BIT(6)
#define BIT_TXSERV_FIELD_SEL_8730A BIT(2)

/* 2 REG_RXAI_CTRL_8730A */
#define BIT_RXAI_INFO_RST_8730A BIT(7)
#define BIT_RXAI_PRTCT_REL_8730A BIT(6)
#define BIT_RXAI_PRTCT_VIO_8730A BIT(5)
#define BIT_RXAI_PRTCT_SEL_8730A BIT(2)
#define BIT_RXAI_AGG_CHKEN_8730A BIT(1)
#define BIT_RXAI_ADDR_CHKEN_8730A BIT(0)

/* 2 REG_RX_BCN_TM_8730A - RX BEACON TIMER */

#define BIT_SHIFT_RX_BCN_TIMER_8730A 0
#define BIT_MASK_RX_BCN_TIMER_8730A 0xffff
#define BIT_RX_BCN_TIMER_8730A(x) (((x) & BIT_MASK_RX_BCN_TIMER_8730A) << BIT_SHIFT_RX_BCN_TIMER_8730A)
#define BITS_RX_BCN_TIMER_8730A (BIT_MASK_RX_BCN_TIMER_8730A << BIT_SHIFT_RX_BCN_TIMER_8730A)
#define BIT_CLEAR_RX_BCN_TIMER_8730A(x) ((x) & (~BITS_RX_BCN_TIMER_8730A))
#define BIT_GET_RX_BCN_TIMER_8730A(x) (((x) >> BIT_SHIFT_RX_BCN_TIMER_8730A) & BIT_MASK_RX_BCN_TIMER_8730A)
#define BIT_SET_RX_BCN_TIMER_8730A(x, v) (BIT_CLEAR_RX_BCN_TIMER_8730A(x) | BIT_RX_BCN_TIMER_8730A(v))

/* 2 REG_RSVD_8730A */

/* 2 REG_RSVD_8730A */

/* 2 REG_CSI_RRSR_8730A */
#define BIT_CSI_LDPC_EN_8730A BIT(29)
#define BIT_CSI_STBC_EN_8730A BIT(28)

#define BIT_SHIFT_CSI_RRSC_BITMAP_8730A 4
#define BIT_MASK_CSI_RRSC_BITMAP_8730A 0xffffff
#define BIT_CSI_RRSC_BITMAP_8730A(x) (((x) & BIT_MASK_CSI_RRSC_BITMAP_8730A) << BIT_SHIFT_CSI_RRSC_BITMAP_8730A)
#define BITS_CSI_RRSC_BITMAP_8730A (BIT_MASK_CSI_RRSC_BITMAP_8730A << BIT_SHIFT_CSI_RRSC_BITMAP_8730A)
#define BIT_CLEAR_CSI_RRSC_BITMAP_8730A(x) ((x) & (~BITS_CSI_RRSC_BITMAP_8730A))
#define BIT_GET_CSI_RRSC_BITMAP_8730A(x) (((x) >> BIT_SHIFT_CSI_RRSC_BITMAP_8730A) & BIT_MASK_CSI_RRSC_BITMAP_8730A)
#define BIT_SET_CSI_RRSC_BITMAP_8730A(x, v) (BIT_CLEAR_CSI_RRSC_BITMAP_8730A(x) | BIT_CSI_RRSC_BITMAP_8730A(v))

#define BIT_SHIFT_OFDM_LEN_TH_8730A 0
#define BIT_MASK_OFDM_LEN_TH_8730A 0xf
#define BIT_OFDM_LEN_TH_8730A(x) (((x) & BIT_MASK_OFDM_LEN_TH_8730A) << BIT_SHIFT_OFDM_LEN_TH_8730A)
#define BITS_OFDM_LEN_TH_8730A (BIT_MASK_OFDM_LEN_TH_8730A << BIT_SHIFT_OFDM_LEN_TH_8730A)
#define BIT_CLEAR_OFDM_LEN_TH_8730A(x) ((x) & (~BITS_OFDM_LEN_TH_8730A))
#define BIT_GET_OFDM_LEN_TH_8730A(x) (((x) >> BIT_SHIFT_OFDM_LEN_TH_8730A) & BIT_MASK_OFDM_LEN_TH_8730A)
#define BIT_SET_OFDM_LEN_TH_8730A(x, v) (BIT_CLEAR_OFDM_LEN_TH_8730A(x) | BIT_OFDM_LEN_TH_8730A(v))

/* 2 REG_MU_BF_OPTION_8730A */
#define BIT_WMAC_RESP_NONSTA1_DIS_8730A BIT(7)

#define BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8730A 1
#define BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8730A 0x7
#define BIT_WMAC_MU_BFEE_PORT_SEL_8730A(x) (((x) & BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8730A) << BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8730A)
#define BITS_WMAC_MU_BFEE_PORT_SEL_8730A (BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8730A << BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8730A)
#define BIT_CLEAR_WMAC_MU_BFEE_PORT_SEL_8730A(x) ((x) & (~BITS_WMAC_MU_BFEE_PORT_SEL_8730A))
#define BIT_GET_WMAC_MU_BFEE_PORT_SEL_8730A(x) (((x) >> BIT_SHIFT_WMAC_MU_BFEE_PORT_SEL_8730A) & BIT_MASK_WMAC_MU_BFEE_PORT_SEL_8730A)
#define BIT_SET_WMAC_MU_BFEE_PORT_SEL_8730A(x, v) (BIT_CLEAR_WMAC_MU_BFEE_PORT_SEL_8730A(x) | BIT_WMAC_MU_BFEE_PORT_SEL_8730A(v))

#define BIT_WMAC_MU_BFEE_DIS_8730A BIT(0)

/* 2 REG_WMAC_PAUSE_BB_CLR_TH_8730A */

#define BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8730A 0
#define BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8730A 0xff
#define BIT_WMAC_PAUSE_BB_CLR_TH_8730A(x) (((x) & BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8730A) << BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8730A)
#define BITS_WMAC_PAUSE_BB_CLR_TH_8730A (BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8730A << BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8730A)
#define BIT_CLEAR_WMAC_PAUSE_BB_CLR_TH_8730A(x) ((x) & (~BITS_WMAC_PAUSE_BB_CLR_TH_8730A))
#define BIT_GET_WMAC_PAUSE_BB_CLR_TH_8730A(x) (((x) >> BIT_SHIFT_WMAC_PAUSE_BB_CLR_TH_8730A) & BIT_MASK_WMAC_PAUSE_BB_CLR_TH_8730A)
#define BIT_SET_WMAC_PAUSE_BB_CLR_TH_8730A(x, v) (BIT_CLEAR_WMAC_PAUSE_BB_CLR_TH_8730A(x) | BIT_WMAC_PAUSE_BB_CLR_TH_8730A(v))

/* 2 REG_WMAC_ARB_CLR_8730A */
#define BIT_ARB_HW_ADAPT_EN_8730A BIT(7)
#define BIT_ARB_SW_EN_8730A BIT(6)

#define BIT_SHIFT_ARB_SW_STATE_8730A 0
#define BIT_MASK_ARB_SW_STATE_8730A 0x3f
#define BIT_ARB_SW_STATE_8730A(x) (((x) & BIT_MASK_ARB_SW_STATE_8730A) << BIT_SHIFT_ARB_SW_STATE_8730A)
#define BITS_ARB_SW_STATE_8730A (BIT_MASK_ARB_SW_STATE_8730A << BIT_SHIFT_ARB_SW_STATE_8730A)
#define BIT_CLEAR_ARB_SW_STATE_8730A(x) ((x) & (~BITS_ARB_SW_STATE_8730A))
#define BIT_GET_ARB_SW_STATE_8730A(x) (((x) >> BIT_SHIFT_ARB_SW_STATE_8730A) & BIT_MASK_ARB_SW_STATE_8730A)
#define BIT_SET_ARB_SW_STATE_8730A(x, v) (BIT_CLEAR_ARB_SW_STATE_8730A(x) | BIT_ARB_SW_STATE_8730A(v))

/* 2 REG_WMAC_MU_OPTION_8730A */

/* 2 REG_WMAC_MU_BF_CTL_8730A */
#define BIT_WMAC_INVLD_BFPRT_CHK_8730A BIT(15)
#define BIT_WMAC_RETXBFRPTSEQ_UPD_8730A BIT(14)

#define BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8730A 12
#define BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8730A 0x3
#define BIT_WMAC_MU_BFRPTSEG_SEL_8730A(x) (((x) & BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8730A) << BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8730A)
#define BITS_WMAC_MU_BFRPTSEG_SEL_8730A (BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8730A << BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8730A)
#define BIT_CLEAR_WMAC_MU_BFRPTSEG_SEL_8730A(x) ((x) & (~BITS_WMAC_MU_BFRPTSEG_SEL_8730A))
#define BIT_GET_WMAC_MU_BFRPTSEG_SEL_8730A(x) (((x) >> BIT_SHIFT_WMAC_MU_BFRPTSEG_SEL_8730A) & BIT_MASK_WMAC_MU_BFRPTSEG_SEL_8730A)
#define BIT_SET_WMAC_MU_BFRPTSEG_SEL_8730A(x, v) (BIT_CLEAR_WMAC_MU_BFRPTSEG_SEL_8730A(x) | BIT_WMAC_MU_BFRPTSEG_SEL_8730A(v))

#define BIT_SHIFT_WMAC_MU_BF_MYAID_8730A 0
#define BIT_MASK_WMAC_MU_BF_MYAID_8730A 0xfff
#define BIT_WMAC_MU_BF_MYAID_8730A(x) (((x) & BIT_MASK_WMAC_MU_BF_MYAID_8730A) << BIT_SHIFT_WMAC_MU_BF_MYAID_8730A)
#define BITS_WMAC_MU_BF_MYAID_8730A (BIT_MASK_WMAC_MU_BF_MYAID_8730A << BIT_SHIFT_WMAC_MU_BF_MYAID_8730A)
#define BIT_CLEAR_WMAC_MU_BF_MYAID_8730A(x) ((x) & (~BITS_WMAC_MU_BF_MYAID_8730A))
#define BIT_GET_WMAC_MU_BF_MYAID_8730A(x) (((x) >> BIT_SHIFT_WMAC_MU_BF_MYAID_8730A) & BIT_MASK_WMAC_MU_BF_MYAID_8730A)
#define BIT_SET_WMAC_MU_BF_MYAID_8730A(x, v) (BIT_CLEAR_WMAC_MU_BF_MYAID_8730A(x) | BIT_WMAC_MU_BF_MYAID_8730A(v))

/* 2 REG_WMAC_MU_BFRPT_PARA_8730A */

#define BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1_8730A 13
#define BIT_MASK_BFRPT_PARA_USERID_SEL_V1_8730A 0x7
#define BIT_BFRPT_PARA_USERID_SEL_V1_8730A(x) (((x) & BIT_MASK_BFRPT_PARA_USERID_SEL_V1_8730A) << BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1_8730A)
#define BITS_BFRPT_PARA_USERID_SEL_V1_8730A (BIT_MASK_BFRPT_PARA_USERID_SEL_V1_8730A << BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1_8730A)
#define BIT_CLEAR_BFRPT_PARA_USERID_SEL_V1_8730A(x) ((x) & (~BITS_BFRPT_PARA_USERID_SEL_V1_8730A))
#define BIT_GET_BFRPT_PARA_USERID_SEL_V1_8730A(x) (((x) >> BIT_SHIFT_BFRPT_PARA_USERID_SEL_V1_8730A) & BIT_MASK_BFRPT_PARA_USERID_SEL_V1_8730A)
#define BIT_SET_BFRPT_PARA_USERID_SEL_V1_8730A(x, v) (BIT_CLEAR_BFRPT_PARA_USERID_SEL_V1_8730A(x) | BIT_BFRPT_PARA_USERID_SEL_V1_8730A(v))

#define BIT_SHIFT_BFRPT_PARA_V1_8730A 0
#define BIT_MASK_BFRPT_PARA_V1_8730A 0x1fff
#define BIT_BFRPT_PARA_V1_8730A(x) (((x) & BIT_MASK_BFRPT_PARA_V1_8730A) << BIT_SHIFT_BFRPT_PARA_V1_8730A)
#define BITS_BFRPT_PARA_V1_8730A (BIT_MASK_BFRPT_PARA_V1_8730A << BIT_SHIFT_BFRPT_PARA_V1_8730A)
#define BIT_CLEAR_BFRPT_PARA_V1_8730A(x) ((x) & (~BITS_BFRPT_PARA_V1_8730A))
#define BIT_GET_BFRPT_PARA_V1_8730A(x) (((x) >> BIT_SHIFT_BFRPT_PARA_V1_8730A) & BIT_MASK_BFRPT_PARA_V1_8730A)
#define BIT_SET_BFRPT_PARA_V1_8730A(x, v) (BIT_CLEAR_BFRPT_PARA_V1_8730A(x) | BIT_BFRPT_PARA_V1_8730A(v))

/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE2_8730A */
#define BIT_STATUS_BFEE2_8730A BIT(10)
#define BIT_WMAC_MU_BFEE2_EN_8730A BIT(9)

#define BIT_SHIFT_WMAC_MU_BFEE2_AID_8730A 0
#define BIT_MASK_WMAC_MU_BFEE2_AID_8730A 0x1ff
#define BIT_WMAC_MU_BFEE2_AID_8730A(x) (((x) & BIT_MASK_WMAC_MU_BFEE2_AID_8730A) << BIT_SHIFT_WMAC_MU_BFEE2_AID_8730A)
#define BITS_WMAC_MU_BFEE2_AID_8730A (BIT_MASK_WMAC_MU_BFEE2_AID_8730A << BIT_SHIFT_WMAC_MU_BFEE2_AID_8730A)
#define BIT_CLEAR_WMAC_MU_BFEE2_AID_8730A(x) ((x) & (~BITS_WMAC_MU_BFEE2_AID_8730A))
#define BIT_GET_WMAC_MU_BFEE2_AID_8730A(x) (((x) >> BIT_SHIFT_WMAC_MU_BFEE2_AID_8730A) & BIT_MASK_WMAC_MU_BFEE2_AID_8730A)
#define BIT_SET_WMAC_MU_BFEE2_AID_8730A(x, v) (BIT_CLEAR_WMAC_MU_BFEE2_AID_8730A(x) | BIT_WMAC_MU_BFEE2_AID_8730A(v))

/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE3_8730A */
#define BIT_STATUS_BFEE3_8730A BIT(10)
#define BIT_WMAC_MU_BFEE3_EN_8730A BIT(9)

#define BIT_SHIFT_WMAC_MU_BFEE3_AID_8730A 0
#define BIT_MASK_WMAC_MU_BFEE3_AID_8730A 0x1ff
#define BIT_WMAC_MU_BFEE3_AID_8730A(x) (((x) & BIT_MASK_WMAC_MU_BFEE3_AID_8730A) << BIT_SHIFT_WMAC_MU_BFEE3_AID_8730A)
#define BITS_WMAC_MU_BFEE3_AID_8730A (BIT_MASK_WMAC_MU_BFEE3_AID_8730A << BIT_SHIFT_WMAC_MU_BFEE3_AID_8730A)
#define BIT_CLEAR_WMAC_MU_BFEE3_AID_8730A(x) ((x) & (~BITS_WMAC_MU_BFEE3_AID_8730A))
#define BIT_GET_WMAC_MU_BFEE3_AID_8730A(x) (((x) >> BIT_SHIFT_WMAC_MU_BFEE3_AID_8730A) & BIT_MASK_WMAC_MU_BFEE3_AID_8730A)
#define BIT_SET_WMAC_MU_BFEE3_AID_8730A(x, v) (BIT_CLEAR_WMAC_MU_BFEE3_AID_8730A(x) | BIT_WMAC_MU_BFEE3_AID_8730A(v))

/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE4_8730A */
#define BIT_STATUS_BFEE4_8730A BIT(10)
#define BIT_WMAC_MU_BFEE4_EN_8730A BIT(9)

#define BIT_SHIFT_WMAC_MU_BFEE4_AID_8730A 0
#define BIT_MASK_WMAC_MU_BFEE4_AID_8730A 0x1ff
#define BIT_WMAC_MU_BFEE4_AID_8730A(x) (((x) & BIT_MASK_WMAC_MU_BFEE4_AID_8730A) << BIT_SHIFT_WMAC_MU_BFEE4_AID_8730A)
#define BITS_WMAC_MU_BFEE4_AID_8730A (BIT_MASK_WMAC_MU_BFEE4_AID_8730A << BIT_SHIFT_WMAC_MU_BFEE4_AID_8730A)
#define BIT_CLEAR_WMAC_MU_BFEE4_AID_8730A(x) ((x) & (~BITS_WMAC_MU_BFEE4_AID_8730A))
#define BIT_GET_WMAC_MU_BFEE4_AID_8730A(x) (((x) >> BIT_SHIFT_WMAC_MU_BFEE4_AID_8730A) & BIT_MASK_WMAC_MU_BFEE4_AID_8730A)
#define BIT_SET_WMAC_MU_BFEE4_AID_8730A(x, v) (BIT_CLEAR_WMAC_MU_BFEE4_AID_8730A(x) | BIT_WMAC_MU_BFEE4_AID_8730A(v))

/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE5_8730A */
#define BIT_BIT_STATUS_BFEE5_8730A BIT(10)
#define BIT_WMAC_MU_BFEE5_EN_8730A BIT(9)

#define BIT_SHIFT_WMAC_MU_BFEE5_AID_8730A 0
#define BIT_MASK_WMAC_MU_BFEE5_AID_8730A 0x1ff
#define BIT_WMAC_MU_BFEE5_AID_8730A(x) (((x) & BIT_MASK_WMAC_MU_BFEE5_AID_8730A) << BIT_SHIFT_WMAC_MU_BFEE5_AID_8730A)
#define BITS_WMAC_MU_BFEE5_AID_8730A (BIT_MASK_WMAC_MU_BFEE5_AID_8730A << BIT_SHIFT_WMAC_MU_BFEE5_AID_8730A)
#define BIT_CLEAR_WMAC_MU_BFEE5_AID_8730A(x) ((x) & (~BITS_WMAC_MU_BFEE5_AID_8730A))
#define BIT_GET_WMAC_MU_BFEE5_AID_8730A(x) (((x) >> BIT_SHIFT_WMAC_MU_BFEE5_AID_8730A) & BIT_MASK_WMAC_MU_BFEE5_AID_8730A)
#define BIT_SET_WMAC_MU_BFEE5_AID_8730A(x, v) (BIT_CLEAR_WMAC_MU_BFEE5_AID_8730A(x) | BIT_WMAC_MU_BFEE5_AID_8730A(v))

/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE6_8730A */
#define BIT_STATUS_BFEE6_8730A BIT(10)
#define BIT_WMAC_MU_BFEE6_EN_8730A BIT(9)

#define BIT_SHIFT_WMAC_MU_BFEE6_AID_8730A 0
#define BIT_MASK_WMAC_MU_BFEE6_AID_8730A 0x1ff
#define BIT_WMAC_MU_BFEE6_AID_8730A(x) (((x) & BIT_MASK_WMAC_MU_BFEE6_AID_8730A) << BIT_SHIFT_WMAC_MU_BFEE6_AID_8730A)
#define BITS_WMAC_MU_BFEE6_AID_8730A (BIT_MASK_WMAC_MU_BFEE6_AID_8730A << BIT_SHIFT_WMAC_MU_BFEE6_AID_8730A)
#define BIT_CLEAR_WMAC_MU_BFEE6_AID_8730A(x) ((x) & (~BITS_WMAC_MU_BFEE6_AID_8730A))
#define BIT_GET_WMAC_MU_BFEE6_AID_8730A(x) (((x) >> BIT_SHIFT_WMAC_MU_BFEE6_AID_8730A) & BIT_MASK_WMAC_MU_BFEE6_AID_8730A)
#define BIT_SET_WMAC_MU_BFEE6_AID_8730A(x, v) (BIT_CLEAR_WMAC_MU_BFEE6_AID_8730A(x) | BIT_WMAC_MU_BFEE6_AID_8730A(v))

/* 2 REG_WMAC_ASSOCIATED_MU_BFMEE7_8730A */
#define BIT_STATUS_BFEE7_8730A BIT(10)
#define BIT_WMAC_MU_BFEE7_EN_8730A BIT(9)

#define BIT_SHIFT_WMAC_MU_BFEE7_AID_8730A 0
#define BIT_MASK_WMAC_MU_BFEE7_AID_8730A 0x1ff
#define BIT_WMAC_MU_BFEE7_AID_8730A(x) (((x) & BIT_MASK_WMAC_MU_BFEE7_AID_8730A) << BIT_SHIFT_WMAC_MU_BFEE7_AID_8730A)
#define BITS_WMAC_MU_BFEE7_AID_8730A (BIT_MASK_WMAC_MU_BFEE7_AID_8730A << BIT_SHIFT_WMAC_MU_BFEE7_AID_8730A)
#define BIT_CLEAR_WMAC_MU_BFEE7_AID_8730A(x) ((x) & (~BITS_WMAC_MU_BFEE7_AID_8730A))
#define BIT_GET_WMAC_MU_BFEE7_AID_8730A(x) (((x) >> BIT_SHIFT_WMAC_MU_BFEE7_AID_8730A) & BIT_MASK_WMAC_MU_BFEE7_AID_8730A)
#define BIT_SET_WMAC_MU_BFEE7_AID_8730A(x, v) (BIT_CLEAR_WMAC_MU_BFEE7_AID_8730A(x) | BIT_WMAC_MU_BFEE7_AID_8730A(v))

/* 2 REG_WMAC_BB_STOP_RX_COUNTER_8730A */
#define BIT_RST_ALL_COUNTER_8730A BIT(31)

#define BIT_SHIFT_ABORT_RX_VBON_COUNTER_8730A 16
#define BIT_MASK_ABORT_RX_VBON_COUNTER_8730A 0xff
#define BIT_ABORT_RX_VBON_COUNTER_8730A(x) (((x) & BIT_MASK_ABORT_RX_VBON_COUNTER_8730A) << BIT_SHIFT_ABORT_RX_VBON_COUNTER_8730A)
#define BITS_ABORT_RX_VBON_COUNTER_8730A (BIT_MASK_ABORT_RX_VBON_COUNTER_8730A << BIT_SHIFT_ABORT_RX_VBON_COUNTER_8730A)
#define BIT_CLEAR_ABORT_RX_VBON_COUNTER_8730A(x) ((x) & (~BITS_ABORT_RX_VBON_COUNTER_8730A))
#define BIT_GET_ABORT_RX_VBON_COUNTER_8730A(x) (((x) >> BIT_SHIFT_ABORT_RX_VBON_COUNTER_8730A) & BIT_MASK_ABORT_RX_VBON_COUNTER_8730A)
#define BIT_SET_ABORT_RX_VBON_COUNTER_8730A(x, v) (BIT_CLEAR_ABORT_RX_VBON_COUNTER_8730A(x) | BIT_ABORT_RX_VBON_COUNTER_8730A(v))

#define BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8730A 8
#define BIT_MASK_ABORT_RX_RDRDY_COUNTER_8730A 0xff
#define BIT_ABORT_RX_RDRDY_COUNTER_8730A(x) (((x) & BIT_MASK_ABORT_RX_RDRDY_COUNTER_8730A) << BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8730A)
#define BITS_ABORT_RX_RDRDY_COUNTER_8730A (BIT_MASK_ABORT_RX_RDRDY_COUNTER_8730A << BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8730A)
#define BIT_CLEAR_ABORT_RX_RDRDY_COUNTER_8730A(x) ((x) & (~BITS_ABORT_RX_RDRDY_COUNTER_8730A))
#define BIT_GET_ABORT_RX_RDRDY_COUNTER_8730A(x) (((x) >> BIT_SHIFT_ABORT_RX_RDRDY_COUNTER_8730A) & BIT_MASK_ABORT_RX_RDRDY_COUNTER_8730A)
#define BIT_SET_ABORT_RX_RDRDY_COUNTER_8730A(x, v) (BIT_CLEAR_ABORT_RX_RDRDY_COUNTER_8730A(x) | BIT_ABORT_RX_RDRDY_COUNTER_8730A(v))

#define BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8730A 0
#define BIT_MASK_VBON_EARLY_FALLING_COUNTER_8730A 0xff
#define BIT_VBON_EARLY_FALLING_COUNTER_8730A(x) (((x) & BIT_MASK_VBON_EARLY_FALLING_COUNTER_8730A) << BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8730A)
#define BITS_VBON_EARLY_FALLING_COUNTER_8730A (BIT_MASK_VBON_EARLY_FALLING_COUNTER_8730A << BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8730A)
#define BIT_CLEAR_VBON_EARLY_FALLING_COUNTER_8730A(x) ((x) & (~BITS_VBON_EARLY_FALLING_COUNTER_8730A))
#define BIT_GET_VBON_EARLY_FALLING_COUNTER_8730A(x) (((x) >> BIT_SHIFT_VBON_EARLY_FALLING_COUNTER_8730A) & BIT_MASK_VBON_EARLY_FALLING_COUNTER_8730A)
#define BIT_SET_VBON_EARLY_FALLING_COUNTER_8730A(x, v) (BIT_CLEAR_VBON_EARLY_FALLING_COUNTER_8730A(x) | BIT_VBON_EARLY_FALLING_COUNTER_8730A(v))

/* 2 REG_WMAC_PLCP_MONITOR_8730A */
#define BIT_WMAC_PLCP_TRX_SEL_8730A BIT(31)

#define BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8730A 28
#define BIT_MASK_WMAC_PLCP_RDSIG_SEL_8730A 0x7
#define BIT_WMAC_PLCP_RDSIG_SEL_8730A(x) (((x) & BIT_MASK_WMAC_PLCP_RDSIG_SEL_8730A) << BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8730A)
#define BITS_WMAC_PLCP_RDSIG_SEL_8730A (BIT_MASK_WMAC_PLCP_RDSIG_SEL_8730A << BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8730A)
#define BIT_CLEAR_WMAC_PLCP_RDSIG_SEL_8730A(x) ((x) & (~BITS_WMAC_PLCP_RDSIG_SEL_8730A))
#define BIT_GET_WMAC_PLCP_RDSIG_SEL_8730A(x) (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_SEL_8730A) & BIT_MASK_WMAC_PLCP_RDSIG_SEL_8730A)
#define BIT_SET_WMAC_PLCP_RDSIG_SEL_8730A(x, v) (BIT_CLEAR_WMAC_PLCP_RDSIG_SEL_8730A(x) | BIT_WMAC_PLCP_RDSIG_SEL_8730A(v))

#define BIT_SHIFT_WMAC_RATE_IDX_8730A 24
#define BIT_MASK_WMAC_RATE_IDX_8730A 0xf
#define BIT_WMAC_RATE_IDX_8730A(x) (((x) & BIT_MASK_WMAC_RATE_IDX_8730A) << BIT_SHIFT_WMAC_RATE_IDX_8730A)
#define BITS_WMAC_RATE_IDX_8730A (BIT_MASK_WMAC_RATE_IDX_8730A << BIT_SHIFT_WMAC_RATE_IDX_8730A)
#define BIT_CLEAR_WMAC_RATE_IDX_8730A(x) ((x) & (~BITS_WMAC_RATE_IDX_8730A))
#define BIT_GET_WMAC_RATE_IDX_8730A(x) (((x) >> BIT_SHIFT_WMAC_RATE_IDX_8730A) & BIT_MASK_WMAC_RATE_IDX_8730A)
#define BIT_SET_WMAC_RATE_IDX_8730A(x, v) (BIT_CLEAR_WMAC_RATE_IDX_8730A(x) | BIT_WMAC_RATE_IDX_8730A(v))

#define BIT_SHIFT_WMAC_PLCP_RDSIG_8730A 0
#define BIT_MASK_WMAC_PLCP_RDSIG_8730A 0xffffff
#define BIT_WMAC_PLCP_RDSIG_8730A(x) (((x) & BIT_MASK_WMAC_PLCP_RDSIG_8730A) << BIT_SHIFT_WMAC_PLCP_RDSIG_8730A)
#define BITS_WMAC_PLCP_RDSIG_8730A (BIT_MASK_WMAC_PLCP_RDSIG_8730A << BIT_SHIFT_WMAC_PLCP_RDSIG_8730A)
#define BIT_CLEAR_WMAC_PLCP_RDSIG_8730A(x) ((x) & (~BITS_WMAC_PLCP_RDSIG_8730A))
#define BIT_GET_WMAC_PLCP_RDSIG_8730A(x) (((x) >> BIT_SHIFT_WMAC_PLCP_RDSIG_8730A) & BIT_MASK_WMAC_PLCP_RDSIG_8730A)
#define BIT_SET_WMAC_PLCP_RDSIG_8730A(x, v) (BIT_CLEAR_WMAC_PLCP_RDSIG_8730A(x) | BIT_WMAC_PLCP_RDSIG_8730A(v))

/* 2 REG_RSVD_8730A */

/* 2 REG_WMAC_CSIDMA_CFG_8730A */

#define BIT_SHIFT_CSI_SEG_SIZE_8730A 16
#define BIT_MASK_CSI_SEG_SIZE_8730A 0xfff
#define BIT_CSI_SEG_SIZE_8730A(x) (((x) & BIT_MASK_CSI_SEG_SIZE_8730A) << BIT_SHIFT_CSI_SEG_SIZE_8730A)
#define BITS_CSI_SEG_SIZE_8730A (BIT_MASK_CSI_SEG_SIZE_8730A << BIT_SHIFT_CSI_SEG_SIZE_8730A)
#define BIT_CLEAR_CSI_SEG_SIZE_8730A(x) ((x) & (~BITS_CSI_SEG_SIZE_8730A))
#define BIT_GET_CSI_SEG_SIZE_8730A(x) (((x) >> BIT_SHIFT_CSI_SEG_SIZE_8730A) & BIT_MASK_CSI_SEG_SIZE_8730A)
#define BIT_SET_CSI_SEG_SIZE_8730A(x, v) (BIT_CLEAR_CSI_SEG_SIZE_8730A(x) | BIT_CSI_SEG_SIZE_8730A(v))

#define BIT_SHIFT_CSI_START_PAGE_8730A 0
#define BIT_MASK_CSI_START_PAGE_8730A 0xfff
#define BIT_CSI_START_PAGE_8730A(x) (((x) & BIT_MASK_CSI_START_PAGE_8730A) << BIT_SHIFT_CSI_START_PAGE_8730A)
#define BITS_CSI_START_PAGE_8730A (BIT_MASK_CSI_START_PAGE_8730A << BIT_SHIFT_CSI_START_PAGE_8730A)
#define BIT_CLEAR_CSI_START_PAGE_8730A(x) ((x) & (~BITS_CSI_START_PAGE_8730A))
#define BIT_GET_CSI_START_PAGE_8730A(x) (((x) >> BIT_SHIFT_CSI_START_PAGE_8730A) & BIT_MASK_CSI_START_PAGE_8730A)
#define BIT_SET_CSI_START_PAGE_8730A(x, v) (BIT_CLEAR_CSI_START_PAGE_8730A(x) | BIT_CSI_START_PAGE_8730A(v))

/* 2 REG_TRANSMIT_ADDRSS_0_8730A - TA0 REGISTER */

#define BIT_SHIFT_TA0_V1_8730A 0
#define BIT_MASK_TA0_V1_8730A 0xffffffffL
#define BIT_TA0_V1_8730A(x) (((x) & BIT_MASK_TA0_V1_8730A) << BIT_SHIFT_TA0_V1_8730A)
#define BITS_TA0_V1_8730A (BIT_MASK_TA0_V1_8730A << BIT_SHIFT_TA0_V1_8730A)
#define BIT_CLEAR_TA0_V1_8730A(x) ((x) & (~BITS_TA0_V1_8730A))
#define BIT_GET_TA0_V1_8730A(x) (((x) >> BIT_SHIFT_TA0_V1_8730A) & BIT_MASK_TA0_V1_8730A)
#define BIT_SET_TA0_V1_8730A(x, v) (BIT_CLEAR_TA0_V1_8730A(x) | BIT_TA0_V1_8730A(v))

/* 2 REG_TRANSMIT_ADDRSS_0_H_8730A - TA0 REGISTER */

#define BIT_SHIFT_TA0_H_V1_8730A 0
#define BIT_MASK_TA0_H_V1_8730A 0xffff
#define BIT_TA0_H_V1_8730A(x) (((x) & BIT_MASK_TA0_H_V1_8730A) << BIT_SHIFT_TA0_H_V1_8730A)
#define BITS_TA0_H_V1_8730A (BIT_MASK_TA0_H_V1_8730A << BIT_SHIFT_TA0_H_V1_8730A)
#define BIT_CLEAR_TA0_H_V1_8730A(x) ((x) & (~BITS_TA0_H_V1_8730A))
#define BIT_GET_TA0_H_V1_8730A(x) (((x) >> BIT_SHIFT_TA0_H_V1_8730A) & BIT_MASK_TA0_H_V1_8730A)
#define BIT_SET_TA0_H_V1_8730A(x, v) (BIT_CLEAR_TA0_H_V1_8730A(x) | BIT_TA0_H_V1_8730A(v))

/* 2 REG_TRANSMIT_ADDRSS_1_8730A - TA1 REGISTER */

#define BIT_SHIFT_TA1_V1_8730A 0
#define BIT_MASK_TA1_V1_8730A 0xffffffffL
#define BIT_TA1_V1_8730A(x) (((x) & BIT_MASK_TA1_V1_8730A) << BIT_SHIFT_TA1_V1_8730A)
#define BITS_TA1_V1_8730A (BIT_MASK_TA1_V1_8730A << BIT_SHIFT_TA1_V1_8730A)
#define BIT_CLEAR_TA1_V1_8730A(x) ((x) & (~BITS_TA1_V1_8730A))
#define BIT_GET_TA1_V1_8730A(x) (((x) >> BIT_SHIFT_TA1_V1_8730A) & BIT_MASK_TA1_V1_8730A)
#define BIT_SET_TA1_V1_8730A(x, v) (BIT_CLEAR_TA1_V1_8730A(x) | BIT_TA1_V1_8730A(v))

/* 2 REG_TRANSMIT_ADDRSS_1_H_8730A - TA1 REGISTER */

#define BIT_SHIFT_TA1_H_V1_8730A 0
#define BIT_MASK_TA1_H_V1_8730A 0xffff
#define BIT_TA1_H_V1_8730A(x) (((x) & BIT_MASK_TA1_H_V1_8730A) << BIT_SHIFT_TA1_H_V1_8730A)
#define BITS_TA1_H_V1_8730A (BIT_MASK_TA1_H_V1_8730A << BIT_SHIFT_TA1_H_V1_8730A)
#define BIT_CLEAR_TA1_H_V1_8730A(x) ((x) & (~BITS_TA1_H_V1_8730A))
#define BIT_GET_TA1_H_V1_8730A(x) (((x) >> BIT_SHIFT_TA1_H_V1_8730A) & BIT_MASK_TA1_H_V1_8730A)
#define BIT_SET_TA1_H_V1_8730A(x, v) (BIT_CLEAR_TA1_H_V1_8730A(x) | BIT_TA1_H_V1_8730A(v))

/* 2 REG_TRANSMIT_ADDRSS_2_8730A - TA2 REGISTER */

#define BIT_SHIFT_TA2_V1_8730A 0
#define BIT_MASK_TA2_V1_8730A 0xffffffffL
#define BIT_TA2_V1_8730A(x) (((x) & BIT_MASK_TA2_V1_8730A) << BIT_SHIFT_TA2_V1_8730A)
#define BITS_TA2_V1_8730A (BIT_MASK_TA2_V1_8730A << BIT_SHIFT_TA2_V1_8730A)
#define BIT_CLEAR_TA2_V1_8730A(x) ((x) & (~BITS_TA2_V1_8730A))
#define BIT_GET_TA2_V1_8730A(x) (((x) >> BIT_SHIFT_TA2_V1_8730A) & BIT_MASK_TA2_V1_8730A)
#define BIT_SET_TA2_V1_8730A(x, v) (BIT_CLEAR_TA2_V1_8730A(x) | BIT_TA2_V1_8730A(v))

/* 2 REG_TRANSMIT_ADDRSS_2_H_8730A - TA2 REGISTER) */

#define BIT_SHIFT_TA2_H_V1_8730A 0
#define BIT_MASK_TA2_H_V1_8730A 0xffff
#define BIT_TA2_H_V1_8730A(x) (((x) & BIT_MASK_TA2_H_V1_8730A) << BIT_SHIFT_TA2_H_V1_8730A)
#define BITS_TA2_H_V1_8730A (BIT_MASK_TA2_H_V1_8730A << BIT_SHIFT_TA2_H_V1_8730A)
#define BIT_CLEAR_TA2_H_V1_8730A(x) ((x) & (~BITS_TA2_H_V1_8730A))
#define BIT_GET_TA2_H_V1_8730A(x) (((x) >> BIT_SHIFT_TA2_H_V1_8730A) & BIT_MASK_TA2_H_V1_8730A)
#define BIT_SET_TA2_H_V1_8730A(x, v) (BIT_CLEAR_TA2_H_V1_8730A(x) | BIT_TA2_H_V1_8730A(v))

/* 2 REG_TRANSMIT_ADDRSS_3_8730A - TA3 REGISTER */

#define BIT_SHIFT_TA3_V1_8730A 0
#define BIT_MASK_TA3_V1_8730A 0xffffffffL
#define BIT_TA3_V1_8730A(x) (((x) & BIT_MASK_TA3_V1_8730A) << BIT_SHIFT_TA3_V1_8730A)
#define BITS_TA3_V1_8730A (BIT_MASK_TA3_V1_8730A << BIT_SHIFT_TA3_V1_8730A)
#define BIT_CLEAR_TA3_V1_8730A(x) ((x) & (~BITS_TA3_V1_8730A))
#define BIT_GET_TA3_V1_8730A(x) (((x) >> BIT_SHIFT_TA3_V1_8730A) & BIT_MASK_TA3_V1_8730A)
#define BIT_SET_TA3_V1_8730A(x, v) (BIT_CLEAR_TA3_V1_8730A(x) | BIT_TA3_V1_8730A(v))

/* 2 REG_TRANSMIT_ADDRSS_3_H_8730A - TA3 REGISTER */

#define BIT_SHIFT_TA3_H_V1_8730A 0
#define BIT_MASK_TA3_H_V1_8730A 0xffff
#define BIT_TA3_H_V1_8730A(x) (((x) & BIT_MASK_TA3_H_V1_8730A) << BIT_SHIFT_TA3_H_V1_8730A)
#define BITS_TA3_H_V1_8730A (BIT_MASK_TA3_H_V1_8730A << BIT_SHIFT_TA3_H_V1_8730A)
#define BIT_CLEAR_TA3_H_V1_8730A(x) ((x) & (~BITS_TA3_H_V1_8730A))
#define BIT_GET_TA3_H_V1_8730A(x) (((x) >> BIT_SHIFT_TA3_H_V1_8730A) & BIT_MASK_TA3_H_V1_8730A)
#define BIT_SET_TA3_H_V1_8730A(x, v) (BIT_CLEAR_TA3_H_V1_8730A(x) | BIT_TA3_H_V1_8730A(v))

/* 2 REG_TRANSMIT_ADDRSS_4_8730A - TA4 REGISTER */

#define BIT_SHIFT_TA4_V1_8730A 0
#define BIT_MASK_TA4_V1_8730A 0xffffffffL
#define BIT_TA4_V1_8730A(x) (((x) & BIT_MASK_TA4_V1_8730A) << BIT_SHIFT_TA4_V1_8730A)
#define BITS_TA4_V1_8730A (BIT_MASK_TA4_V1_8730A << BIT_SHIFT_TA4_V1_8730A)
#define BIT_CLEAR_TA4_V1_8730A(x) ((x) & (~BITS_TA4_V1_8730A))
#define BIT_GET_TA4_V1_8730A(x) (((x) >> BIT_SHIFT_TA4_V1_8730A) & BIT_MASK_TA4_V1_8730A)
#define BIT_SET_TA4_V1_8730A(x, v) (BIT_CLEAR_TA4_V1_8730A(x) | BIT_TA4_V1_8730A(v))

/* 2 REG_TRANSMIT_ADDRSS_4_H_8730A - TA4 REGISTER */

#define BIT_SHIFT_TA4_H_V1_8730A 0
#define BIT_MASK_TA4_H_V1_8730A 0xffff
#define BIT_TA4_H_V1_8730A(x) (((x) & BIT_MASK_TA4_H_V1_8730A) << BIT_SHIFT_TA4_H_V1_8730A)
#define BITS_TA4_H_V1_8730A (BIT_MASK_TA4_H_V1_8730A << BIT_SHIFT_TA4_H_V1_8730A)
#define BIT_CLEAR_TA4_H_V1_8730A(x) ((x) & (~BITS_TA4_H_V1_8730A))
#define BIT_GET_TA4_H_V1_8730A(x) (((x) >> BIT_SHIFT_TA4_H_V1_8730A) & BIT_MASK_TA4_H_V1_8730A)
#define BIT_SET_TA4_H_V1_8730A(x, v) (BIT_CLEAR_TA4_H_V1_8730A(x) | BIT_TA4_H_V1_8730A(v))

/* 2 REG_NAN_FUN_8730A */

/* 2 REG_NAN_CTL_8730A */

/* 2 REG_NAN_ADDR_FILTER_8730A */

/* 2 REG_NAN_ADDR_8730A */

/* 2 REG_BCN_IEPSR0_8730A */

/* 2 REG_BCN_IEPSR1_8730A */

/* 2 REG_CHINFO_ADDR_8730A */

/* 2 REG_CHINFO_CFG_8730A */

/* 2 REG_RXCSIBUF_CFG_8730A */

/* 2 REG_BT_ZB_COEX_TB_8730A */

/* 2 REG_RSVD_8730A */

/* 2 REG_RSVD_8730A */

/* 2 REG_RSVD_8730A */

/* 2 REG_RSVD_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_NOT_VALID_8730A */

/* 2 REG_MACID1_8730A */

#define BIT_SHIFT_MACID1_0_8730A 0
#define BIT_MASK_MACID1_0_8730A 0xffffffffL
#define BIT_MACID1_0_8730A(x) (((x) & BIT_MASK_MACID1_0_8730A) << BIT_SHIFT_MACID1_0_8730A)
#define BITS_MACID1_0_8730A (BIT_MASK_MACID1_0_8730A << BIT_SHIFT_MACID1_0_8730A)
#define BIT_CLEAR_MACID1_0_8730A(x) ((x) & (~BITS_MACID1_0_8730A))
#define BIT_GET_MACID1_0_8730A(x) (((x) >> BIT_SHIFT_MACID1_0_8730A) & BIT_MASK_MACID1_0_8730A)
#define BIT_SET_MACID1_0_8730A(x, v) (BIT_CLEAR_MACID1_0_8730A(x) | BIT_MACID1_0_8730A(v))

/* 2 REG_MACID1_1_8730A */

#define BIT_SHIFT_MACID1_1_8730A 0
#define BIT_MASK_MACID1_1_8730A 0xffff
#define BIT_MACID1_1_8730A(x) (((x) & BIT_MASK_MACID1_1_8730A) << BIT_SHIFT_MACID1_1_8730A)
#define BITS_MACID1_1_8730A (BIT_MASK_MACID1_1_8730A << BIT_SHIFT_MACID1_1_8730A)
#define BIT_CLEAR_MACID1_1_8730A(x) ((x) & (~BITS_MACID1_1_8730A))
#define BIT_GET_MACID1_1_8730A(x) (((x) >> BIT_SHIFT_MACID1_1_8730A) & BIT_MASK_MACID1_1_8730A)
#define BIT_SET_MACID1_1_8730A(x, v) (BIT_CLEAR_MACID1_1_8730A(x) | BIT_MACID1_1_8730A(v))

/* 2 REG_BSSID1_8730A */

#define BIT_SHIFT_BSSID1_0_8730A 0
#define BIT_MASK_BSSID1_0_8730A 0xffffffffL
#define BIT_BSSID1_0_8730A(x) (((x) & BIT_MASK_BSSID1_0_8730A) << BIT_SHIFT_BSSID1_0_8730A)
#define BITS_BSSID1_0_8730A (BIT_MASK_BSSID1_0_8730A << BIT_SHIFT_BSSID1_0_8730A)
#define BIT_CLEAR_BSSID1_0_8730A(x) ((x) & (~BITS_BSSID1_0_8730A))
#define BIT_GET_BSSID1_0_8730A(x) (((x) >> BIT_SHIFT_BSSID1_0_8730A) & BIT_MASK_BSSID1_0_8730A)
#define BIT_SET_BSSID1_0_8730A(x, v) (BIT_CLEAR_BSSID1_0_8730A(x) | BIT_BSSID1_0_8730A(v))

/* 2 REG_BSSID1_1_8730A */

#define BIT_SHIFT_BSSID1_1_8730A 0
#define BIT_MASK_BSSID1_1_8730A 0xffff
#define BIT_BSSID1_1_8730A(x) (((x) & BIT_MASK_BSSID1_1_8730A) << BIT_SHIFT_BSSID1_1_8730A)
#define BITS_BSSID1_1_8730A (BIT_MASK_BSSID1_1_8730A << BIT_SHIFT_BSSID1_1_8730A)
#define BIT_CLEAR_BSSID1_1_8730A(x) ((x) & (~BITS_BSSID1_1_8730A))
#define BIT_GET_BSSID1_1_8730A(x) (((x) >> BIT_SHIFT_BSSID1_1_8730A) & BIT_MASK_BSSID1_1_8730A)
#define BIT_SET_BSSID1_1_8730A(x, v) (BIT_CLEAR_BSSID1_1_8730A(x) | BIT_BSSID1_1_8730A(v))

/* 2 REG_BCN_PSR_RPT1_8730A */

#define BIT_SHIFT_DTIM_CNT1_8730A 24
#define BIT_MASK_DTIM_CNT1_8730A 0xff
#define BIT_DTIM_CNT1_8730A(x) (((x) & BIT_MASK_DTIM_CNT1_8730A) << BIT_SHIFT_DTIM_CNT1_8730A)
#define BITS_DTIM_CNT1_8730A (BIT_MASK_DTIM_CNT1_8730A << BIT_SHIFT_DTIM_CNT1_8730A)
#define BIT_CLEAR_DTIM_CNT1_8730A(x) ((x) & (~BITS_DTIM_CNT1_8730A))
#define BIT_GET_DTIM_CNT1_8730A(x) (((x) >> BIT_SHIFT_DTIM_CNT1_8730A) & BIT_MASK_DTIM_CNT1_8730A)
#define BIT_SET_DTIM_CNT1_8730A(x, v) (BIT_CLEAR_DTIM_CNT1_8730A(x) | BIT_DTIM_CNT1_8730A(v))

#define BIT_SHIFT_DTIM_PERIOD1_8730A 16
#define BIT_MASK_DTIM_PERIOD1_8730A 0xff
#define BIT_DTIM_PERIOD1_8730A(x) (((x) & BIT_MASK_DTIM_PERIOD1_8730A) << BIT_SHIFT_DTIM_PERIOD1_8730A)
#define BITS_DTIM_PERIOD1_8730A (BIT_MASK_DTIM_PERIOD1_8730A << BIT_SHIFT_DTIM_PERIOD1_8730A)
#define BIT_CLEAR_DTIM_PERIOD1_8730A(x) ((x) & (~BITS_DTIM_PERIOD1_8730A))
#define BIT_GET_DTIM_PERIOD1_8730A(x) (((x) >> BIT_SHIFT_DTIM_PERIOD1_8730A) & BIT_MASK_DTIM_PERIOD1_8730A)
#define BIT_SET_DTIM_PERIOD1_8730A(x, v) (BIT_CLEAR_DTIM_PERIOD1_8730A(x) | BIT_DTIM_PERIOD1_8730A(v))

#define BIT_DTIM1_8730A BIT(15)
#define BIT_TIM1_8730A BIT(14)
#define BIT_TIM_VALID_8730A BIT(13)

#define BIT_SHIFT_PS_AID_1_8730A 0
#define BIT_MASK_PS_AID_1_8730A 0x7ff
#define BIT_PS_AID_1_8730A(x) (((x) & BIT_MASK_PS_AID_1_8730A) << BIT_SHIFT_PS_AID_1_8730A)
#define BITS_PS_AID_1_8730A (BIT_MASK_PS_AID_1_8730A << BIT_SHIFT_PS_AID_1_8730A)
#define BIT_CLEAR_PS_AID_1_8730A(x) ((x) & (~BITS_PS_AID_1_8730A))
#define BIT_GET_PS_AID_1_8730A(x) (((x) >> BIT_SHIFT_PS_AID_1_8730A) & BIT_MASK_PS_AID_1_8730A)
#define BIT_SET_PS_AID_1_8730A(x, v) (BIT_CLEAR_PS_AID_1_8730A(x) | BIT_PS_AID_1_8730A(v))

/* 2 REG_ASSOCIATED_BFMEE_SEL_8730A */
#define BIT_BFMEE1_EN_8730A BIT(25)

#define BIT_SHIFT_BFMEE1_AID_8730A 16
#define BIT_MASK_BFMEE1_AID_8730A 0x1ff
#define BIT_BFMEE1_AID_8730A(x) (((x) & BIT_MASK_BFMEE1_AID_8730A) << BIT_SHIFT_BFMEE1_AID_8730A)
#define BITS_BFMEE1_AID_8730A (BIT_MASK_BFMEE1_AID_8730A << BIT_SHIFT_BFMEE1_AID_8730A)
#define BIT_CLEAR_BFMEE1_AID_8730A(x) ((x) & (~BITS_BFMEE1_AID_8730A))
#define BIT_GET_BFMEE1_AID_8730A(x) (((x) >> BIT_SHIFT_BFMEE1_AID_8730A) & BIT_MASK_BFMEE1_AID_8730A)
#define BIT_SET_BFMEE1_AID_8730A(x, v) (BIT_CLEAR_BFMEE1_AID_8730A(x) | BIT_BFMEE1_AID_8730A(v))

#define BIT_BFMEE0_EN_8730A BIT(9)

#define BIT_SHIFT_BFMEE0_AID_8730A 0
#define BIT_MASK_BFMEE0_AID_8730A 0x1ff
#define BIT_BFMEE0_AID_8730A(x) (((x) & BIT_MASK_BFMEE0_AID_8730A) << BIT_SHIFT_BFMEE0_AID_8730A)
#define BITS_BFMEE0_AID_8730A (BIT_MASK_BFMEE0_AID_8730A << BIT_SHIFT_BFMEE0_AID_8730A)
#define BIT_CLEAR_BFMEE0_AID_8730A(x) ((x) & (~BITS_BFMEE0_AID_8730A))
#define BIT_GET_BFMEE0_AID_8730A(x) (((x) >> BIT_SHIFT_BFMEE0_AID_8730A) & BIT_MASK_BFMEE0_AID_8730A)
#define BIT_SET_BFMEE0_AID_8730A(x, v) (BIT_CLEAR_BFMEE0_AID_8730A(x) | BIT_BFMEE0_AID_8730A(v))

/* 2 REG_SND_PTCL_CTRL_8730A */

#define BIT_SHIFT_NDP_RX_STANDBY_TIMER_8730A 24
#define BIT_MASK_NDP_RX_STANDBY_TIMER_8730A 0xff
#define BIT_NDP_RX_STANDBY_TIMER_8730A(x) (((x) & BIT_MASK_NDP_RX_STANDBY_TIMER_8730A) << BIT_SHIFT_NDP_RX_STANDBY_TIMER_8730A)
#define BITS_NDP_RX_STANDBY_TIMER_8730A (BIT_MASK_NDP_RX_STANDBY_TIMER_8730A << BIT_SHIFT_NDP_RX_STANDBY_TIMER_8730A)
#define BIT_CLEAR_NDP_RX_STANDBY_TIMER_8730A(x) ((x) & (~BITS_NDP_RX_STANDBY_TIMER_8730A))
#define BIT_GET_NDP_RX_STANDBY_TIMER_8730A(x) (((x) >> BIT_SHIFT_NDP_RX_STANDBY_TIMER_8730A) & BIT_MASK_NDP_RX_STANDBY_TIMER_8730A)
#define BIT_SET_NDP_RX_STANDBY_TIMER_8730A(x, v) (BIT_CLEAR_NDP_RX_STANDBY_TIMER_8730A(x) | BIT_NDP_RX_STANDBY_TIMER_8730A(v))

#define BIT_R_WMAC_CHK_RPTPOLL_A2_DIS_8730A BIT(23)
#define BIT_R_WMAC_CHK_UCNDPA_A2_DIS_8730A BIT(22)

#define BIT_SHIFT_R_WMAC_HT_CATEGORY_8730A 16
#define BIT_MASK_R_WMAC_HT_CATEGORY_8730A 0x3f
#define BIT_R_WMAC_HT_CATEGORY_8730A(x) (((x) & BIT_MASK_R_WMAC_HT_CATEGORY_8730A) << BIT_SHIFT_R_WMAC_HT_CATEGORY_8730A)
#define BITS_R_WMAC_HT_CATEGORY_8730A (BIT_MASK_R_WMAC_HT_CATEGORY_8730A << BIT_SHIFT_R_WMAC_HT_CATEGORY_8730A)
#define BIT_CLEAR_R_WMAC_HT_CATEGORY_8730A(x) ((x) & (~BITS_R_WMAC_HT_CATEGORY_8730A))
#define BIT_GET_R_WMAC_HT_CATEGORY_8730A(x) (((x) >> BIT_SHIFT_R_WMAC_HT_CATEGORY_8730A) & BIT_MASK_R_WMAC_HT_CATEGORY_8730A)
#define BIT_SET_R_WMAC_HT_CATEGORY_8730A(x, v) (BIT_CLEAR_R_WMAC_HT_CATEGORY_8730A(x) | BIT_R_WMAC_HT_CATEGORY_8730A(v))

#define BIT_R_WMAC_OFFSET_RPTPOLL_EN_8730A BIT(15)
#define BIT_R_WMAC_CSI_CHKSUM_DIS_8730A BIT(14)

#define BIT_SHIFT_R_WMAC_VHT_CATEGORY_8730A 8
#define BIT_MASK_R_WMAC_VHT_CATEGORY_8730A 0x3f
#define BIT_R_WMAC_VHT_CATEGORY_8730A(x) (((x) & BIT_MASK_R_WMAC_VHT_CATEGORY_8730A) << BIT_SHIFT_R_WMAC_VHT_CATEGORY_8730A)
#define BITS_R_WMAC_VHT_CATEGORY_8730A (BIT_MASK_R_WMAC_VHT_CATEGORY_8730A << BIT_SHIFT_R_WMAC_VHT_CATEGORY_8730A)
#define BIT_CLEAR_R_WMAC_VHT_CATEGORY_8730A(x) ((x) & (~BITS_R_WMAC_VHT_CATEGORY_8730A))
#define BIT_GET_R_WMAC_VHT_CATEGORY_8730A(x) (((x) >> BIT_SHIFT_R_WMAC_VHT_CATEGORY_8730A) & BIT_MASK_R_WMAC_VHT_CATEGORY_8730A)
#define BIT_SET_R_WMAC_VHT_CATEGORY_8730A(x, v) (BIT_CLEAR_R_WMAC_VHT_CATEGORY_8730A(x) | BIT_R_WMAC_VHT_CATEGORY_8730A(v))

#define BIT_R_WMAC_USE_NSTS_8730A BIT(7)
#define BIT_R_DISABLE_CHECK_VHTSIGB_CRC_8730A BIT(6)
#define BIT_R_DISABLE_CHECK_VHTSIGA_CRC_8730A BIT(5)
#define BIT_R_WMAC_BFPARAM_SEL_8730A BIT(4)
#define BIT_R_WMAC_CSISEQ_SEL_8730A BIT(3)
#define BIT_R_WMAC_CSI_WITHHTC_EN_8730A BIT(2)
#define BIT_R_WMAC_HT_NDPA_EN_8730A BIT(1)
#define BIT_R_WMAC_VHT_NDPA_EN_8730A BIT(0)

/* 2 REG_BEAMFORM_STATUS_8730A */
#define BIT_WRITE_ENABLE_8730A BIT(31)
#define BIT_WMAC_CHECK_SOUNDING_SEQ_8730A BIT(30)

#define BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD_8730A 1
#define BIT_MASK_VHTHT_MIMO_CTRL_FIELD_8730A 0xffffff
#define BIT_VHTHT_MIMO_CTRL_FIELD_8730A(x) (((x) & BIT_MASK_VHTHT_MIMO_CTRL_FIELD_8730A) << BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD_8730A)
#define BITS_VHTHT_MIMO_CTRL_FIELD_8730A (BIT_MASK_VHTHT_MIMO_CTRL_FIELD_8730A << BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD_8730A)
#define BIT_CLEAR_VHTHT_MIMO_CTRL_FIELD_8730A(x) ((x) & (~BITS_VHTHT_MIMO_CTRL_FIELD_8730A))
#define BIT_GET_VHTHT_MIMO_CTRL_FIELD_8730A(x) (((x) >> BIT_SHIFT_VHTHT_MIMO_CTRL_FIELD_8730A) & BIT_MASK_VHTHT_MIMO_CTRL_FIELD_8730A)
#define BIT_SET_VHTHT_MIMO_CTRL_FIELD_8730A(x, v) (BIT_CLEAR_VHTHT_MIMO_CTRL_FIELD_8730A(x) | BIT_VHTHT_MIMO_CTRL_FIELD_8730A(v))

#define BIT_CSI_INTRRUPT_STATUS_8730A BIT(0)

/* 2 REG_NSARP_CFG_8730A */
#define BIT_NSARP_RESPEN_8730A BIT(15)
#define BIT_NSARP_PARP_8730A BIT(9)
#define BIT_NSARP_RIPV6_8730A BIT(8)

#define BIT_SHIFT_NSARP_MODEN_8730A 6
#define BIT_MASK_NSARP_MODEN_8730A 0x3
#define BIT_NSARP_MODEN_8730A(x) (((x) & BIT_MASK_NSARP_MODEN_8730A) << BIT_SHIFT_NSARP_MODEN_8730A)
#define BITS_NSARP_MODEN_8730A (BIT_MASK_NSARP_MODEN_8730A << BIT_SHIFT_NSARP_MODEN_8730A)
#define BIT_CLEAR_NSARP_MODEN_8730A(x) ((x) & (~BITS_NSARP_MODEN_8730A))
#define BIT_GET_NSARP_MODEN_8730A(x) (((x) >> BIT_SHIFT_NSARP_MODEN_8730A) & BIT_MASK_NSARP_MODEN_8730A)
#define BIT_SET_NSARP_MODEN_8730A(x, v) (BIT_CLEAR_NSARP_MODEN_8730A(x) | BIT_NSARP_MODEN_8730A(v))

#define BIT_SHIFT_NSARP_RSPFTP_8730A 4
#define BIT_MASK_NSARP_RSPFTP_8730A 0x3
#define BIT_NSARP_RSPFTP_8730A(x) (((x) & BIT_MASK_NSARP_RSPFTP_8730A) << BIT_SHIFT_NSARP_RSPFTP_8730A)
#define BITS_NSARP_RSPFTP_8730A (BIT_MASK_NSARP_RSPFTP_8730A << BIT_SHIFT_NSARP_RSPFTP_8730A)
#define BIT_CLEAR_NSARP_RSPFTP_8730A(x) ((x) & (~BITS_NSARP_RSPFTP_8730A))
#define BIT_GET_NSARP_RSPFTP_8730A(x) (((x) >> BIT_SHIFT_NSARP_RSPFTP_8730A) & BIT_MASK_NSARP_RSPFTP_8730A)
#define BIT_SET_NSARP_RSPFTP_8730A(x, v) (BIT_CLEAR_NSARP_RSPFTP_8730A(x) | BIT_NSARP_RSPFTP_8730A(v))

#define BIT_SHIFT_NSARP_RSPSEC_8730A 0
#define BIT_MASK_NSARP_RSPSEC_8730A 0xf
#define BIT_NSARP_RSPSEC_8730A(x) (((x) & BIT_MASK_NSARP_RSPSEC_8730A) << BIT_SHIFT_NSARP_RSPSEC_8730A)
#define BITS_NSARP_RSPSEC_8730A (BIT_MASK_NSARP_RSPSEC_8730A << BIT_SHIFT_NSARP_RSPSEC_8730A)
#define BIT_CLEAR_NSARP_RSPSEC_8730A(x) ((x) & (~BITS_NSARP_RSPSEC_8730A))
#define BIT_GET_NSARP_RSPSEC_8730A(x) (((x) >> BIT_SHIFT_NSARP_RSPSEC_8730A) & BIT_MASK_NSARP_RSPSEC_8730A)
#define BIT_SET_NSARP_RSPSEC_8730A(x, v) (BIT_CLEAR_NSARP_RSPSEC_8730A(x) | BIT_NSARP_RSPSEC_8730A(v))

/* 2 REG_ZB_STATISTIC_1_8730A */

#define BIT_SHIFT_ZB_HI_RX_8730A 16
#define BIT_MASK_ZB_HI_RX_8730A 0xffff
#define BIT_ZB_HI_RX_8730A(x) (((x) & BIT_MASK_ZB_HI_RX_8730A) << BIT_SHIFT_ZB_HI_RX_8730A)
#define BITS_ZB_HI_RX_8730A (BIT_MASK_ZB_HI_RX_8730A << BIT_SHIFT_ZB_HI_RX_8730A)
#define BIT_CLEAR_ZB_HI_RX_8730A(x) ((x) & (~BITS_ZB_HI_RX_8730A))
#define BIT_GET_ZB_HI_RX_8730A(x) (((x) >> BIT_SHIFT_ZB_HI_RX_8730A) & BIT_MASK_ZB_HI_RX_8730A)
#define BIT_SET_ZB_HI_RX_8730A(x, v) (BIT_CLEAR_ZB_HI_RX_8730A(x) | BIT_ZB_HI_RX_8730A(v))

#define BIT_SHIFT_ZB_HI_TX_8730A 0
#define BIT_MASK_ZB_HI_TX_8730A 0xffff
#define BIT_ZB_HI_TX_8730A(x) (((x) & BIT_MASK_ZB_HI_TX_8730A) << BIT_SHIFT_ZB_HI_TX_8730A)
#define BITS_ZB_HI_TX_8730A (BIT_MASK_ZB_HI_TX_8730A << BIT_SHIFT_ZB_HI_TX_8730A)
#define BIT_CLEAR_ZB_HI_TX_8730A(x) ((x) & (~BITS_ZB_HI_TX_8730A))
#define BIT_GET_ZB_HI_TX_8730A(x) (((x) >> BIT_SHIFT_ZB_HI_TX_8730A) & BIT_MASK_ZB_HI_TX_8730A)
#define BIT_SET_ZB_HI_TX_8730A(x, v) (BIT_CLEAR_ZB_HI_TX_8730A(x) | BIT_ZB_HI_TX_8730A(v))

/* 2 REG_ZB_STATISTIC_2_8730A */

#define BIT_SHIFT_ZB_LO_RX_8730A 16
#define BIT_MASK_ZB_LO_RX_8730A 0xffff
#define BIT_ZB_LO_RX_8730A(x) (((x) & BIT_MASK_ZB_LO_RX_8730A) << BIT_SHIFT_ZB_LO_RX_8730A)
#define BITS_ZB_LO_RX_8730A (BIT_MASK_ZB_LO_RX_8730A << BIT_SHIFT_ZB_LO_RX_8730A)
#define BIT_CLEAR_ZB_LO_RX_8730A(x) ((x) & (~BITS_ZB_LO_RX_8730A))
#define BIT_GET_ZB_LO_RX_8730A(x) (((x) >> BIT_SHIFT_ZB_LO_RX_8730A) & BIT_MASK_ZB_LO_RX_8730A)
#define BIT_SET_ZB_LO_RX_8730A(x, v) (BIT_CLEAR_ZB_LO_RX_8730A(x) | BIT_ZB_LO_RX_8730A(v))

#define BIT_SHIFT_ZB_LO_TX_8730A 0
#define BIT_MASK_ZB_LO_TX_8730A 0xffff
#define BIT_ZB_LO_TX_8730A(x) (((x) & BIT_MASK_ZB_LO_TX_8730A) << BIT_SHIFT_ZB_LO_TX_8730A)
#define BITS_ZB_LO_TX_8730A (BIT_MASK_ZB_LO_TX_8730A << BIT_SHIFT_ZB_LO_TX_8730A)
#define BIT_CLEAR_ZB_LO_TX_8730A(x) ((x) & (~BITS_ZB_LO_TX_8730A))
#define BIT_GET_ZB_LO_TX_8730A(x) (((x) >> BIT_SHIFT_ZB_LO_TX_8730A) & BIT_MASK_ZB_LO_TX_8730A)
#define BIT_SET_ZB_LO_TX_8730A(x, v) (BIT_CLEAR_ZB_LO_TX_8730A(x) | BIT_ZB_LO_TX_8730A(v))

/* 2 REG_BEAMFORMING_INFO_NSARP_8730A */

#define BIT_SHIFT_UPD_BFMEE_USERID_8730A 13
#define BIT_MASK_UPD_BFMEE_USERID_8730A 0x7
#define BIT_UPD_BFMEE_USERID_8730A(x) (((x) & BIT_MASK_UPD_BFMEE_USERID_8730A) << BIT_SHIFT_UPD_BFMEE_USERID_8730A)
#define BITS_UPD_BFMEE_USERID_8730A (BIT_MASK_UPD_BFMEE_USERID_8730A << BIT_SHIFT_UPD_BFMEE_USERID_8730A)
#define BIT_CLEAR_UPD_BFMEE_USERID_8730A(x) ((x) & (~BITS_UPD_BFMEE_USERID_8730A))
#define BIT_GET_UPD_BFMEE_USERID_8730A(x) (((x) >> BIT_SHIFT_UPD_BFMEE_USERID_8730A) & BIT_MASK_UPD_BFMEE_USERID_8730A)
#define BIT_SET_UPD_BFMEE_USERID_8730A(x, v) (BIT_CLEAR_UPD_BFMEE_USERID_8730A(x) | BIT_UPD_BFMEE_USERID_8730A(v))

#define BIT_UPD_BFMEE_FBTP_8730A BIT(12)

#define BIT_SHIFT_UPD_BFMEE_BW_8730A 10
#define BIT_MASK_UPD_BFMEE_BW_8730A 0x3
#define BIT_UPD_BFMEE_BW_8730A(x) (((x) & BIT_MASK_UPD_BFMEE_BW_8730A) << BIT_SHIFT_UPD_BFMEE_BW_8730A)
#define BITS_UPD_BFMEE_BW_8730A (BIT_MASK_UPD_BFMEE_BW_8730A << BIT_SHIFT_UPD_BFMEE_BW_8730A)
#define BIT_CLEAR_UPD_BFMEE_BW_8730A(x) ((x) & (~BITS_UPD_BFMEE_BW_8730A))
#define BIT_GET_UPD_BFMEE_BW_8730A(x) (((x) >> BIT_SHIFT_UPD_BFMEE_BW_8730A) & BIT_MASK_UPD_BFMEE_BW_8730A)
#define BIT_SET_UPD_BFMEE_BW_8730A(x, v) (BIT_CLEAR_UPD_BFMEE_BW_8730A(x) | BIT_UPD_BFMEE_BW_8730A(v))

#define BIT_SHIFT_UPD_BFMEE_CB_8730A 8
#define BIT_MASK_UPD_BFMEE_CB_8730A 0x3
#define BIT_UPD_BFMEE_CB_8730A(x) (((x) & BIT_MASK_UPD_BFMEE_CB_8730A) << BIT_SHIFT_UPD_BFMEE_CB_8730A)
#define BITS_UPD_BFMEE_CB_8730A (BIT_MASK_UPD_BFMEE_CB_8730A << BIT_SHIFT_UPD_BFMEE_CB_8730A)
#define BIT_CLEAR_UPD_BFMEE_CB_8730A(x) ((x) & (~BITS_UPD_BFMEE_CB_8730A))
#define BIT_GET_UPD_BFMEE_CB_8730A(x) (((x) >> BIT_SHIFT_UPD_BFMEE_CB_8730A) & BIT_MASK_UPD_BFMEE_CB_8730A)
#define BIT_SET_UPD_BFMEE_CB_8730A(x, v) (BIT_CLEAR_UPD_BFMEE_CB_8730A(x) | BIT_UPD_BFMEE_CB_8730A(v))

#define BIT_SHIFT_UPD_BFMEE_NG_8730A 6
#define BIT_MASK_UPD_BFMEE_NG_8730A 0x3
#define BIT_UPD_BFMEE_NG_8730A(x) (((x) & BIT_MASK_UPD_BFMEE_NG_8730A) << BIT_SHIFT_UPD_BFMEE_NG_8730A)
#define BITS_UPD_BFMEE_NG_8730A (BIT_MASK_UPD_BFMEE_NG_8730A << BIT_SHIFT_UPD_BFMEE_NG_8730A)
#define BIT_CLEAR_UPD_BFMEE_NG_8730A(x) ((x) & (~BITS_UPD_BFMEE_NG_8730A))
#define BIT_GET_UPD_BFMEE_NG_8730A(x) (((x) >> BIT_SHIFT_UPD_BFMEE_NG_8730A) & BIT_MASK_UPD_BFMEE_NG_8730A)
#define BIT_SET_UPD_BFMEE_NG_8730A(x, v) (BIT_CLEAR_UPD_BFMEE_NG_8730A(x) | BIT_UPD_BFMEE_NG_8730A(v))

#define BIT_SHIFT_UPD_BFMEE_NR_8730A 3
#define BIT_MASK_UPD_BFMEE_NR_8730A 0x7
#define BIT_UPD_BFMEE_NR_8730A(x) (((x) & BIT_MASK_UPD_BFMEE_NR_8730A) << BIT_SHIFT_UPD_BFMEE_NR_8730A)
#define BITS_UPD_BFMEE_NR_8730A (BIT_MASK_UPD_BFMEE_NR_8730A << BIT_SHIFT_UPD_BFMEE_NR_8730A)
#define BIT_CLEAR_UPD_BFMEE_NR_8730A(x) ((x) & (~BITS_UPD_BFMEE_NR_8730A))
#define BIT_GET_UPD_BFMEE_NR_8730A(x) (((x) >> BIT_SHIFT_UPD_BFMEE_NR_8730A) & BIT_MASK_UPD_BFMEE_NR_8730A)
#define BIT_SET_UPD_BFMEE_NR_8730A(x, v) (BIT_CLEAR_UPD_BFMEE_NR_8730A(x) | BIT_UPD_BFMEE_NR_8730A(v))

#define BIT_SHIFT_UPD_BFMEE_NC_8730A 0
#define BIT_MASK_UPD_BFMEE_NC_8730A 0x7
#define BIT_UPD_BFMEE_NC_8730A(x) (((x) & BIT_MASK_UPD_BFMEE_NC_8730A) << BIT_SHIFT_UPD_BFMEE_NC_8730A)
#define BITS_UPD_BFMEE_NC_8730A (BIT_MASK_UPD_BFMEE_NC_8730A << BIT_SHIFT_UPD_BFMEE_NC_8730A)
#define BIT_CLEAR_UPD_BFMEE_NC_8730A(x) ((x) & (~BITS_UPD_BFMEE_NC_8730A))
#define BIT_GET_UPD_BFMEE_NC_8730A(x) (((x) >> BIT_SHIFT_UPD_BFMEE_NC_8730A) & BIT_MASK_UPD_BFMEE_NC_8730A)
#define BIT_SET_UPD_BFMEE_NC_8730A(x, v) (BIT_CLEAR_UPD_BFMEE_NC_8730A(x) | BIT_UPD_BFMEE_NC_8730A(v))

/* 2 REG_IPV6_0_8730A */

#define BIT_SHIFT_IPV6_MYIPAD_0_8730A 0
#define BIT_MASK_IPV6_MYIPAD_0_8730A 0xffffffffL
#define BIT_IPV6_MYIPAD_0_8730A(x) (((x) & BIT_MASK_IPV6_MYIPAD_0_8730A) << BIT_SHIFT_IPV6_MYIPAD_0_8730A)
#define BITS_IPV6_MYIPAD_0_8730A (BIT_MASK_IPV6_MYIPAD_0_8730A << BIT_SHIFT_IPV6_MYIPAD_0_8730A)
#define BIT_CLEAR_IPV6_MYIPAD_0_8730A(x) ((x) & (~BITS_IPV6_MYIPAD_0_8730A))
#define BIT_GET_IPV6_MYIPAD_0_8730A(x) (((x) >> BIT_SHIFT_IPV6_MYIPAD_0_8730A) & BIT_MASK_IPV6_MYIPAD_0_8730A)
#define BIT_SET_IPV6_MYIPAD_0_8730A(x, v) (BIT_CLEAR_IPV6_MYIPAD_0_8730A(x) | BIT_IPV6_MYIPAD_0_8730A(v))

/* 2 REG_IPV6_1_8730A */

#define BIT_SHIFT_IPV6_MYIPAD_1_8730A 0
#define BIT_MASK_IPV6_MYIPAD_1_8730A 0xffffffffL
#define BIT_IPV6_MYIPAD_1_8730A(x) (((x) & BIT_MASK_IPV6_MYIPAD_1_8730A) << BIT_SHIFT_IPV6_MYIPAD_1_8730A)
#define BITS_IPV6_MYIPAD_1_8730A (BIT_MASK_IPV6_MYIPAD_1_8730A << BIT_SHIFT_IPV6_MYIPAD_1_8730A)
#define BIT_CLEAR_IPV6_MYIPAD_1_8730A(x) ((x) & (~BITS_IPV6_MYIPAD_1_8730A))
#define BIT_GET_IPV6_MYIPAD_1_8730A(x) (((x) >> BIT_SHIFT_IPV6_MYIPAD_1_8730A) & BIT_MASK_IPV6_MYIPAD_1_8730A)
#define BIT_SET_IPV6_MYIPAD_1_8730A(x, v) (BIT_CLEAR_IPV6_MYIPAD_1_8730A(x) | BIT_IPV6_MYIPAD_1_8730A(v))

/* 2 REG_IPV6_2_8730A */

#define BIT_SHIFT_IPV6_MYIPAD_2_8730A 0
#define BIT_MASK_IPV6_MYIPAD_2_8730A 0xffffffffL
#define BIT_IPV6_MYIPAD_2_8730A(x) (((x) & BIT_MASK_IPV6_MYIPAD_2_8730A) << BIT_SHIFT_IPV6_MYIPAD_2_8730A)
#define BITS_IPV6_MYIPAD_2_8730A (BIT_MASK_IPV6_MYIPAD_2_8730A << BIT_SHIFT_IPV6_MYIPAD_2_8730A)
#define BIT_CLEAR_IPV6_MYIPAD_2_8730A(x) ((x) & (~BITS_IPV6_MYIPAD_2_8730A))
#define BIT_GET_IPV6_MYIPAD_2_8730A(x) (((x) >> BIT_SHIFT_IPV6_MYIPAD_2_8730A) & BIT_MASK_IPV6_MYIPAD_2_8730A)
#define BIT_SET_IPV6_MYIPAD_2_8730A(x, v) (BIT_CLEAR_IPV6_MYIPAD_2_8730A(x) | BIT_IPV6_MYIPAD_2_8730A(v))

/* 2 REG_IPV6_3_8730A */

#define BIT_SHIFT_IPV6_MYIPAD_3_8730A 0
#define BIT_MASK_IPV6_MYIPAD_3_8730A 0xffffffffL
#define BIT_IPV6_MYIPAD_3_8730A(x) (((x) & BIT_MASK_IPV6_MYIPAD_3_8730A) << BIT_SHIFT_IPV6_MYIPAD_3_8730A)
#define BITS_IPV6_MYIPAD_3_8730A (BIT_MASK_IPV6_MYIPAD_3_8730A << BIT_SHIFT_IPV6_MYIPAD_3_8730A)
#define BIT_CLEAR_IPV6_MYIPAD_3_8730A(x) ((x) & (~BITS_IPV6_MYIPAD_3_8730A))
#define BIT_GET_IPV6_MYIPAD_3_8730A(x) (((x) >> BIT_SHIFT_IPV6_MYIPAD_3_8730A) & BIT_MASK_IPV6_MYIPAD_3_8730A)
#define BIT_SET_IPV6_MYIPAD_3_8730A(x, v) (BIT_CLEAR_IPV6_MYIPAD_3_8730A(x) | BIT_IPV6_MYIPAD_3_8730A(v))

/* 2 REG_ZB_COEX_TABLE_1_8730A */

#define BIT_SHIFT_ZB_COEX_TABLE_1_8730A 0
#define BIT_MASK_ZB_COEX_TABLE_1_8730A 0xffffffffL
#define BIT_ZB_COEX_TABLE_1_8730A(x) (((x) & BIT_MASK_ZB_COEX_TABLE_1_8730A) << BIT_SHIFT_ZB_COEX_TABLE_1_8730A)
#define BITS_ZB_COEX_TABLE_1_8730A (BIT_MASK_ZB_COEX_TABLE_1_8730A << BIT_SHIFT_ZB_COEX_TABLE_1_8730A)
#define BIT_CLEAR_ZB_COEX_TABLE_1_8730A(x) ((x) & (~BITS_ZB_COEX_TABLE_1_8730A))
#define BIT_GET_ZB_COEX_TABLE_1_8730A(x) (((x) >> BIT_SHIFT_ZB_COEX_TABLE_1_8730A) & BIT_MASK_ZB_COEX_TABLE_1_8730A)
#define BIT_SET_ZB_COEX_TABLE_1_8730A(x, v) (BIT_CLEAR_ZB_COEX_TABLE_1_8730A(x) | BIT_ZB_COEX_TABLE_1_8730A(v))

/* 2 REG_ZB_COEX_TABLE_2_8730A */

#define BIT_SHIFT_ZB_COEX_TABLE_2_8730A 0
#define BIT_MASK_ZB_COEX_TABLE_2_8730A 0xffffffffL
#define BIT_ZB_COEX_TABLE_2_8730A(x) (((x) & BIT_MASK_ZB_COEX_TABLE_2_8730A) << BIT_SHIFT_ZB_COEX_TABLE_2_8730A)
#define BITS_ZB_COEX_TABLE_2_8730A (BIT_MASK_ZB_COEX_TABLE_2_8730A << BIT_SHIFT_ZB_COEX_TABLE_2_8730A)
#define BIT_CLEAR_ZB_COEX_TABLE_2_8730A(x) ((x) & (~BITS_ZB_COEX_TABLE_2_8730A))
#define BIT_GET_ZB_COEX_TABLE_2_8730A(x) (((x) >> BIT_SHIFT_ZB_COEX_TABLE_2_8730A) & BIT_MASK_ZB_COEX_TABLE_2_8730A)
#define BIT_SET_ZB_COEX_TABLE_2_8730A(x, v) (BIT_CLEAR_ZB_COEX_TABLE_2_8730A(x) | BIT_ZB_COEX_TABLE_2_8730A(v))

/* 2 REG_ZB_BREAK_TABLE_8730A */

#define BIT_SHIFT_ZB_BREAK_TABLE_2_8730A 16
#define BIT_MASK_ZB_BREAK_TABLE_2_8730A 0xffff
#define BIT_ZB_BREAK_TABLE_2_8730A(x) (((x) & BIT_MASK_ZB_BREAK_TABLE_2_8730A) << BIT_SHIFT_ZB_BREAK_TABLE_2_8730A)
#define BITS_ZB_BREAK_TABLE_2_8730A (BIT_MASK_ZB_BREAK_TABLE_2_8730A << BIT_SHIFT_ZB_BREAK_TABLE_2_8730A)
#define BIT_CLEAR_ZB_BREAK_TABLE_2_8730A(x) ((x) & (~BITS_ZB_BREAK_TABLE_2_8730A))
#define BIT_GET_ZB_BREAK_TABLE_2_8730A(x) (((x) >> BIT_SHIFT_ZB_BREAK_TABLE_2_8730A) & BIT_MASK_ZB_BREAK_TABLE_2_8730A)
#define BIT_SET_ZB_BREAK_TABLE_2_8730A(x, v) (BIT_CLEAR_ZB_BREAK_TABLE_2_8730A(x) | BIT_ZB_BREAK_TABLE_2_8730A(v))

#define BIT_SHIFT_ZB_BREAK_TABLE_1_8730A 0
#define BIT_MASK_ZB_BREAK_TABLE_1_8730A 0xffff
#define BIT_ZB_BREAK_TABLE_1_8730A(x) (((x) & BIT_MASK_ZB_BREAK_TABLE_1_8730A) << BIT_SHIFT_ZB_BREAK_TABLE_1_8730A)
#define BITS_ZB_BREAK_TABLE_1_8730A (BIT_MASK_ZB_BREAK_TABLE_1_8730A << BIT_SHIFT_ZB_BREAK_TABLE_1_8730A)
#define BIT_CLEAR_ZB_BREAK_TABLE_1_8730A(x) ((x) & (~BITS_ZB_BREAK_TABLE_1_8730A))
#define BIT_GET_ZB_BREAK_TABLE_1_8730A(x) (((x) >> BIT_SHIFT_ZB_BREAK_TABLE_1_8730A) & BIT_MASK_ZB_BREAK_TABLE_1_8730A)
#define BIT_SET_ZB_BREAK_TABLE_1_8730A(x, v) (BIT_CLEAR_ZB_BREAK_TABLE_1_8730A(x) | BIT_ZB_BREAK_TABLE_1_8730A(v))

/* 2 REG_EXT_ZB_DETEC_CTRL_8730A */

#define BIT_SHIFT_ZB_TRX_DETECT_TIME_8730A 24
#define BIT_MASK_ZB_TRX_DETECT_TIME_8730A 0xff
#define BIT_ZB_TRX_DETECT_TIME_8730A(x) (((x) & BIT_MASK_ZB_TRX_DETECT_TIME_8730A) << BIT_SHIFT_ZB_TRX_DETECT_TIME_8730A)
#define BITS_ZB_TRX_DETECT_TIME_8730A (BIT_MASK_ZB_TRX_DETECT_TIME_8730A << BIT_SHIFT_ZB_TRX_DETECT_TIME_8730A)
#define BIT_CLEAR_ZB_TRX_DETECT_TIME_8730A(x) ((x) & (~BITS_ZB_TRX_DETECT_TIME_8730A))
#define BIT_GET_ZB_TRX_DETECT_TIME_8730A(x) (((x) >> BIT_SHIFT_ZB_TRX_DETECT_TIME_8730A) & BIT_MASK_ZB_TRX_DETECT_TIME_8730A)
#define BIT_SET_ZB_TRX_DETECT_TIME_8730A(x, v) (BIT_CLEAR_ZB_TRX_DETECT_TIME_8730A(x) | BIT_ZB_TRX_DETECT_TIME_8730A(v))

#define BIT_SHIFT_ZB_PRI_DETECT_TIME_8730A 16
#define BIT_MASK_ZB_PRI_DETECT_TIME_8730A 0xff
#define BIT_ZB_PRI_DETECT_TIME_8730A(x) (((x) & BIT_MASK_ZB_PRI_DETECT_TIME_8730A) << BIT_SHIFT_ZB_PRI_DETECT_TIME_8730A)
#define BITS_ZB_PRI_DETECT_TIME_8730A (BIT_MASK_ZB_PRI_DETECT_TIME_8730A << BIT_SHIFT_ZB_PRI_DETECT_TIME_8730A)
#define BIT_CLEAR_ZB_PRI_DETECT_TIME_8730A(x) ((x) & (~BITS_ZB_PRI_DETECT_TIME_8730A))
#define BIT_GET_ZB_PRI_DETECT_TIME_8730A(x) (((x) >> BIT_SHIFT_ZB_PRI_DETECT_TIME_8730A) & BIT_MASK_ZB_PRI_DETECT_TIME_8730A)
#define BIT_SET_ZB_PRI_DETECT_TIME_8730A(x, v) (BIT_CLEAR_ZB_PRI_DETECT_TIME_8730A(x) | BIT_ZB_PRI_DETECT_TIME_8730A(v))

#define BIT_SHIFT_ZB_CNT_THR_8730A 8
#define BIT_MASK_ZB_CNT_THR_8730A 0xff
#define BIT_ZB_CNT_THR_8730A(x) (((x) & BIT_MASK_ZB_CNT_THR_8730A) << BIT_SHIFT_ZB_CNT_THR_8730A)
#define BITS_ZB_CNT_THR_8730A (BIT_MASK_ZB_CNT_THR_8730A << BIT_SHIFT_ZB_CNT_THR_8730A)
#define BIT_CLEAR_ZB_CNT_THR_8730A(x) ((x) & (~BITS_ZB_CNT_THR_8730A))
#define BIT_GET_ZB_CNT_THR_8730A(x) (((x) >> BIT_SHIFT_ZB_CNT_THR_8730A) & BIT_MASK_ZB_CNT_THR_8730A)
#define BIT_SET_ZB_CNT_THR_8730A(x, v) (BIT_CLEAR_ZB_CNT_THR_8730A(x) | BIT_ZB_CNT_THR_8730A(v))

#define BIT_SHIFT_ZB_ARB_TIME_8730A 0
#define BIT_MASK_ZB_ARB_TIME_8730A 0xff
#define BIT_ZB_ARB_TIME_8730A(x) (((x) & BIT_MASK_ZB_ARB_TIME_8730A) << BIT_SHIFT_ZB_ARB_TIME_8730A)
#define BITS_ZB_ARB_TIME_8730A (BIT_MASK_ZB_ARB_TIME_8730A << BIT_SHIFT_ZB_ARB_TIME_8730A)
#define BIT_CLEAR_ZB_ARB_TIME_8730A(x) ((x) & (~BITS_ZB_ARB_TIME_8730A))
#define BIT_GET_ZB_ARB_TIME_8730A(x) (((x) >> BIT_SHIFT_ZB_ARB_TIME_8730A) & BIT_MASK_ZB_ARB_TIME_8730A)
#define BIT_SET_ZB_ARB_TIME_8730A(x, v) (BIT_CLEAR_ZB_ARB_TIME_8730A(x) | BIT_ZB_ARB_TIME_8730A(v))

/* 2 REG_WMAC_RTX_CTX_SUBTYPE_8730A */

#define BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8730A 4
#define BIT_MASK_R_WMAC_CTX_SUBTYPE_8730A 0xf
#define BIT_R_WMAC_CTX_SUBTYPE_8730A(x) (((x) & BIT_MASK_R_WMAC_CTX_SUBTYPE_8730A) << BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8730A)
#define BITS_R_WMAC_CTX_SUBTYPE_8730A (BIT_MASK_R_WMAC_CTX_SUBTYPE_8730A << BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8730A)
#define BIT_CLEAR_R_WMAC_CTX_SUBTYPE_8730A(x) ((x) & (~BITS_R_WMAC_CTX_SUBTYPE_8730A))
#define BIT_GET_R_WMAC_CTX_SUBTYPE_8730A(x) (((x) >> BIT_SHIFT_R_WMAC_CTX_SUBTYPE_8730A) & BIT_MASK_R_WMAC_CTX_SUBTYPE_8730A)
#define BIT_SET_R_WMAC_CTX_SUBTYPE_8730A(x, v) (BIT_CLEAR_R_WMAC_CTX_SUBTYPE_8730A(x) | BIT_R_WMAC_CTX_SUBTYPE_8730A(v))

#define BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8730A 0
#define BIT_MASK_R_WMAC_RTX_SUBTYPE_8730A 0xf
#define BIT_R_WMAC_RTX_SUBTYPE_8730A(x) (((x) & BIT_MASK_R_WMAC_RTX_SUBTYPE_8730A) << BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8730A)
#define BITS_R_WMAC_RTX_SUBTYPE_8730A (BIT_MASK_R_WMAC_RTX_SUBTYPE_8730A << BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8730A)
#define BIT_CLEAR_R_WMAC_RTX_SUBTYPE_8730A(x) ((x) & (~BITS_R_WMAC_RTX_SUBTYPE_8730A))
#define BIT_GET_R_WMAC_RTX_SUBTYPE_8730A(x) (((x) >> BIT_SHIFT_R_WMAC_RTX_SUBTYPE_8730A) & BIT_MASK_R_WMAC_RTX_SUBTYPE_8730A)
#define BIT_SET_R_WMAC_RTX_SUBTYPE_8730A(x, v) (BIT_CLEAR_R_WMAC_RTX_SUBTYPE_8730A(x) | BIT_R_WMAC_RTX_SUBTYPE_8730A(v))

/* 2 REG_WMAC_RTX_SWAES_RD_1_8730A */

/* 2 REG_WMAC_RTX_SWAES_RD_2_8730A */

/* 2 REG_WMAC_RTX_SWAES_RD_3_8730A */

/* 2 REG_WMAC_SWAES_CFG_8730A */
#define BIT_SWAES_REQ_8730A BIT(7)
#define BIT_R_WMAC_SWAES_WE_8730A BIT(3)
#define BIT_R_WMAC_SWAES_SEL_8730A BIT(0)

/* 2 REG_BT_PRI_8730A */
#define BIT_BTCOEX_SW_RST_8730A BIT(15)
#define BIT_GNT_BOTH_POL_8730A BIT(12)
#define BIT_BT_ARB_INST_EN_8730A BIT(8)

#define BIT_SHIFT_BT_ARB_TIME_8730A 0
#define BIT_MASK_BT_ARB_TIME_8730A 0xff
#define BIT_BT_ARB_TIME_8730A(x) (((x) & BIT_MASK_BT_ARB_TIME_8730A) << BIT_SHIFT_BT_ARB_TIME_8730A)
#define BITS_BT_ARB_TIME_8730A (BIT_MASK_BT_ARB_TIME_8730A << BIT_SHIFT_BT_ARB_TIME_8730A)
#define BIT_CLEAR_BT_ARB_TIME_8730A(x) ((x) & (~BITS_BT_ARB_TIME_8730A))
#define BIT_GET_BT_ARB_TIME_8730A(x) (((x) >> BIT_SHIFT_BT_ARB_TIME_8730A) & BIT_MASK_BT_ARB_TIME_8730A)
#define BIT_SET_BT_ARB_TIME_8730A(x, v) (BIT_CLEAR_BT_ARB_TIME_8730A(x) | BIT_BT_ARB_TIME_8730A(v))

/* 2 REG_BT_COEX_ENH_8730A */
#define BIT_ZIGBEE_EN_8730A BIT(31)
#define BIT_ZIGBEE_MODE_8730A BIT(30)
#define BIT_EXT_ZIGBEE_MODE_8730A BIT(29)
#define BIT_COEX_TABLE_SEL_8730A BIT(28)
#define BIT_EXT_ZB_GNT_POLAR_8730A BIT(27)
#define BIT_ZB_ARB_INST_EN_8730A BIT(26)
#define BIT_ZB_CNT_THREN_8730A BIT(25)
#define BIT_ZB_STATISTIC_EN_8730A BIT(24)
#define BIT_GNT_ZB_BB_SW_EN_8730A BIT(23)
#define BIT_GNT_ZB_BB_SW_8730A BIT(22)
#define BIT_GNT_ZB_RFC_SW_EN_8730A BIT(21)
#define BIT_GNT_ZB_RFC_SW_8730A BIT(20)
#define BIT_GNT_ZB_EXT_SW_EN_8730A BIT(19)
#define BIT_GNT_ZB_EXT_SW_8730A BIT(18)
#define BIT_EXT_ZB_REQ_POLAR_8730A BIT(17)
#define BIT_R_GNT_BT_RFC_SW_8730A BIT(12)
#define BIT_R_GNT_BT_RFC_SW_EN_8730A BIT(11)
#define BIT_R_GNT_BT_BB_SW_8730A BIT(10)
#define BIT_R_GNT_BT_BB_SW_EN_8730A BIT(9)
#define BIT_R_BT_CNT_THREN_8730A BIT(8)

#define BIT_SHIFT_R_BT_CNT_THR_8730A 0
#define BIT_MASK_R_BT_CNT_THR_8730A 0xff
#define BIT_R_BT_CNT_THR_8730A(x) (((x) & BIT_MASK_R_BT_CNT_THR_8730A) << BIT_SHIFT_R_BT_CNT_THR_8730A)
#define BITS_R_BT_CNT_THR_8730A (BIT_MASK_R_BT_CNT_THR_8730A << BIT_SHIFT_R_BT_CNT_THR_8730A)
#define BIT_CLEAR_R_BT_CNT_THR_8730A(x) ((x) & (~BITS_R_BT_CNT_THR_8730A))
#define BIT_GET_R_BT_CNT_THR_8730A(x) (((x) >> BIT_SHIFT_R_BT_CNT_THR_8730A) & BIT_MASK_R_BT_CNT_THR_8730A)
#define BIT_SET_R_BT_CNT_THR_8730A(x, v) (BIT_CLEAR_R_BT_CNT_THR_8730A(x) | BIT_R_BT_CNT_THR_8730A(v))

/* 2 REG_WLAN_ACT_MASK_CTRL_8730A */

#define BIT_SHIFT_WACTMSK_OFF_DUR_8730A 8
#define BIT_MASK_WACTMSK_OFF_DUR_8730A 0xff
#define BIT_WACTMSK_OFF_DUR_8730A(x) (((x) & BIT_MASK_WACTMSK_OFF_DUR_8730A) << BIT_SHIFT_WACTMSK_OFF_DUR_8730A)
#define BITS_WACTMSK_OFF_DUR_8730A (BIT_MASK_WACTMSK_OFF_DUR_8730A << BIT_SHIFT_WACTMSK_OFF_DUR_8730A)
#define BIT_CLEAR_WACTMSK_OFF_DUR_8730A(x) ((x) & (~BITS_WACTMSK_OFF_DUR_8730A))
#define BIT_GET_WACTMSK_OFF_DUR_8730A(x) (((x) >> BIT_SHIFT_WACTMSK_OFF_DUR_8730A) & BIT_MASK_WACTMSK_OFF_DUR_8730A)
#define BIT_SET_WACTMSK_OFF_DUR_8730A(x, v) (BIT_CLEAR_WACTMSK_OFF_DUR_8730A(x) | BIT_WACTMSK_OFF_DUR_8730A(v))

#define BIT_SHIFT_WACTMSK_ON_DUR_8730A 0
#define BIT_MASK_WACTMSK_ON_DUR_8730A 0xff
#define BIT_WACTMSK_ON_DUR_8730A(x) (((x) & BIT_MASK_WACTMSK_ON_DUR_8730A) << BIT_SHIFT_WACTMSK_ON_DUR_8730A)
#define BITS_WACTMSK_ON_DUR_8730A (BIT_MASK_WACTMSK_ON_DUR_8730A << BIT_SHIFT_WACTMSK_ON_DUR_8730A)
#define BIT_CLEAR_WACTMSK_ON_DUR_8730A(x) ((x) & (~BITS_WACTMSK_ON_DUR_8730A))
#define BIT_GET_WACTMSK_ON_DUR_8730A(x) (((x) >> BIT_SHIFT_WACTMSK_ON_DUR_8730A) & BIT_MASK_WACTMSK_ON_DUR_8730A)
#define BIT_SET_WACTMSK_ON_DUR_8730A(x, v) (BIT_CLEAR_WACTMSK_ON_DUR_8730A(x) | BIT_WACTMSK_ON_DUR_8730A(v))

/* 2 REG_WLAN_ACT_MASK_CTRL_1_8730A */
#define BIT_WLRX_TER_BY_CTL_1_8730A BIT(11)
#define BIT_WLRX_TER_BY_AD_1_8730A BIT(10)
#define BIT_ANT_DIVERSITY_SEL_1_8730A BIT(9)
#define BIT_ANTSEL_FOR_BT_CTRL_EN_1_8730A BIT(8)
#define BIT_WLACT_LOW_GNTWL_EN_1_8730A BIT(2)
#define BIT_WLACT_HIGH_GNTBT_EN_1_8730A BIT(1)
#define BIT_EN_WLACT_MASK_SYNC_8730A BIT(0)

/* 2 REG_BT_COEX_ENHANCED_INTR_CTRL_8730A */

#define BIT_SHIFT_BT_STAT_DELAY_8730A 12
#define BIT_MASK_BT_STAT_DELAY_8730A 0xf
#define BIT_BT_STAT_DELAY_8730A(x) (((x) & BIT_MASK_BT_STAT_DELAY_8730A) << BIT_SHIFT_BT_STAT_DELAY_8730A)
#define BITS_BT_STAT_DELAY_8730A (BIT_MASK_BT_STAT_DELAY_8730A << BIT_SHIFT_BT_STAT_DELAY_8730A)
#define BIT_CLEAR_BT_STAT_DELAY_8730A(x) ((x) & (~BITS_BT_STAT_DELAY_8730A))
#define BIT_GET_BT_STAT_DELAY_8730A(x) (((x) >> BIT_SHIFT_BT_STAT_DELAY_8730A) & BIT_MASK_BT_STAT_DELAY_8730A)
#define BIT_SET_BT_STAT_DELAY_8730A(x, v) (BIT_CLEAR_BT_STAT_DELAY_8730A(x) | BIT_BT_STAT_DELAY_8730A(v))

#define BIT_SHIFT_BT_TRX_INIT_DETECT_8730A 8
#define BIT_MASK_BT_TRX_INIT_DETECT_8730A 0xf
#define BIT_BT_TRX_INIT_DETECT_8730A(x) (((x) & BIT_MASK_BT_TRX_INIT_DETECT_8730A) << BIT_SHIFT_BT_TRX_INIT_DETECT_8730A)
#define BITS_BT_TRX_INIT_DETECT_8730A (BIT_MASK_BT_TRX_INIT_DETECT_8730A << BIT_SHIFT_BT_TRX_INIT_DETECT_8730A)
#define BIT_CLEAR_BT_TRX_INIT_DETECT_8730A(x) ((x) & (~BITS_BT_TRX_INIT_DETECT_8730A))
#define BIT_GET_BT_TRX_INIT_DETECT_8730A(x) (((x) >> BIT_SHIFT_BT_TRX_INIT_DETECT_8730A) & BIT_MASK_BT_TRX_INIT_DETECT_8730A)
#define BIT_SET_BT_TRX_INIT_DETECT_8730A(x, v) (BIT_CLEAR_BT_TRX_INIT_DETECT_8730A(x) | BIT_BT_TRX_INIT_DETECT_8730A(v))

#define BIT_SHIFT_BT_PRI_DETECT_TO_8730A 4
#define BIT_MASK_BT_PRI_DETECT_TO_8730A 0xf
#define BIT_BT_PRI_DETECT_TO_8730A(x) (((x) & BIT_MASK_BT_PRI_DETECT_TO_8730A) << BIT_SHIFT_BT_PRI_DETECT_TO_8730A)
#define BITS_BT_PRI_DETECT_TO_8730A (BIT_MASK_BT_PRI_DETECT_TO_8730A << BIT_SHIFT_BT_PRI_DETECT_TO_8730A)
#define BIT_CLEAR_BT_PRI_DETECT_TO_8730A(x) ((x) & (~BITS_BT_PRI_DETECT_TO_8730A))
#define BIT_GET_BT_PRI_DETECT_TO_8730A(x) (((x) >> BIT_SHIFT_BT_PRI_DETECT_TO_8730A) & BIT_MASK_BT_PRI_DETECT_TO_8730A)
#define BIT_SET_BT_PRI_DETECT_TO_8730A(x, v) (BIT_CLEAR_BT_PRI_DETECT_TO_8730A(x) | BIT_BT_PRI_DETECT_TO_8730A(v))

#define BIT_R_GRANTALL_WLMASK_8730A BIT(3)
#define BIT_STATIS_BT_EN_8730A BIT(2)
#define BIT_EN_WL_ACT_MASK_8730A BIT(1)
#define BIT_ENHBT_8730A BIT(0)

/* 2 REG_BT_ENHANCED_CTRL0_8730A */

#define BIT_SHIFT_STATIS_BT_8730A 0
#define BIT_MASK_STATIS_BT_8730A 0xffffffffL
#define BIT_STATIS_BT_8730A(x) (((x) & BIT_MASK_STATIS_BT_8730A) << BIT_SHIFT_STATIS_BT_8730A)
#define BITS_STATIS_BT_8730A (BIT_MASK_STATIS_BT_8730A << BIT_SHIFT_STATIS_BT_8730A)
#define BIT_CLEAR_STATIS_BT_8730A(x) ((x) & (~BITS_STATIS_BT_8730A))
#define BIT_GET_STATIS_BT_8730A(x) (((x) >> BIT_SHIFT_STATIS_BT_8730A) & BIT_MASK_STATIS_BT_8730A)
#define BIT_SET_STATIS_BT_8730A(x, v) (BIT_CLEAR_STATIS_BT_8730A(x) | BIT_STATIS_BT_8730A(v))

/* 2 REG_BT_ENHANCED_CTRL1_8730A */

#define BIT_SHIFT_STATIS_BT_8730A 0
#define BIT_MASK_STATIS_BT_8730A 0xffffffffL
#define BIT_STATIS_BT_8730A(x) (((x) & BIT_MASK_STATIS_BT_8730A) << BIT_SHIFT_STATIS_BT_8730A)
#define BITS_STATIS_BT_8730A (BIT_MASK_STATIS_BT_8730A << BIT_SHIFT_STATIS_BT_8730A)
#define BIT_CLEAR_STATIS_BT_8730A(x) ((x) & (~BITS_STATIS_BT_8730A))
#define BIT_GET_STATIS_BT_8730A(x) (((x) >> BIT_SHIFT_STATIS_BT_8730A) & BIT_MASK_STATIS_BT_8730A)
#define BIT_SET_STATIS_BT_8730A(x, v) (BIT_CLEAR_STATIS_BT_8730A(x) | BIT_STATIS_BT_8730A(v))

/* 2 REG_BT_PROPRI_8730A */

#define BIT_SHIFT_BT_CMD_RPT_8730A 16
#define BIT_MASK_BT_CMD_RPT_8730A 0xffff
#define BIT_BT_CMD_RPT_8730A(x) (((x) & BIT_MASK_BT_CMD_RPT_8730A) << BIT_SHIFT_BT_CMD_RPT_8730A)
#define BITS_BT_CMD_RPT_8730A (BIT_MASK_BT_CMD_RPT_8730A << BIT_SHIFT_BT_CMD_RPT_8730A)
#define BIT_CLEAR_BT_CMD_RPT_8730A(x) ((x) & (~BITS_BT_CMD_RPT_8730A))
#define BIT_GET_BT_CMD_RPT_8730A(x) (((x) >> BIT_SHIFT_BT_CMD_RPT_8730A) & BIT_MASK_BT_CMD_RPT_8730A)
#define BIT_SET_BT_CMD_RPT_8730A(x, v) (BIT_CLEAR_BT_CMD_RPT_8730A(x) | BIT_BT_CMD_RPT_8730A(v))

#define BIT_SHIFT_RPT_FROM_BT_8730A 8
#define BIT_MASK_RPT_FROM_BT_8730A 0xff
#define BIT_RPT_FROM_BT_8730A(x) (((x) & BIT_MASK_RPT_FROM_BT_8730A) << BIT_SHIFT_RPT_FROM_BT_8730A)
#define BITS_RPT_FROM_BT_8730A (BIT_MASK_RPT_FROM_BT_8730A << BIT_SHIFT_RPT_FROM_BT_8730A)
#define BIT_CLEAR_RPT_FROM_BT_8730A(x) ((x) & (~BITS_RPT_FROM_BT_8730A))
#define BIT_GET_RPT_FROM_BT_8730A(x) (((x) >> BIT_SHIFT_RPT_FROM_BT_8730A) & BIT_MASK_RPT_FROM_BT_8730A)
#define BIT_SET_RPT_FROM_BT_8730A(x, v) (BIT_CLEAR_RPT_FROM_BT_8730A(x) | BIT_RPT_FROM_BT_8730A(v))

#define BIT_SHIFT_BT_HID_ISR_SET_8730A 6
#define BIT_MASK_BT_HID_ISR_SET_8730A 0x3
#define BIT_BT_HID_ISR_SET_8730A(x) (((x) & BIT_MASK_BT_HID_ISR_SET_8730A) << BIT_SHIFT_BT_HID_ISR_SET_8730A)
#define BITS_BT_HID_ISR_SET_8730A (BIT_MASK_BT_HID_ISR_SET_8730A << BIT_SHIFT_BT_HID_ISR_SET_8730A)
#define BIT_CLEAR_BT_HID_ISR_SET_8730A(x) ((x) & (~BITS_BT_HID_ISR_SET_8730A))
#define BIT_GET_BT_HID_ISR_SET_8730A(x) (((x) >> BIT_SHIFT_BT_HID_ISR_SET_8730A) & BIT_MASK_BT_HID_ISR_SET_8730A)
#define BIT_SET_BT_HID_ISR_SET_8730A(x, v) (BIT_CLEAR_BT_HID_ISR_SET_8730A(x) | BIT_BT_HID_ISR_SET_8730A(v))

#define BIT_TDMA_BT_START_NOTIFY_8730A BIT(5)
#define BIT_ENABLE_TDMA_HW_MODE_8730A BIT(4)
#define BIT_ENABLE_PTA_TDMA_MODE_8730A BIT(3)
#define BIT_ENABLE_COEXIST_TAB_IN_TDMA_8730A BIT(2)
#define BIT_GPIO2_GPIO3_EXANGE_OR_NO_BT_CCA_8730A BIT(1)
#define BIT_RTK_BT_ENABLE_8730A BIT(0)

/* 2 REG_BT_STATUS_REPORT_REGISTER_8730A */

#define BIT_SHIFT_BT_PROFILE_8730A 24
#define BIT_MASK_BT_PROFILE_8730A 0xff
#define BIT_BT_PROFILE_8730A(x) (((x) & BIT_MASK_BT_PROFILE_8730A) << BIT_SHIFT_BT_PROFILE_8730A)
#define BITS_BT_PROFILE_8730A (BIT_MASK_BT_PROFILE_8730A << BIT_SHIFT_BT_PROFILE_8730A)
#define BIT_CLEAR_BT_PROFILE_8730A(x) ((x) & (~BITS_BT_PROFILE_8730A))
#define BIT_GET_BT_PROFILE_8730A(x) (((x) >> BIT_SHIFT_BT_PROFILE_8730A) & BIT_MASK_BT_PROFILE_8730A)
#define BIT_SET_BT_PROFILE_8730A(x, v) (BIT_CLEAR_BT_PROFILE_8730A(x) | BIT_BT_PROFILE_8730A(v))

#define BIT_SHIFT_BT_POWER_8730A 16
#define BIT_MASK_BT_POWER_8730A 0xff
#define BIT_BT_POWER_8730A(x) (((x) & BIT_MASK_BT_POWER_8730A) << BIT_SHIFT_BT_POWER_8730A)
#define BITS_BT_POWER_8730A (BIT_MASK_BT_POWER_8730A << BIT_SHIFT_BT_POWER_8730A)
#define BIT_CLEAR_BT_POWER_8730A(x) ((x) & (~BITS_BT_POWER_8730A))
#define BIT_GET_BT_POWER_8730A(x) (((x) >> BIT_SHIFT_BT_POWER_8730A) & BIT_MASK_BT_POWER_8730A)
#define BIT_SET_BT_POWER_8730A(x, v) (BIT_CLEAR_BT_POWER_8730A(x) | BIT_BT_POWER_8730A(v))

#define BIT_SHIFT_BT_PREDECT_STATUS_8730A 8
#define BIT_MASK_BT_PREDECT_STATUS_8730A 0xff
#define BIT_BT_PREDECT_STATUS_8730A(x) (((x) & BIT_MASK_BT_PREDECT_STATUS_8730A) << BIT_SHIFT_BT_PREDECT_STATUS_8730A)
#define BITS_BT_PREDECT_STATUS_8730A (BIT_MASK_BT_PREDECT_STATUS_8730A << BIT_SHIFT_BT_PREDECT_STATUS_8730A)
#define BIT_CLEAR_BT_PREDECT_STATUS_8730A(x) ((x) & (~BITS_BT_PREDECT_STATUS_8730A))
#define BIT_GET_BT_PREDECT_STATUS_8730A(x) (((x) >> BIT_SHIFT_BT_PREDECT_STATUS_8730A) & BIT_MASK_BT_PREDECT_STATUS_8730A)
#define BIT_SET_BT_PREDECT_STATUS_8730A(x, v) (BIT_CLEAR_BT_PREDECT_STATUS_8730A(x) | BIT_BT_PREDECT_STATUS_8730A(v))

#define BIT_SHIFT_BT_CMD_ID_8730A 0
#define BIT_MASK_BT_CMD_ID_8730A 0xff
#define BIT_BT_CMD_ID_8730A(x) (((x) & BIT_MASK_BT_CMD_ID_8730A) << BIT_SHIFT_BT_CMD_ID_8730A)
#define BITS_BT_CMD_ID_8730A (BIT_MASK_BT_CMD_ID_8730A << BIT_SHIFT_BT_CMD_ID_8730A)
#define BIT_CLEAR_BT_CMD_ID_8730A(x) ((x) & (~BITS_BT_CMD_ID_8730A))
#define BIT_GET_BT_CMD_ID_8730A(x) (((x) >> BIT_SHIFT_BT_CMD_ID_8730A) & BIT_MASK_BT_CMD_ID_8730A)
#define BIT_SET_BT_CMD_ID_8730A(x, v) (BIT_CLEAR_BT_CMD_ID_8730A(x) | BIT_BT_CMD_ID_8730A(v))

/* 2 REG_BT_INTERRUPT_CONTROL_REGISTER_8730A */
#define BIT_WLAN_RPT_NOTIFY_8730A BIT(31)
#define BIT_EN_WLAN_RPT_AND_BT_QUERY_8730A BIT(30)
#define BIT_EN_MAC_NULL_PKT_NOTIFY_8730A BIT(29)
#define BIT_EN_BT_STSTUS_RPT_8730A BIT(28)
#define BIT_EN_BT_POWER_8730A BIT(27)
#define BIT_EN_BT_CHANNEL_8730A BIT(26)
#define BIT_EN_BT_SLOT_CHANGE_8730A BIT(25)
#define BIT_EN_BT_PROFILE_OR_HID_8730A BIT(24)

#define BIT_SHIFT_WLAN_RPT_DATA_8730A 16
#define BIT_MASK_WLAN_RPT_DATA_8730A 0xff
#define BIT_WLAN_RPT_DATA_8730A(x) (((x) & BIT_MASK_WLAN_RPT_DATA_8730A) << BIT_SHIFT_WLAN_RPT_DATA_8730A)
#define BITS_WLAN_RPT_DATA_8730A (BIT_MASK_WLAN_RPT_DATA_8730A << BIT_SHIFT_WLAN_RPT_DATA_8730A)
#define BIT_CLEAR_WLAN_RPT_DATA_8730A(x) ((x) & (~BITS_WLAN_RPT_DATA_8730A))
#define BIT_GET_WLAN_RPT_DATA_8730A(x) (((x) >> BIT_SHIFT_WLAN_RPT_DATA_8730A) & BIT_MASK_WLAN_RPT_DATA_8730A)
#define BIT_SET_WLAN_RPT_DATA_8730A(x, v) (BIT_CLEAR_WLAN_RPT_DATA_8730A(x) | BIT_WLAN_RPT_DATA_8730A(v))

#define BIT_SHIFT_TO_BT_CMDID_8730A 8
#define BIT_MASK_TO_BT_CMDID_8730A 0xff
#define BIT_TO_BT_CMDID_8730A(x) (((x) & BIT_MASK_TO_BT_CMDID_8730A) << BIT_SHIFT_TO_BT_CMDID_8730A)
#define BITS_TO_BT_CMDID_8730A (BIT_MASK_TO_BT_CMDID_8730A << BIT_SHIFT_TO_BT_CMDID_8730A)
#define BIT_CLEAR_TO_BT_CMDID_8730A(x) ((x) & (~BITS_TO_BT_CMDID_8730A))
#define BIT_GET_TO_BT_CMDID_8730A(x) (((x) >> BIT_SHIFT_TO_BT_CMDID_8730A) & BIT_MASK_TO_BT_CMDID_8730A)
#define BIT_SET_TO_BT_CMDID_8730A(x, v) (BIT_CLEAR_TO_BT_CMDID_8730A(x) | BIT_TO_BT_CMDID_8730A(v))

#define BIT_SHIFT_BT_DATA_8730A 0
#define BIT_MASK_BT_DATA_8730A 0xff
#define BIT_BT_DATA_8730A(x) (((x) & BIT_MASK_BT_DATA_8730A) << BIT_SHIFT_BT_DATA_8730A)
#define BITS_BT_DATA_8730A (BIT_MASK_BT_DATA_8730A << BIT_SHIFT_BT_DATA_8730A)
#define BIT_CLEAR_BT_DATA_8730A(x) ((x) & (~BITS_BT_DATA_8730A))
#define BIT_GET_BT_DATA_8730A(x) (((x) >> BIT_SHIFT_BT_DATA_8730A) & BIT_MASK_BT_DATA_8730A)
#define BIT_SET_BT_DATA_8730A(x, v) (BIT_CLEAR_BT_DATA_8730A(x) | BIT_BT_DATA_8730A(v))

/* 2 REG_WLAN_REPORT_TIME_OUT_CONTROL_REGISTER_8730A */

#define BIT_SHIFT_WLAN_RPT_TO_8730A 0
#define BIT_MASK_WLAN_RPT_TO_8730A 0xff
#define BIT_WLAN_RPT_TO_8730A(x) (((x) & BIT_MASK_WLAN_RPT_TO_8730A) << BIT_SHIFT_WLAN_RPT_TO_8730A)
#define BITS_WLAN_RPT_TO_8730A (BIT_MASK_WLAN_RPT_TO_8730A << BIT_SHIFT_WLAN_RPT_TO_8730A)
#define BIT_CLEAR_WLAN_RPT_TO_8730A(x) ((x) & (~BITS_WLAN_RPT_TO_8730A))
#define BIT_GET_WLAN_RPT_TO_8730A(x) (((x) >> BIT_SHIFT_WLAN_RPT_TO_8730A) & BIT_MASK_WLAN_RPT_TO_8730A)
#define BIT_SET_WLAN_RPT_TO_8730A(x, v) (BIT_CLEAR_WLAN_RPT_TO_8730A(x) | BIT_WLAN_RPT_TO_8730A(v))

/* 2 REG_CH_COEXIST_8730A */

#define BIT_SHIFT_ISOLATION_CHK_0_8730A 1
#define BIT_MASK_ISOLATION_CHK_0_8730A 0x7fffff
#define BIT_ISOLATION_CHK_0_8730A(x) (((x) & BIT_MASK_ISOLATION_CHK_0_8730A) << BIT_SHIFT_ISOLATION_CHK_0_8730A)
#define BITS_ISOLATION_CHK_0_8730A (BIT_MASK_ISOLATION_CHK_0_8730A << BIT_SHIFT_ISOLATION_CHK_0_8730A)
#define BIT_CLEAR_ISOLATION_CHK_0_8730A(x) ((x) & (~BITS_ISOLATION_CHK_0_8730A))
#define BIT_GET_ISOLATION_CHK_0_8730A(x) (((x) >> BIT_SHIFT_ISOLATION_CHK_0_8730A) & BIT_MASK_ISOLATION_CHK_0_8730A)
#define BIT_SET_ISOLATION_CHK_0_8730A(x, v) (BIT_CLEAR_ISOLATION_CHK_0_8730A(x) | BIT_ISOLATION_CHK_0_8730A(v))

#define BIT_ISOLATION_EN_8730A BIT(0)

/* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_1_8730A */

#define BIT_SHIFT_ISOLATION_CHK_1_8730A 0
#define BIT_MASK_ISOLATION_CHK_1_8730A 0xffffffffL
#define BIT_ISOLATION_CHK_1_8730A(x) (((x) & BIT_MASK_ISOLATION_CHK_1_8730A) << BIT_SHIFT_ISOLATION_CHK_1_8730A)
#define BITS_ISOLATION_CHK_1_8730A (BIT_MASK_ISOLATION_CHK_1_8730A << BIT_SHIFT_ISOLATION_CHK_1_8730A)
#define BIT_CLEAR_ISOLATION_CHK_1_8730A(x) ((x) & (~BITS_ISOLATION_CHK_1_8730A))
#define BIT_GET_ISOLATION_CHK_1_8730A(x) (((x) >> BIT_SHIFT_ISOLATION_CHK_1_8730A) & BIT_MASK_ISOLATION_CHK_1_8730A)
#define BIT_SET_ISOLATION_CHK_1_8730A(x, v) (BIT_CLEAR_ISOLATION_CHK_1_8730A(x) | BIT_ISOLATION_CHK_1_8730A(v))

/* 2 REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_2_8730A */

#define BIT_SHIFT_ISOLATION_CHK_2_8730A 0
#define BIT_MASK_ISOLATION_CHK_2_8730A 0xffffff
#define BIT_ISOLATION_CHK_2_8730A(x) (((x) & BIT_MASK_ISOLATION_CHK_2_8730A) << BIT_SHIFT_ISOLATION_CHK_2_8730A)
#define BITS_ISOLATION_CHK_2_8730A (BIT_MASK_ISOLATION_CHK_2_8730A << BIT_SHIFT_ISOLATION_CHK_2_8730A)
#define BIT_CLEAR_ISOLATION_CHK_2_8730A(x) ((x) & (~BITS_ISOLATION_CHK_2_8730A))
#define BIT_GET_ISOLATION_CHK_2_8730A(x) (((x) >> BIT_SHIFT_ISOLATION_CHK_2_8730A) & BIT_MASK_ISOLATION_CHK_2_8730A)
#define BIT_SET_ISOLATION_CHK_2_8730A(x, v) (BIT_CLEAR_ISOLATION_CHK_2_8730A(x) | BIT_ISOLATION_CHK_2_8730A(v))

/* 2 REG_BT_INTERRUPT_STATUS_REGISTER_8730A */
#define BIT_BT_HID_ISR_8730A BIT(7)
#define BIT_BT_QUERY_ISR_8730A BIT(6)
#define BIT_MAC_NULL_PKT_NOTIFY_ISR_8730A BIT(5)
#define BIT_WLAN_RPT_ISR_8730A BIT(4)
#define BIT_BT_POWER_ISR_8730A BIT(3)
#define BIT_BT_CHANNEL_ISR_8730A BIT(2)
#define BIT_BT_SLOT_CHANGE_ISR_8730A BIT(1)
#define BIT_BT_PROFILE_ISR_8730A BIT(0)

/* 2 REG_BT_TDMA_TIME_REGISTER_8730A */

#define BIT_SHIFT_BT_TIME_8730A 6
#define BIT_MASK_BT_TIME_8730A 0x3ffffff
#define BIT_BT_TIME_8730A(x) (((x) & BIT_MASK_BT_TIME_8730A) << BIT_SHIFT_BT_TIME_8730A)
#define BITS_BT_TIME_8730A (BIT_MASK_BT_TIME_8730A << BIT_SHIFT_BT_TIME_8730A)
#define BIT_CLEAR_BT_TIME_8730A(x) ((x) & (~BITS_BT_TIME_8730A))
#define BIT_GET_BT_TIME_8730A(x) (((x) >> BIT_SHIFT_BT_TIME_8730A) & BIT_MASK_BT_TIME_8730A)
#define BIT_SET_BT_TIME_8730A(x, v) (BIT_CLEAR_BT_TIME_8730A(x) | BIT_BT_TIME_8730A(v))

#define BIT_SHIFT_BT_RPT_SAMPLE_RATE_8730A 0
#define BIT_MASK_BT_RPT_SAMPLE_RATE_8730A 0x3f
#define BIT_BT_RPT_SAMPLE_RATE_8730A(x) (((x) & BIT_MASK_BT_RPT_SAMPLE_RATE_8730A) << BIT_SHIFT_BT_RPT_SAMPLE_RATE_8730A)
#define BITS_BT_RPT_SAMPLE_RATE_8730A (BIT_MASK_BT_RPT_SAMPLE_RATE_8730A << BIT_SHIFT_BT_RPT_SAMPLE_RATE_8730A)
#define BIT_CLEAR_BT_RPT_SAMPLE_RATE_8730A(x) ((x) & (~BITS_BT_RPT_SAMPLE_RATE_8730A))
#define BIT_GET_BT_RPT_SAMPLE_RATE_8730A(x) (((x) >> BIT_SHIFT_BT_RPT_SAMPLE_RATE_8730A) & BIT_MASK_BT_RPT_SAMPLE_RATE_8730A)
#define BIT_SET_BT_RPT_SAMPLE_RATE_8730A(x, v) (BIT_CLEAR_BT_RPT_SAMPLE_RATE_8730A(x) | BIT_BT_RPT_SAMPLE_RATE_8730A(v))

/* 2 REG_BT_ACT_REGISTER_8730A */
#define BIT_B_AX_BT_BLE_EN_8730A BIT(24)

#define BIT_SHIFT_BT_EISR_EN_8730A 16
#define BIT_MASK_BT_EISR_EN_8730A 0xff
#define BIT_BT_EISR_EN_8730A(x) (((x) & BIT_MASK_BT_EISR_EN_8730A) << BIT_SHIFT_BT_EISR_EN_8730A)
#define BITS_BT_EISR_EN_8730A (BIT_MASK_BT_EISR_EN_8730A << BIT_SHIFT_BT_EISR_EN_8730A)
#define BIT_CLEAR_BT_EISR_EN_8730A(x) ((x) & (~BITS_BT_EISR_EN_8730A))
#define BIT_GET_BT_EISR_EN_8730A(x) (((x) >> BIT_SHIFT_BT_EISR_EN_8730A) & BIT_MASK_BT_EISR_EN_8730A)
#define BIT_SET_BT_EISR_EN_8730A(x, v) (BIT_CLEAR_BT_EISR_EN_8730A(x) | BIT_BT_EISR_EN_8730A(v))

#define BIT_BT_ACT_FALLING_ISR_8730A BIT(10)
#define BIT_BT_ACT_RISING_ISR_8730A BIT(9)
#define BIT_TDMA_TO_ISR_8730A BIT(8)

#define BIT_SHIFT_BT_CH_8730A 0
#define BIT_MASK_BT_CH_8730A 0x7f
#define BIT_BT_CH_8730A(x) (((x) & BIT_MASK_BT_CH_8730A) << BIT_SHIFT_BT_CH_8730A)
#define BITS_BT_CH_8730A (BIT_MASK_BT_CH_8730A << BIT_SHIFT_BT_CH_8730A)
#define BIT_CLEAR_BT_CH_8730A(x) ((x) & (~BITS_BT_CH_8730A))
#define BIT_GET_BT_CH_8730A(x) (((x) >> BIT_SHIFT_BT_CH_8730A) & BIT_MASK_BT_CH_8730A)
#define BIT_SET_BT_CH_8730A(x, v) (BIT_CLEAR_BT_CH_8730A(x) | BIT_BT_CH_8730A(v))

/* 2 REG_LTR_IDLE_LATENCY_V2_8730A */

#define BIT_SHIFT_LTR_IDLE_LATENCY_8730A 0
#define BIT_MASK_LTR_IDLE_LATENCY_8730A 0xffffffffL
#define BIT_LTR_IDLE_LATENCY_8730A(x) (((x) & BIT_MASK_LTR_IDLE_LATENCY_8730A) << BIT_SHIFT_LTR_IDLE_LATENCY_8730A)
#define BITS_LTR_IDLE_LATENCY_8730A (BIT_MASK_LTR_IDLE_LATENCY_8730A << BIT_SHIFT_LTR_IDLE_LATENCY_8730A)
#define BIT_CLEAR_LTR_IDLE_LATENCY_8730A(x) ((x) & (~BITS_LTR_IDLE_LATENCY_8730A))
#define BIT_GET_LTR_IDLE_LATENCY_8730A(x) (((x) >> BIT_SHIFT_LTR_IDLE_LATENCY_8730A) & BIT_MASK_LTR_IDLE_LATENCY_8730A)
#define BIT_SET_LTR_IDLE_LATENCY_8730A(x, v) (BIT_CLEAR_LTR_IDLE_LATENCY_8730A(x) | BIT_LTR_IDLE_LATENCY_8730A(v))

/* 2 REG_LTR_ACTIVE_LATENCY_V2_8730A */

#define BIT_SHIFT_LTR_ACTIVE_LATENCY_8730A 0
#define BIT_MASK_LTR_ACTIVE_LATENCY_8730A 0xffffffffL
#define BIT_LTR_ACTIVE_LATENCY_8730A(x) (((x) & BIT_MASK_LTR_ACTIVE_LATENCY_8730A) << BIT_SHIFT_LTR_ACTIVE_LATENCY_8730A)
#define BITS_LTR_ACTIVE_LATENCY_8730A (BIT_MASK_LTR_ACTIVE_LATENCY_8730A << BIT_SHIFT_LTR_ACTIVE_LATENCY_8730A)
#define BIT_CLEAR_LTR_ACTIVE_LATENCY_8730A(x) ((x) & (~BITS_LTR_ACTIVE_LATENCY_8730A))
#define BIT_GET_LTR_ACTIVE_LATENCY_8730A(x) (((x) >> BIT_SHIFT_LTR_ACTIVE_LATENCY_8730A) & BIT_MASK_LTR_ACTIVE_LATENCY_8730A)
#define BIT_SET_LTR_ACTIVE_LATENCY_8730A(x, v) (BIT_CLEAR_LTR_ACTIVE_LATENCY_8730A(x) | BIT_LTR_ACTIVE_LATENCY_8730A(v))

/* 2 REG_OBFF_CTRL_8730A */

#define BIT_SHIFT_LTR_CTRL_8730A 24
#define BIT_MASK_LTR_CTRL_8730A 0xff
#define BIT_LTR_CTRL_8730A(x) (((x) & BIT_MASK_LTR_CTRL_8730A) << BIT_SHIFT_LTR_CTRL_8730A)
#define BITS_LTR_CTRL_8730A (BIT_MASK_LTR_CTRL_8730A << BIT_SHIFT_LTR_CTRL_8730A)
#define BIT_CLEAR_LTR_CTRL_8730A(x) ((x) & (~BITS_LTR_CTRL_8730A))
#define BIT_GET_LTR_CTRL_8730A(x) (((x) >> BIT_SHIFT_LTR_CTRL_8730A) & BIT_MASK_LTR_CTRL_8730A)
#define BIT_SET_LTR_CTRL_8730A(x, v) (BIT_CLEAR_LTR_CTRL_8730A(x) | BIT_LTR_CTRL_8730A(v))

#define BIT_LTR_IDLE_FLAG_8730A BIT(23)
#define BIT_LTR_ACT_FLAG_8730A BIT(22)

#define BIT_SHIFT_OBFF_CTRL_8730A 0
#define BIT_MASK_OBFF_CTRL_8730A 0x3fffff
#define BIT_OBFF_CTRL_8730A(x) (((x) & BIT_MASK_OBFF_CTRL_8730A) << BIT_SHIFT_OBFF_CTRL_8730A)
#define BITS_OBFF_CTRL_8730A (BIT_MASK_OBFF_CTRL_8730A << BIT_SHIFT_OBFF_CTRL_8730A)
#define BIT_CLEAR_OBFF_CTRL_8730A(x) ((x) & (~BITS_OBFF_CTRL_8730A))
#define BIT_GET_OBFF_CTRL_8730A(x) (((x) >> BIT_SHIFT_OBFF_CTRL_8730A) & BIT_MASK_OBFF_CTRL_8730A)
#define BIT_SET_OBFF_CTRL_8730A(x, v) (BIT_CLEAR_OBFF_CTRL_8730A(x) | BIT_OBFF_CTRL_8730A(v))

/* 2 REG_LTR_CTRL_8730A */

#define BIT_SHIFT_LTR_RPBACC_ID_HIGH_8730A 25
#define BIT_MASK_LTR_RPBACC_ID_HIGH_8730A 0x7
#define BIT_LTR_RPBACC_ID_HIGH_8730A(x) (((x) & BIT_MASK_LTR_RPBACC_ID_HIGH_8730A) << BIT_SHIFT_LTR_RPBACC_ID_HIGH_8730A)
#define BITS_LTR_RPBACC_ID_HIGH_8730A (BIT_MASK_LTR_RPBACC_ID_HIGH_8730A << BIT_SHIFT_LTR_RPBACC_ID_HIGH_8730A)
#define BIT_CLEAR_LTR_RPBACC_ID_HIGH_8730A(x) ((x) & (~BITS_LTR_RPBACC_ID_HIGH_8730A))
#define BIT_GET_LTR_RPBACC_ID_HIGH_8730A(x) (((x) >> BIT_SHIFT_LTR_RPBACC_ID_HIGH_8730A) & BIT_MASK_LTR_RPBACC_ID_HIGH_8730A)
#define BIT_SET_LTR_RPBACC_ID_HIGH_8730A(x, v) (BIT_CLEAR_LTR_RPBACC_ID_HIGH_8730A(x) | BIT_LTR_RPBACC_ID_HIGH_8730A(v))

#define BIT_SHIFT_LTR_RPBACC_ID_MEDIA_8730A 22
#define BIT_MASK_LTR_RPBACC_ID_MEDIA_8730A 0x7
#define BIT_LTR_RPBACC_ID_MEDIA_8730A(x) (((x) & BIT_MASK_LTR_RPBACC_ID_MEDIA_8730A) << BIT_SHIFT_LTR_RPBACC_ID_MEDIA_8730A)
#define BITS_LTR_RPBACC_ID_MEDIA_8730A (BIT_MASK_LTR_RPBACC_ID_MEDIA_8730A << BIT_SHIFT_LTR_RPBACC_ID_MEDIA_8730A)
#define BIT_CLEAR_LTR_RPBACC_ID_MEDIA_8730A(x) ((x) & (~BITS_LTR_RPBACC_ID_MEDIA_8730A))
#define BIT_GET_LTR_RPBACC_ID_MEDIA_8730A(x) (((x) >> BIT_SHIFT_LTR_RPBACC_ID_MEDIA_8730A) & BIT_MASK_LTR_RPBACC_ID_MEDIA_8730A)
#define BIT_SET_LTR_RPBACC_ID_MEDIA_8730A(x, v) (BIT_CLEAR_LTR_RPBACC_ID_MEDIA_8730A(x) | BIT_LTR_RPBACC_ID_MEDIA_8730A(v))

#define BIT_SHIFT_LTR_RPBACC_ID_LOW_8730A 19
#define BIT_MASK_LTR_RPBACC_ID_LOW_8730A 0x7
#define BIT_LTR_RPBACC_ID_LOW_8730A(x) (((x) & BIT_MASK_LTR_RPBACC_ID_LOW_8730A) << BIT_SHIFT_LTR_RPBACC_ID_LOW_8730A)
#define BITS_LTR_RPBACC_ID_LOW_8730A (BIT_MASK_LTR_RPBACC_ID_LOW_8730A << BIT_SHIFT_LTR_RPBACC_ID_LOW_8730A)
#define BIT_CLEAR_LTR_RPBACC_ID_LOW_8730A(x) ((x) & (~BITS_LTR_RPBACC_ID_LOW_8730A))
#define BIT_GET_LTR_RPBACC_ID_LOW_8730A(x) (((x) >> BIT_SHIFT_LTR_RPBACC_ID_LOW_8730A) & BIT_MASK_LTR_RPBACC_ID_LOW_8730A)
#define BIT_SET_LTR_RPBACC_ID_LOW_8730A(x, v) (BIT_CLEAR_LTR_RPBACC_ID_LOW_8730A(x) | BIT_LTR_RPBACC_ID_LOW_8730A(v))

#define BIT_RPBACC_CLRBLOCK_8730A BIT(18)
#define BIT_LTR_RPBACC_EN_8730A BIT(17)

#define BIT_SHIFT_LTR_SPACE_ID_8730A 15
#define BIT_MASK_LTR_SPACE_ID_8730A 0x3
#define BIT_LTR_SPACE_ID_8730A(x) (((x) & BIT_MASK_LTR_SPACE_ID_8730A) << BIT_SHIFT_LTR_SPACE_ID_8730A)
#define BITS_LTR_SPACE_ID_8730A (BIT_MASK_LTR_SPACE_ID_8730A << BIT_SHIFT_LTR_SPACE_ID_8730A)
#define BIT_CLEAR_LTR_SPACE_ID_8730A(x) ((x) & (~BITS_LTR_SPACE_ID_8730A))
#define BIT_GET_LTR_SPACE_ID_8730A(x) (((x) >> BIT_SHIFT_LTR_SPACE_ID_8730A) & BIT_MASK_LTR_SPACE_ID_8730A)
#define BIT_SET_LTR_SPACE_ID_8730A(x, v) (BIT_CLEAR_LTR_SPACE_ID_8730A(x) | BIT_LTR_SPACE_ID_8730A(v))

#define BIT_SHIFT_LTR_IDLE_TIMER_ID_8730A 12
#define BIT_MASK_LTR_IDLE_TIMER_ID_8730A 0x7
#define BIT_LTR_IDLE_TIMER_ID_8730A(x) (((x) & BIT_MASK_LTR_IDLE_TIMER_ID_8730A) << BIT_SHIFT_LTR_IDLE_TIMER_ID_8730A)
#define BITS_LTR_IDLE_TIMER_ID_8730A (BIT_MASK_LTR_IDLE_TIMER_ID_8730A << BIT_SHIFT_LTR_IDLE_TIMER_ID_8730A)
#define BIT_CLEAR_LTR_IDLE_TIMER_ID_8730A(x) ((x) & (~BITS_LTR_IDLE_TIMER_ID_8730A))
#define BIT_GET_LTR_IDLE_TIMER_ID_8730A(x) (((x) >> BIT_SHIFT_LTR_IDLE_TIMER_ID_8730A) & BIT_MASK_LTR_IDLE_TIMER_ID_8730A)
#define BIT_SET_LTR_IDLE_TIMER_ID_8730A(x, v) (BIT_CLEAR_LTR_IDLE_TIMER_ID_8730A(x) | BIT_LTR_IDLE_TIMER_ID_8730A(v))

#define BIT_SHIFT_BLKHWBCN_TIMER_ID_8730A 9
#define BIT_MASK_BLKHWBCN_TIMER_ID_8730A 0x7
#define BIT_BLKHWBCN_TIMER_ID_8730A(x) (((x) & BIT_MASK_BLKHWBCN_TIMER_ID_8730A) << BIT_SHIFT_BLKHWBCN_TIMER_ID_8730A)
#define BITS_BLKHWBCN_TIMER_ID_8730A (BIT_MASK_BLKHWBCN_TIMER_ID_8730A << BIT_SHIFT_BLKHWBCN_TIMER_ID_8730A)
#define BIT_CLEAR_BLKHWBCN_TIMER_ID_8730A(x) ((x) & (~BITS_BLKHWBCN_TIMER_ID_8730A))
#define BIT_GET_BLKHWBCN_TIMER_ID_8730A(x) (((x) >> BIT_SHIFT_BLKHWBCN_TIMER_ID_8730A) & BIT_MASK_BLKHWBCN_TIMER_ID_8730A)
#define BIT_SET_BLKHWBCN_TIMER_ID_8730A(x, v) (BIT_CLEAR_BLKHWBCN_TIMER_ID_8730A(x) | BIT_BLKHWBCN_TIMER_ID_8730A(v))

#define BIT_OBFF_LTRIDLE_EN_8730A BIT(8)
#define BIT_CFG_DELAY_LTR_ACT_8730A BIT(7)
#define BIT_CFG_CTS_LTRACT_8730A BIT(6)
#define BIT_LTRIDLE_NO_SNOOP_8730A BIT(5)
#define BIT_LTRACT_EN_INCPUACT_8730A BIT(4)
#define BIT_APP_REQ_LTRACT_8730A BIT(3)
#define BIT_APP_REQ_LTRIDLE_8730A BIT(2)
#define BIT_LTR_HW_EN_8730A BIT(1)
#define BIT_LTR_EN_8730A BIT(0)

/* 2 REG_LTR_CTRL2_8730A */

#define BIT_SHIFT_OBFF_TIMER_ID_HIGH_8730A 29
#define BIT_MASK_OBFF_TIMER_ID_HIGH_8730A 0x7
#define BIT_OBFF_TIMER_ID_HIGH_8730A(x) (((x) & BIT_MASK_OBFF_TIMER_ID_HIGH_8730A) << BIT_SHIFT_OBFF_TIMER_ID_HIGH_8730A)
#define BITS_OBFF_TIMER_ID_HIGH_8730A (BIT_MASK_OBFF_TIMER_ID_HIGH_8730A << BIT_SHIFT_OBFF_TIMER_ID_HIGH_8730A)
#define BIT_CLEAR_OBFF_TIMER_ID_HIGH_8730A(x) ((x) & (~BITS_OBFF_TIMER_ID_HIGH_8730A))
#define BIT_GET_OBFF_TIMER_ID_HIGH_8730A(x) (((x) >> BIT_SHIFT_OBFF_TIMER_ID_HIGH_8730A) & BIT_MASK_OBFF_TIMER_ID_HIGH_8730A)
#define BIT_SET_OBFF_TIMER_ID_HIGH_8730A(x, v) (BIT_CLEAR_OBFF_TIMER_ID_HIGH_8730A(x) | BIT_OBFF_TIMER_ID_HIGH_8730A(v))

#define BIT_SHIFT_HIGH_RATE_BDRY_8730A 16
#define BIT_MASK_HIGH_RATE_BDRY_8730A 0x7f
#define BIT_HIGH_RATE_BDRY_8730A(x) (((x) & BIT_MASK_HIGH_RATE_BDRY_8730A) << BIT_SHIFT_HIGH_RATE_BDRY_8730A)
#define BITS_HIGH_RATE_BDRY_8730A (BIT_MASK_HIGH_RATE_BDRY_8730A << BIT_SHIFT_HIGH_RATE_BDRY_8730A)
#define BIT_CLEAR_HIGH_RATE_BDRY_8730A(x) ((x) & (~BITS_HIGH_RATE_BDRY_8730A))
#define BIT_GET_HIGH_RATE_BDRY_8730A(x) (((x) >> BIT_SHIFT_HIGH_RATE_BDRY_8730A) & BIT_MASK_HIGH_RATE_BDRY_8730A)
#define BIT_SET_HIGH_RATE_BDRY_8730A(x, v) (BIT_CLEAR_HIGH_RATE_BDRY_8730A(x) | BIT_HIGH_RATE_BDRY_8730A(v))

#define BIT_SHIFT_LOW_RATE_BDRY_8730A 9
#define BIT_MASK_LOW_RATE_BDRY_8730A 0x7f
#define BIT_LOW_RATE_BDRY_8730A(x) (((x) & BIT_MASK_LOW_RATE_BDRY_8730A) << BIT_SHIFT_LOW_RATE_BDRY_8730A)
#define BITS_LOW_RATE_BDRY_8730A (BIT_MASK_LOW_RATE_BDRY_8730A << BIT_SHIFT_LOW_RATE_BDRY_8730A)
#define BIT_CLEAR_LOW_RATE_BDRY_8730A(x) ((x) & (~BITS_LOW_RATE_BDRY_8730A))
#define BIT_GET_LOW_RATE_BDRY_8730A(x) (((x) >> BIT_SHIFT_LOW_RATE_BDRY_8730A) & BIT_MASK_LOW_RATE_BDRY_8730A)
#define BIT_SET_LOW_RATE_BDRY_8730A(x, v) (BIT_CLEAR_LOW_RATE_BDRY_8730A(x) | BIT_LOW_RATE_BDRY_8730A(v))

#define BIT_SHIFT_HIGH_RATE_TRIGS_8730A 7
#define BIT_MASK_HIGH_RATE_TRIGS_8730A 0x3
#define BIT_HIGH_RATE_TRIGS_8730A(x) (((x) & BIT_MASK_HIGH_RATE_TRIGS_8730A) << BIT_SHIFT_HIGH_RATE_TRIGS_8730A)
#define BITS_HIGH_RATE_TRIGS_8730A (BIT_MASK_HIGH_RATE_TRIGS_8730A << BIT_SHIFT_HIGH_RATE_TRIGS_8730A)
#define BIT_CLEAR_HIGH_RATE_TRIGS_8730A(x) ((x) & (~BITS_HIGH_RATE_TRIGS_8730A))
#define BIT_GET_HIGH_RATE_TRIGS_8730A(x) (((x) >> BIT_SHIFT_HIGH_RATE_TRIGS_8730A) & BIT_MASK_HIGH_RATE_TRIGS_8730A)
#define BIT_SET_HIGH_RATE_TRIGS_8730A(x, v) (BIT_CLEAR_HIGH_RATE_TRIGS_8730A(x) | BIT_HIGH_RATE_TRIGS_8730A(v))

#define BIT_SHIFT_MEDIA_RATE_TRIGS_8730A 5
#define BIT_MASK_MEDIA_RATE_TRIGS_8730A 0x3
#define BIT_MEDIA_RATE_TRIGS_8730A(x) (((x) & BIT_MASK_MEDIA_RATE_TRIGS_8730A) << BIT_SHIFT_MEDIA_RATE_TRIGS_8730A)
#define BITS_MEDIA_RATE_TRIGS_8730A (BIT_MASK_MEDIA_RATE_TRIGS_8730A << BIT_SHIFT_MEDIA_RATE_TRIGS_8730A)
#define BIT_CLEAR_MEDIA_RATE_TRIGS_8730A(x) ((x) & (~BITS_MEDIA_RATE_TRIGS_8730A))
#define BIT_GET_MEDIA_RATE_TRIGS_8730A(x) (((x) >> BIT_SHIFT_MEDIA_RATE_TRIGS_8730A) & BIT_MASK_MEDIA_RATE_TRIGS_8730A)
#define BIT_SET_MEDIA_RATE_TRIGS_8730A(x, v) (BIT_CLEAR_MEDIA_RATE_TRIGS_8730A(x) | BIT_MEDIA_RATE_TRIGS_8730A(v))

#define BIT_SHIFT_LOW_RATE_TRIGS_8730A 3
#define BIT_MASK_LOW_RATE_TRIGS_8730A 0x3
#define BIT_LOW_RATE_TRIGS_8730A(x) (((x) & BIT_MASK_LOW_RATE_TRIGS_8730A) << BIT_SHIFT_LOW_RATE_TRIGS_8730A)
#define BITS_LOW_RATE_TRIGS_8730A (BIT_MASK_LOW_RATE_TRIGS_8730A << BIT_SHIFT_LOW_RATE_TRIGS_8730A)
#define BIT_CLEAR_LOW_RATE_TRIGS_8730A(x) ((x) & (~BITS_LOW_RATE_TRIGS_8730A))
#define BIT_GET_LOW_RATE_TRIGS_8730A(x) (((x) >> BIT_SHIFT_LOW_RATE_TRIGS_8730A) & BIT_MASK_LOW_RATE_TRIGS_8730A)
#define BIT_SET_LOW_RATE_TRIGS_8730A(x, v) (BIT_CLEAR_LOW_RATE_TRIGS_8730A(x) | BIT_LOW_RATE_TRIGS_8730A(v))

#define BIT_SHIFT_RX_EXHAUST_ID_8730A 0
#define BIT_MASK_RX_EXHAUST_ID_8730A 0x7
#define BIT_RX_EXHAUST_ID_8730A(x) (((x) & BIT_MASK_RX_EXHAUST_ID_8730A) << BIT_SHIFT_RX_EXHAUST_ID_8730A)
#define BITS_RX_EXHAUST_ID_8730A (BIT_MASK_RX_EXHAUST_ID_8730A << BIT_SHIFT_RX_EXHAUST_ID_8730A)
#define BIT_CLEAR_RX_EXHAUST_ID_8730A(x) ((x) & (~BITS_RX_EXHAUST_ID_8730A))
#define BIT_GET_RX_EXHAUST_ID_8730A(x) (((x) >> BIT_SHIFT_RX_EXHAUST_ID_8730A) & BIT_MASK_RX_EXHAUST_ID_8730A)
#define BIT_SET_RX_EXHAUST_ID_8730A(x, v) (BIT_CLEAR_RX_EXHAUST_ID_8730A(x) | BIT_RX_EXHAUST_ID_8730A(v))

/* 2 REG_ANTTRN_CTR_V1_8730A */

#define BIT_SHIFT_TRAIN_STA_ADDR1_8730A 0
#define BIT_MASK_TRAIN_STA_ADDR1_8730A 0xffffffffL
#define BIT_TRAIN_STA_ADDR1_8730A(x) (((x) & BIT_MASK_TRAIN_STA_ADDR1_8730A) << BIT_SHIFT_TRAIN_STA_ADDR1_8730A)
#define BITS_TRAIN_STA_ADDR1_8730A (BIT_MASK_TRAIN_STA_ADDR1_8730A << BIT_SHIFT_TRAIN_STA_ADDR1_8730A)
#define BIT_CLEAR_TRAIN_STA_ADDR1_8730A(x) ((x) & (~BITS_TRAIN_STA_ADDR1_8730A))
#define BIT_GET_TRAIN_STA_ADDR1_8730A(x) (((x) >> BIT_SHIFT_TRAIN_STA_ADDR1_8730A) & BIT_MASK_TRAIN_STA_ADDR1_8730A)
#define BIT_SET_TRAIN_STA_ADDR1_8730A(x, v) (BIT_CLEAR_TRAIN_STA_ADDR1_8730A(x) | BIT_TRAIN_STA_ADDR1_8730A(v))

/* 2 REG_ANTTRN_CTR_1_V1_8730A */
#define BIT_ANTTRN_SWITCH_8730A BIT(19)
#define BIT_APPEND_MACID_IN_RESP_EN_8730A BIT(18)
#define BIT_ADDR2_MATCH_EN_8730A BIT(17)
#define BIT_ANTTRN_EN_8730A BIT(16)

#define BIT_SHIFT_TRAIN_STA_ADDR2_8730A 0
#define BIT_MASK_TRAIN_STA_ADDR2_8730A 0xffff
#define BIT_TRAIN_STA_ADDR2_8730A(x) (((x) & BIT_MASK_TRAIN_STA_ADDR2_8730A) << BIT_SHIFT_TRAIN_STA_ADDR2_8730A)
#define BITS_TRAIN_STA_ADDR2_8730A (BIT_MASK_TRAIN_STA_ADDR2_8730A << BIT_SHIFT_TRAIN_STA_ADDR2_8730A)
#define BIT_CLEAR_TRAIN_STA_ADDR2_8730A(x) ((x) & (~BITS_TRAIN_STA_ADDR2_8730A))
#define BIT_GET_TRAIN_STA_ADDR2_8730A(x) (((x) >> BIT_SHIFT_TRAIN_STA_ADDR2_8730A) & BIT_MASK_TRAIN_STA_ADDR2_8730A)
#define BIT_SET_TRAIN_STA_ADDR2_8730A(x, v) (BIT_CLEAR_TRAIN_STA_ADDR2_8730A(x) | BIT_TRAIN_STA_ADDR2_8730A(v))

/* 2 REG_WMAC_PKTCNT_RWD_8730A */

#define BIT_SHIFT_PKTCNT_BSSIDMAP_8730A 4
#define BIT_MASK_PKTCNT_BSSIDMAP_8730A 0xf
#define BIT_PKTCNT_BSSIDMAP_8730A(x) (((x) & BIT_MASK_PKTCNT_BSSIDMAP_8730A) << BIT_SHIFT_PKTCNT_BSSIDMAP_8730A)
#define BITS_PKTCNT_BSSIDMAP_8730A (BIT_MASK_PKTCNT_BSSIDMAP_8730A << BIT_SHIFT_PKTCNT_BSSIDMAP_8730A)
#define BIT_CLEAR_PKTCNT_BSSIDMAP_8730A(x) ((x) & (~BITS_PKTCNT_BSSIDMAP_8730A))
#define BIT_GET_PKTCNT_BSSIDMAP_8730A(x) (((x) >> BIT_SHIFT_PKTCNT_BSSIDMAP_8730A) & BIT_MASK_PKTCNT_BSSIDMAP_8730A)
#define BIT_SET_PKTCNT_BSSIDMAP_8730A(x, v) (BIT_CLEAR_PKTCNT_BSSIDMAP_8730A(x) | BIT_PKTCNT_BSSIDMAP_8730A(v))

#define BIT_PKTCNT_CNTRST_8730A BIT(1)

/* 2 REG_WMAC_PKTCNT_CTRL_8730A */
#define BIT_WMAC_PKTCNT_FEN_8730A BIT(8)

#define BIT_SHIFT_WMAC_PKTCNT_CFGAD_8730A 0
#define BIT_MASK_WMAC_PKTCNT_CFGAD_8730A 0xff
#define BIT_WMAC_PKTCNT_CFGAD_8730A(x) (((x) & BIT_MASK_WMAC_PKTCNT_CFGAD_8730A) << BIT_SHIFT_WMAC_PKTCNT_CFGAD_8730A)
#define BITS_WMAC_PKTCNT_CFGAD_8730A (BIT_MASK_WMAC_PKTCNT_CFGAD_8730A << BIT_SHIFT_WMAC_PKTCNT_CFGAD_8730A)
#define BIT_CLEAR_WMAC_PKTCNT_CFGAD_8730A(x) ((x) & (~BITS_WMAC_PKTCNT_CFGAD_8730A))
#define BIT_GET_WMAC_PKTCNT_CFGAD_8730A(x) (((x) >> BIT_SHIFT_WMAC_PKTCNT_CFGAD_8730A) & BIT_MASK_WMAC_PKTCNT_CFGAD_8730A)
#define BIT_SET_WMAC_PKTCNT_CFGAD_8730A(x, v) (BIT_CLEAR_WMAC_PKTCNT_CFGAD_8730A(x) | BIT_WMAC_PKTCNT_CFGAD_8730A(v))

/* 2 REG_IQ_DUMP_8730A */

#define BIT_SHIFT_DUMP_OK_ADDR_8730A 16
#define BIT_MASK_DUMP_OK_ADDR_8730A 0xffff
#define BIT_DUMP_OK_ADDR_8730A(x) (((x) & BIT_MASK_DUMP_OK_ADDR_8730A) << BIT_SHIFT_DUMP_OK_ADDR_8730A)
#define BITS_DUMP_OK_ADDR_8730A (BIT_MASK_DUMP_OK_ADDR_8730A << BIT_SHIFT_DUMP_OK_ADDR_8730A)
#define BIT_CLEAR_DUMP_OK_ADDR_8730A(x) ((x) & (~BITS_DUMP_OK_ADDR_8730A))
#define BIT_GET_DUMP_OK_ADDR_8730A(x) (((x) >> BIT_SHIFT_DUMP_OK_ADDR_8730A) & BIT_MASK_DUMP_OK_ADDR_8730A)
#define BIT_SET_DUMP_OK_ADDR_8730A(x, v) (BIT_CLEAR_DUMP_OK_ADDR_8730A(x) | BIT_DUMP_OK_ADDR_8730A(v))

#define BIT_MACDBG_TRIG_IQDUMP_8730A BIT(15)

#define BIT_SHIFT_R_TRIG_TIME_SEL_8730A 8
#define BIT_MASK_R_TRIG_TIME_SEL_8730A 0x7f
#define BIT_R_TRIG_TIME_SEL_8730A(x) (((x) & BIT_MASK_R_TRIG_TIME_SEL_8730A) << BIT_SHIFT_R_TRIG_TIME_SEL_8730A)
#define BITS_R_TRIG_TIME_SEL_8730A (BIT_MASK_R_TRIG_TIME_SEL_8730A << BIT_SHIFT_R_TRIG_TIME_SEL_8730A)
#define BIT_CLEAR_R_TRIG_TIME_SEL_8730A(x) ((x) & (~BITS_R_TRIG_TIME_SEL_8730A))
#define BIT_GET_R_TRIG_TIME_SEL_8730A(x) (((x) >> BIT_SHIFT_R_TRIG_TIME_SEL_8730A) & BIT_MASK_R_TRIG_TIME_SEL_8730A)
#define BIT_SET_R_TRIG_TIME_SEL_8730A(x, v) (BIT_CLEAR_R_TRIG_TIME_SEL_8730A(x) | BIT_R_TRIG_TIME_SEL_8730A(v))

#define BIT_SHIFT_R_MAC_TRIG_SEL_8730A 6
#define BIT_MASK_R_MAC_TRIG_SEL_8730A 0x3
#define BIT_R_MAC_TRIG_SEL_8730A(x) (((x) & BIT_MASK_R_MAC_TRIG_SEL_8730A) << BIT_SHIFT_R_MAC_TRIG_SEL_8730A)
#define BITS_R_MAC_TRIG_SEL_8730A (BIT_MASK_R_MAC_TRIG_SEL_8730A << BIT_SHIFT_R_MAC_TRIG_SEL_8730A)
#define BIT_CLEAR_R_MAC_TRIG_SEL_8730A(x) ((x) & (~BITS_R_MAC_TRIG_SEL_8730A))
#define BIT_GET_R_MAC_TRIG_SEL_8730A(x) (((x) >> BIT_SHIFT_R_MAC_TRIG_SEL_8730A) & BIT_MASK_R_MAC_TRIG_SEL_8730A)
#define BIT_SET_R_MAC_TRIG_SEL_8730A(x, v) (BIT_CLEAR_R_MAC_TRIG_SEL_8730A(x) | BIT_R_MAC_TRIG_SEL_8730A(v))

#define BIT_MAC_TRIG_REG_8730A BIT(5)

#define BIT_SHIFT_R_LEVEL_PULSE_SEL_8730A 3
#define BIT_MASK_R_LEVEL_PULSE_SEL_8730A 0x3
#define BIT_R_LEVEL_PULSE_SEL_8730A(x) (((x) & BIT_MASK_R_LEVEL_PULSE_SEL_8730A) << BIT_SHIFT_R_LEVEL_PULSE_SEL_8730A)
#define BITS_R_LEVEL_PULSE_SEL_8730A (BIT_MASK_R_LEVEL_PULSE_SEL_8730A << BIT_SHIFT_R_LEVEL_PULSE_SEL_8730A)
#define BIT_CLEAR_R_LEVEL_PULSE_SEL_8730A(x) ((x) & (~BITS_R_LEVEL_PULSE_SEL_8730A))
#define BIT_GET_R_LEVEL_PULSE_SEL_8730A(x) (((x) >> BIT_SHIFT_R_LEVEL_PULSE_SEL_8730A) & BIT_MASK_R_LEVEL_PULSE_SEL_8730A)
#define BIT_SET_R_LEVEL_PULSE_SEL_8730A(x, v) (BIT_CLEAR_R_LEVEL_PULSE_SEL_8730A(x) | BIT_R_LEVEL_PULSE_SEL_8730A(v))

#define BIT_EN_LA_MAC_8730A BIT(2)
#define BIT_R_EN_IQDUMP_8730A BIT(1)
#define BIT_R_IQDATA_DUMP_8730A BIT(0)

/* 2 REG_MASK_LA_MAC_8730A */

#define BIT_SHIFT_MASK_LA_MAC_8730A 0
#define BIT_MASK_MASK_LA_MAC_8730A 0xffffff
#define BIT_MASK_LA_MAC_8730A(x) (((x) & BIT_MASK_MASK_LA_MAC_8730A) << BIT_SHIFT_MASK_LA_MAC_8730A)
#define BITS_MASK_LA_MAC_8730A (BIT_MASK_MASK_LA_MAC_8730A << BIT_SHIFT_MASK_LA_MAC_8730A)
#define BIT_CLEAR_MASK_LA_MAC_8730A(x) ((x) & (~BITS_MASK_LA_MAC_8730A))
#define BIT_GET_MASK_LA_MAC_8730A(x) (((x) >> BIT_SHIFT_MASK_LA_MAC_8730A) & BIT_MASK_MASK_LA_MAC_8730A)
#define BIT_SET_MASK_LA_MAC_8730A(x, v) (BIT_CLEAR_MASK_LA_MAC_8730A(x) | BIT_MASK_LA_MAC_8730A(v))

/* 2 REG_MATCH_REF_MAC_8730A */

#define BIT_SHIFT_MATCH_REF_MAC_8730A 0
#define BIT_MASK_MATCH_REF_MAC_8730A 0xffffffffL
#define BIT_MATCH_REF_MAC_8730A(x) (((x) & BIT_MASK_MATCH_REF_MAC_8730A) << BIT_SHIFT_MATCH_REF_MAC_8730A)
#define BITS_MATCH_REF_MAC_8730A (BIT_MASK_MATCH_REF_MAC_8730A << BIT_SHIFT_MATCH_REF_MAC_8730A)
#define BIT_CLEAR_MATCH_REF_MAC_8730A(x) ((x) & (~BITS_MATCH_REF_MAC_8730A))
#define BIT_GET_MATCH_REF_MAC_8730A(x) (((x) >> BIT_SHIFT_MATCH_REF_MAC_8730A) & BIT_MASK_MATCH_REF_MAC_8730A)
#define BIT_SET_MATCH_REF_MAC_8730A(x, v) (BIT_CLEAR_MATCH_REF_MAC_8730A(x) | BIT_MATCH_REF_MAC_8730A(v))

/* 2 REG_WMAC_FTM_CTL_8730A */
#define BIT_RXFTM_TXACK_SC_8730A BIT(6)
#define BIT_RXFTM_TXACK_BW_8730A BIT(5)
#define BIT_RXFTM_EN_8730A BIT(3)
#define BIT_RXFTMREQ_BYDRV_8730A BIT(2)
#define BIT_RXFTMREQ_EN_8730A BIT(1)
#define BIT_FTM_EN_8730A BIT(0)

/* 2 REG_WMAC_LA_DUMP_FUNC_EXT_8730A */
#define BIT_EN_TIMEOUT_8730A BIT(13)
#define BIT_EN_RE_START_8730A BIT(12)

#define BIT_SHIFT_LA_MAC_TIMEOUT_UNIT_SEL_8730A 10
#define BIT_MASK_LA_MAC_TIMEOUT_UNIT_SEL_8730A 0x3
#define BIT_LA_MAC_TIMEOUT_UNIT_SEL_8730A(x) (((x) & BIT_MASK_LA_MAC_TIMEOUT_UNIT_SEL_8730A) << BIT_SHIFT_LA_MAC_TIMEOUT_UNIT_SEL_8730A)
#define BITS_LA_MAC_TIMEOUT_UNIT_SEL_8730A (BIT_MASK_LA_MAC_TIMEOUT_UNIT_SEL_8730A << BIT_SHIFT_LA_MAC_TIMEOUT_UNIT_SEL_8730A)
#define BIT_CLEAR_LA_MAC_TIMEOUT_UNIT_SEL_8730A(x) ((x) & (~BITS_LA_MAC_TIMEOUT_UNIT_SEL_8730A))
#define BIT_GET_LA_MAC_TIMEOUT_UNIT_SEL_8730A(x) (((x) >> BIT_SHIFT_LA_MAC_TIMEOUT_UNIT_SEL_8730A) & BIT_MASK_LA_MAC_TIMEOUT_UNIT_SEL_8730A)
#define BIT_SET_LA_MAC_TIMEOUT_UNIT_SEL_8730A(x, v) (BIT_CLEAR_LA_MAC_TIMEOUT_UNIT_SEL_8730A(x) | BIT_LA_MAC_TIMEOUT_UNIT_SEL_8730A(v))

#define BIT_SHIFT_LA_MAC_TIMEOUT_VALUE_8730A 4
#define BIT_MASK_LA_MAC_TIMEOUT_VALUE_8730A 0x3f
#define BIT_LA_MAC_TIMEOUT_VALUE_8730A(x) (((x) & BIT_MASK_LA_MAC_TIMEOUT_VALUE_8730A) << BIT_SHIFT_LA_MAC_TIMEOUT_VALUE_8730A)
#define BITS_LA_MAC_TIMEOUT_VALUE_8730A (BIT_MASK_LA_MAC_TIMEOUT_VALUE_8730A << BIT_SHIFT_LA_MAC_TIMEOUT_VALUE_8730A)
#define BIT_CLEAR_LA_MAC_TIMEOUT_VALUE_8730A(x) ((x) & (~BITS_LA_MAC_TIMEOUT_VALUE_8730A))
#define BIT_GET_LA_MAC_TIMEOUT_VALUE_8730A(x) (((x) >> BIT_SHIFT_LA_MAC_TIMEOUT_VALUE_8730A) & BIT_MASK_LA_MAC_TIMEOUT_VALUE_8730A)
#define BIT_SET_LA_MAC_TIMEOUT_VALUE_8730A(x, v) (BIT_CLEAR_LA_MAC_TIMEOUT_VALUE_8730A(x) | BIT_LA_MAC_TIMEOUT_VALUE_8730A(v))

#define BIT_LEVEL_PULSE_SEL_EXT_8730A BIT(3)

#define BIT_SHIFT_TRIG_TIME_UNIT_SEL_8730A 0
#define BIT_MASK_TRIG_TIME_UNIT_SEL_8730A 0x7
#define BIT_TRIG_TIME_UNIT_SEL_8730A(x) (((x) & BIT_MASK_TRIG_TIME_UNIT_SEL_8730A) << BIT_SHIFT_TRIG_TIME_UNIT_SEL_8730A)
#define BITS_TRIG_TIME_UNIT_SEL_8730A (BIT_MASK_TRIG_TIME_UNIT_SEL_8730A << BIT_SHIFT_TRIG_TIME_UNIT_SEL_8730A)
#define BIT_CLEAR_TRIG_TIME_UNIT_SEL_8730A(x) ((x) & (~BITS_TRIG_TIME_UNIT_SEL_8730A))
#define BIT_GET_TRIG_TIME_UNIT_SEL_8730A(x) (((x) >> BIT_SHIFT_TRIG_TIME_UNIT_SEL_8730A) & BIT_MASK_TRIG_TIME_UNIT_SEL_8730A)
#define BIT_SET_TRIG_TIME_UNIT_SEL_8730A(x, v) (BIT_CLEAR_TRIG_TIME_UNIT_SEL_8730A(x) | BIT_TRIG_TIME_UNIT_SEL_8730A(v))

/* 2 REG_OFDM_CCK_LEN_MASK_8730A */

#define BIT_SHIFT_RX_OFDM_LEN_TH_8730A 16
#define BIT_MASK_RX_OFDM_LEN_TH_8730A 0xffff
#define BIT_RX_OFDM_LEN_TH_8730A(x) (((x) & BIT_MASK_RX_OFDM_LEN_TH_8730A) << BIT_SHIFT_RX_OFDM_LEN_TH_8730A)
#define BITS_RX_OFDM_LEN_TH_8730A (BIT_MASK_RX_OFDM_LEN_TH_8730A << BIT_SHIFT_RX_OFDM_LEN_TH_8730A)
#define BIT_CLEAR_RX_OFDM_LEN_TH_8730A(x) ((x) & (~BITS_RX_OFDM_LEN_TH_8730A))
#define BIT_GET_RX_OFDM_LEN_TH_8730A(x) (((x) >> BIT_SHIFT_RX_OFDM_LEN_TH_8730A) & BIT_MASK_RX_OFDM_LEN_TH_8730A)
#define BIT_SET_RX_OFDM_LEN_TH_8730A(x, v) (BIT_CLEAR_RX_OFDM_LEN_TH_8730A(x) | BIT_RX_OFDM_LEN_TH_8730A(v))

#define BIT_SHIFT_RX_CCK_LEN_TH_8730A 0
#define BIT_MASK_RX_CCK_LEN_TH_8730A 0xffff
#define BIT_RX_CCK_LEN_TH_8730A(x) (((x) & BIT_MASK_RX_CCK_LEN_TH_8730A) << BIT_SHIFT_RX_CCK_LEN_TH_8730A)
#define BITS_RX_CCK_LEN_TH_8730A (BIT_MASK_RX_CCK_LEN_TH_8730A << BIT_SHIFT_RX_CCK_LEN_TH_8730A)
#define BIT_CLEAR_RX_CCK_LEN_TH_8730A(x) ((x) & (~BITS_RX_CCK_LEN_TH_8730A))
#define BIT_GET_RX_CCK_LEN_TH_8730A(x) (((x) >> BIT_SHIFT_RX_CCK_LEN_TH_8730A) & BIT_MASK_RX_CCK_LEN_TH_8730A)
#define BIT_SET_RX_CCK_LEN_TH_8730A(x, v) (BIT_CLEAR_RX_CCK_LEN_TH_8730A(x) | BIT_RX_CCK_LEN_TH_8730A(v))

/* 2 REG_WMAC_OPTION_FUNCTION_1_8730A */

#define BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8730A 24
#define BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8730A 0xff
#define BIT_R_WMAC_RXFIFO_FULL_TH_1_8730A(x) (((x) & BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8730A) << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8730A)
#define BITS_R_WMAC_RXFIFO_FULL_TH_1_8730A (BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8730A << BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8730A)
#define BIT_CLEAR_R_WMAC_RXFIFO_FULL_TH_1_8730A(x) ((x) & (~BITS_R_WMAC_RXFIFO_FULL_TH_1_8730A))
#define BIT_GET_R_WMAC_RXFIFO_FULL_TH_1_8730A(x) (((x) >> BIT_SHIFT_R_WMAC_RXFIFO_FULL_TH_1_8730A) & BIT_MASK_R_WMAC_RXFIFO_FULL_TH_1_8730A)
#define BIT_SET_R_WMAC_RXFIFO_FULL_TH_1_8730A(x, v) (BIT_CLEAR_R_WMAC_RXFIFO_FULL_TH_1_8730A(x) | BIT_R_WMAC_RXFIFO_FULL_TH_1_8730A(v))

#define BIT_R_WMAC_RX_SYNCFIFO_SYNC_1_8730A BIT(23)
#define BIT_R_WMAC_RXRST_DLY_1_8730A BIT(22)
#define BIT_R_WMAC_SRCH_TXRPT_REF_DROP_1_8730A BIT(21)
#define BIT_R_WMAC_SRCH_TXRPT_UA1_1_8730A BIT(20)
#define BIT_R_WMAC_SRCH_TXRPT_TYPE_1_8730A BIT(19)
#define BIT_R_WMAC_NDP_RST_1_8730A BIT(18)
#define BIT_R_WMAC_POWINT_EN_1_8730A BIT(17)
#define BIT_R_WMAC_SRCH_TXRPT_PERPKT_1_8730A BIT(16)
#define BIT_R_WMAC_SRCH_TXRPT_MID_1_8730A BIT(15)
#define BIT_R_WMAC_PFIN_TOEN_1_8730A BIT(14)
#define BIT_R_WMAC_FIL_SECERR_1_8730A BIT(13)
#define BIT_R_WMAC_FIL_CTLPKTLEN_1_8730A BIT(12)
#define BIT_R_WMAC_FIL_FCTYPE_1_8730A BIT(11)
#define BIT_R_WMAC_FIL_FCPROVER_1_8730A BIT(10)
#define BIT_R_WMAC_PHYSTS_SNIF_1_8730A BIT(9)
#define BIT_R_WMAC_PHYSTS_PLCP_1_8730A BIT(8)
#define BIT_R_MAC_TCR_VBONF_RD_1_8730A BIT(7)
#define BIT_R_WMAC_TCR_MPAR_NDP_1_8730A BIT(6)
#define BIT_R_WMAC_NDP_FILTER_1_8730A BIT(5)
#define BIT_R_WMAC_RXLEN_SEL_1_8730A BIT(4)
#define BIT_R_WMAC_RXLEN_SEL1_1_8730A BIT(3)
#define BIT_R_OFDM_FILTER_1_8730A BIT(2)
#define BIT_R_WMAC_CHK_OFDM_LEN_1_8730A BIT(1)
#define BIT_R_WMAC_CHK_CCK_LEN_1_8730A BIT(0)

/* 2 REG_WMAC_OPTION_FUNCTION_2_8730A */

#define BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8730A 0
#define BIT_MASK_R_WMAC_RX_FIL_LEN_2_8730A 0xffff
#define BIT_R_WMAC_RX_FIL_LEN_2_8730A(x) (((x) & BIT_MASK_R_WMAC_RX_FIL_LEN_2_8730A) << BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8730A)
#define BITS_R_WMAC_RX_FIL_LEN_2_8730A (BIT_MASK_R_WMAC_RX_FIL_LEN_2_8730A << BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8730A)
#define BIT_CLEAR_R_WMAC_RX_FIL_LEN_2_8730A(x) ((x) & (~BITS_R_WMAC_RX_FIL_LEN_2_8730A))
#define BIT_GET_R_WMAC_RX_FIL_LEN_2_8730A(x) (((x) >> BIT_SHIFT_R_WMAC_RX_FIL_LEN_2_8730A) & BIT_MASK_R_WMAC_RX_FIL_LEN_2_8730A)
#define BIT_SET_R_WMAC_RX_FIL_LEN_2_8730A(x, v) (BIT_CLEAR_R_WMAC_RX_FIL_LEN_2_8730A(x) | BIT_R_WMAC_RX_FIL_LEN_2_8730A(v))

/* 2 REG_RX_FILTER_FUNCTION_8730A */
#define BIT_RXHANG_EN_8730A BIT(15)
#define BIT_R_WMAC_MHRDDY_LATCH_8730A BIT(14)
#define BIT_R_WMAC_MHRDDY_CLR_8730A BIT(13)
#define BIT_R_RXPKTCTL_FSM_BASED_MPDURDY1_8730A BIT(12)
#define BIT_WMAC_DIS_VHT_PLCP_CHK_MU_8730A BIT(11)
#define BIT_R_CHK_DELIMIT_LEN_8730A BIT(10)
#define BIT_R_REAPTER_ADDR_MATCH_8730A BIT(9)
#define BIT_R_RXPKTCTL_FSM_BASED_MPDURDY_8730A BIT(8)
#define BIT_R_LATCH_MACHRDY_8730A BIT(7)
#define BIT_R_WMAC_RXFIL_REND_8730A BIT(6)
#define BIT_R_WMAC_MPDURDY_CLR_8730A BIT(5)
#define BIT_R_WMAC_CLRRXSEC_8730A BIT(4)
#define BIT_R_WMAC_RXFIL_RDEL_8730A BIT(3)
#define BIT_R_WMAC_RXFIL_FCSE_8730A BIT(2)
#define BIT_R_WMAC_RXFIL_MESH_DEL_8730A BIT(1)
#define BIT_R_WMAC_RXFIL_MASKM_8730A BIT(0)

/* 2 REG_WMAC_OPTION_FUNCTION_3_8730A */

#define BIT_SHIFT_R_WMAC_TXNDP_SIGB_8730A 0
#define BIT_MASK_R_WMAC_TXNDP_SIGB_8730A 0x1fffff
#define BIT_R_WMAC_TXNDP_SIGB_8730A(x) (((x) & BIT_MASK_R_WMAC_TXNDP_SIGB_8730A) << BIT_SHIFT_R_WMAC_TXNDP_SIGB_8730A)
#define BITS_R_WMAC_TXNDP_SIGB_8730A (BIT_MASK_R_WMAC_TXNDP_SIGB_8730A << BIT_SHIFT_R_WMAC_TXNDP_SIGB_8730A)
#define BIT_CLEAR_R_WMAC_TXNDP_SIGB_8730A(x) ((x) & (~BITS_R_WMAC_TXNDP_SIGB_8730A))
#define BIT_GET_R_WMAC_TXNDP_SIGB_8730A(x) (((x) >> BIT_SHIFT_R_WMAC_TXNDP_SIGB_8730A) & BIT_MASK_R_WMAC_TXNDP_SIGB_8730A)
#define BIT_SET_R_WMAC_TXNDP_SIGB_8730A(x, v) (BIT_CLEAR_R_WMAC_TXNDP_SIGB_8730A(x) | BIT_R_WMAC_TXNDP_SIGB_8730A(v))

/* 2 REG_WMAC_DBG_SEL_8730A */

#define BIT_SHIFT_MAC_DBG_SHIFT_8730A 8
#define BIT_MASK_MAC_DBG_SHIFT_8730A 0x7
#define BIT_MAC_DBG_SHIFT_8730A(x) (((x) & BIT_MASK_MAC_DBG_SHIFT_8730A) << BIT_SHIFT_MAC_DBG_SHIFT_8730A)
#define BITS_MAC_DBG_SHIFT_8730A (BIT_MASK_MAC_DBG_SHIFT_8730A << BIT_SHIFT_MAC_DBG_SHIFT_8730A)
#define BIT_CLEAR_MAC_DBG_SHIFT_8730A(x) ((x) & (~BITS_MAC_DBG_SHIFT_8730A))
#define BIT_GET_MAC_DBG_SHIFT_8730A(x) (((x) >> BIT_SHIFT_MAC_DBG_SHIFT_8730A) & BIT_MASK_MAC_DBG_SHIFT_8730A)
#define BIT_SET_MAC_DBG_SHIFT_8730A(x, v) (BIT_CLEAR_MAC_DBG_SHIFT_8730A(x) | BIT_MAC_DBG_SHIFT_8730A(v))

#define BIT_SHIFT_MAC_DBG_SEL_8730A 0
#define BIT_MASK_MAC_DBG_SEL_8730A 0x3
#define BIT_MAC_DBG_SEL_8730A(x) (((x) & BIT_MASK_MAC_DBG_SEL_8730A) << BIT_SHIFT_MAC_DBG_SEL_8730A)
#define BITS_MAC_DBG_SEL_8730A (BIT_MASK_MAC_DBG_SEL_8730A << BIT_SHIFT_MAC_DBG_SEL_8730A)
#define BIT_CLEAR_MAC_DBG_SEL_8730A(x) ((x) & (~BITS_MAC_DBG_SEL_8730A))
#define BIT_GET_MAC_DBG_SEL_8730A(x) (((x) >> BIT_SHIFT_MAC_DBG_SEL_8730A) & BIT_MASK_MAC_DBG_SEL_8730A)
#define BIT_SET_MAC_DBG_SEL_8730A(x, v) (BIT_CLEAR_MAC_DBG_SEL_8730A(x) | BIT_MAC_DBG_SEL_8730A(v))

/* 2 REG_WMAC_DBG_SHIFT_8730A */

#define BIT_SHIFT_MACTX_CMD_SHIFT_8730A 0
#define BIT_MASK_MACTX_CMD_SHIFT_8730A 0xffffffffL
#define BIT_MACTX_CMD_SHIFT_8730A(x) (((x) & BIT_MASK_MACTX_CMD_SHIFT_8730A) << BIT_SHIFT_MACTX_CMD_SHIFT_8730A)
#define BITS_MACTX_CMD_SHIFT_8730A (BIT_MASK_MACTX_CMD_SHIFT_8730A << BIT_SHIFT_MACTX_CMD_SHIFT_8730A)
#define BIT_CLEAR_MACTX_CMD_SHIFT_8730A(x) ((x) & (~BITS_MACTX_CMD_SHIFT_8730A))
#define BIT_GET_MACTX_CMD_SHIFT_8730A(x) (((x) >> BIT_SHIFT_MACTX_CMD_SHIFT_8730A) & BIT_MASK_MACTX_CMD_SHIFT_8730A)
#define BIT_SET_MACTX_CMD_SHIFT_8730A(x, v) (BIT_CLEAR_MACTX_CMD_SHIFT_8730A(x) | BIT_MACTX_CMD_SHIFT_8730A(v))

/* 2 REG_WSEC_OPTION_8730A */
#define BIT_RXDEC_BM_MGNT_8730A BIT(22)
#define BIT_TXENC_BM_MGNT_8730A BIT(21)
#define BIT_RXDEC_UNI_MGNT_8730A BIT(20)
#define BIT_TXENC_UNI_MGNT_8730A BIT(19)
#define BIT_WMAC_SEC_MASKIV_8730A BIT(18)

#define BIT_SHIFT_WMAC_SEC_PN_SEL_8730A 16
#define BIT_MASK_WMAC_SEC_PN_SEL_8730A 0x3
#define BIT_WMAC_SEC_PN_SEL_8730A(x) (((x) & BIT_MASK_WMAC_SEC_PN_SEL_8730A) << BIT_SHIFT_WMAC_SEC_PN_SEL_8730A)
#define BITS_WMAC_SEC_PN_SEL_8730A (BIT_MASK_WMAC_SEC_PN_SEL_8730A << BIT_SHIFT_WMAC_SEC_PN_SEL_8730A)
#define BIT_CLEAR_WMAC_SEC_PN_SEL_8730A(x) ((x) & (~BITS_WMAC_SEC_PN_SEL_8730A))
#define BIT_GET_WMAC_SEC_PN_SEL_8730A(x) (((x) >> BIT_SHIFT_WMAC_SEC_PN_SEL_8730A) & BIT_MASK_WMAC_SEC_PN_SEL_8730A)
#define BIT_SET_WMAC_SEC_PN_SEL_8730A(x, v) (BIT_CLEAR_WMAC_SEC_PN_SEL_8730A(x) | BIT_WMAC_SEC_PN_SEL_8730A(v))

#define BIT_SHIFT_BT_TIME_CNT_8730A 0
#define BIT_MASK_BT_TIME_CNT_8730A 0xff
#define BIT_BT_TIME_CNT_8730A(x) (((x) & BIT_MASK_BT_TIME_CNT_8730A) << BIT_SHIFT_BT_TIME_CNT_8730A)
#define BITS_BT_TIME_CNT_8730A (BIT_MASK_BT_TIME_CNT_8730A << BIT_SHIFT_BT_TIME_CNT_8730A)
#define BIT_CLEAR_BT_TIME_CNT_8730A(x) ((x) & (~BITS_BT_TIME_CNT_8730A))
#define BIT_GET_BT_TIME_CNT_8730A(x) (((x) >> BIT_SHIFT_BT_TIME_CNT_8730A) & BIT_MASK_BT_TIME_CNT_8730A)
#define BIT_SET_BT_TIME_CNT_8730A(x, v) (BIT_CLEAR_BT_TIME_CNT_8730A(x) | BIT_BT_TIME_CNT_8730A(v))

/* 2 REG_RTS_ADDRESS_0_8730A */

#define BIT_SHIFT_R_WMAC_RTS_ADDR0_8730A 0
#define BIT_MASK_R_WMAC_RTS_ADDR0_8730A 0xffffffffL
#define BIT_R_WMAC_RTS_ADDR0_8730A(x) (((x) & BIT_MASK_R_WMAC_RTS_ADDR0_8730A) << BIT_SHIFT_R_WMAC_RTS_ADDR0_8730A)
#define BITS_R_WMAC_RTS_ADDR0_8730A (BIT_MASK_R_WMAC_RTS_ADDR0_8730A << BIT_SHIFT_R_WMAC_RTS_ADDR0_8730A)
#define BIT_CLEAR_R_WMAC_RTS_ADDR0_8730A(x) ((x) & (~BITS_R_WMAC_RTS_ADDR0_8730A))
#define BIT_GET_R_WMAC_RTS_ADDR0_8730A(x) (((x) >> BIT_SHIFT_R_WMAC_RTS_ADDR0_8730A) & BIT_MASK_R_WMAC_RTS_ADDR0_8730A)
#define BIT_SET_R_WMAC_RTS_ADDR0_8730A(x, v) (BIT_CLEAR_R_WMAC_RTS_ADDR0_8730A(x) | BIT_R_WMAC_RTS_ADDR0_8730A(v))

/* 2 REG_RTS_ADDRESS_0_1_8730A */

#define BIT_SHIFT_R_WMAC_RTS_ADDR0_1_8730A 0
#define BIT_MASK_R_WMAC_RTS_ADDR0_1_8730A 0xffff
#define BIT_R_WMAC_RTS_ADDR0_1_8730A(x) (((x) & BIT_MASK_R_WMAC_RTS_ADDR0_1_8730A) << BIT_SHIFT_R_WMAC_RTS_ADDR0_1_8730A)
#define BITS_R_WMAC_RTS_ADDR0_1_8730A (BIT_MASK_R_WMAC_RTS_ADDR0_1_8730A << BIT_SHIFT_R_WMAC_RTS_ADDR0_1_8730A)
#define BIT_CLEAR_R_WMAC_RTS_ADDR0_1_8730A(x) ((x) & (~BITS_R_WMAC_RTS_ADDR0_1_8730A))
#define BIT_GET_R_WMAC_RTS_ADDR0_1_8730A(x) (((x) >> BIT_SHIFT_R_WMAC_RTS_ADDR0_1_8730A) & BIT_MASK_R_WMAC_RTS_ADDR0_1_8730A)
#define BIT_SET_R_WMAC_RTS_ADDR0_1_8730A(x, v) (BIT_CLEAR_R_WMAC_RTS_ADDR0_1_8730A(x) | BIT_R_WMAC_RTS_ADDR0_1_8730A(v))

/* 2 REG_RTS_ADDRESS_1_8730A */

#define BIT_SHIFT_R_WMAC_RTS_ADDR1_8730A 0
#define BIT_MASK_R_WMAC_RTS_ADDR1_8730A 0xffffffffL
#define BIT_R_WMAC_RTS_ADDR1_8730A(x) (((x) & BIT_MASK_R_WMAC_RTS_ADDR1_8730A) << BIT_SHIFT_R_WMAC_RTS_ADDR1_8730A)
#define BITS_R_WMAC_RTS_ADDR1_8730A (BIT_MASK_R_WMAC_RTS_ADDR1_8730A << BIT_SHIFT_R_WMAC_RTS_ADDR1_8730A)
#define BIT_CLEAR_R_WMAC_RTS_ADDR1_8730A(x) ((x) & (~BITS_R_WMAC_RTS_ADDR1_8730A))
#define BIT_GET_R_WMAC_RTS_ADDR1_8730A(x) (((x) >> BIT_SHIFT_R_WMAC_RTS_ADDR1_8730A) & BIT_MASK_R_WMAC_RTS_ADDR1_8730A)
#define BIT_SET_R_WMAC_RTS_ADDR1_8730A(x, v) (BIT_CLEAR_R_WMAC_RTS_ADDR1_8730A(x) | BIT_R_WMAC_RTS_ADDR1_8730A(v))

/* 2 REG_RTS_ADDRESS_1_1_8730A */

#define BIT_SHIFT_R_WMAC_RTS_ADDR1_1_8730A 0
#define BIT_MASK_R_WMAC_RTS_ADDR1_1_8730A 0xffff
#define BIT_R_WMAC_RTS_ADDR1_1_8730A(x) (((x) & BIT_MASK_R_WMAC_RTS_ADDR1_1_8730A) << BIT_SHIFT_R_WMAC_RTS_ADDR1_1_8730A)
#define BITS_R_WMAC_RTS_ADDR1_1_8730A (BIT_MASK_R_WMAC_RTS_ADDR1_1_8730A << BIT_SHIFT_R_WMAC_RTS_ADDR1_1_8730A)
#define BIT_CLEAR_R_WMAC_RTS_ADDR1_1_8730A(x) ((x) & (~BITS_R_WMAC_RTS_ADDR1_1_8730A))
#define BIT_GET_R_WMAC_RTS_ADDR1_1_8730A(x) (((x) >> BIT_SHIFT_R_WMAC_RTS_ADDR1_1_8730A) & BIT_MASK_R_WMAC_RTS_ADDR1_1_8730A)
#define BIT_SET_R_WMAC_RTS_ADDR1_1_8730A(x, v) (BIT_CLEAR_R_WMAC_RTS_ADDR1_1_8730A(x) | BIT_R_WMAC_RTS_ADDR1_1_8730A(v))


#define HAL_NAV_UPPER_UNIT_8723B		128		// micro-second

#ifdef CONFIG_WOWLAN
#define REG_WOWLAN_WAKE_REASON 0x01C7
#endif


#define REG_TXPKTBUF_IV_LOW             0x0484
#define REG_TXPKTBUF_IV_HIGH            0x0488


#define	IMR_BCNDERR7_8730A				BIT31		// Beacon Queue DMA Error
#define	IMR_BCNDERR6_8730A				BIT30		// Beacon Queue DMA Error
#define	IMR_BCNDERR5_8730A				BIT29		// Beacon Queue DMA Error
#define	IMR_BCNDERR4_8730A				BIT28		// Beacon Queue DMA Error
#define	IMR_BCNDERR3_8730A				BIT27		// Beacon Queue DMA Error
#define	IMR_BCNDERR2_8730A				BIT26		// Beacon Queue DMA Error
#define	IMR_BCNDERR1_8730A				BIT25		// Beacon Queue DMA Error
#define	IMR_BCNDERR0_8730A				BIT24		// Beacon Queue DMA Error
#define	IMR_BCNDMAOK7_8730A				BIT23		// Beacon DMA OK Interrupt 7
#define	IMR_BCNDMAOK6_8730A				BIT22		// Beacon DMA OK Interrupt 6
#define	IMR_BCNDMAOK5_8730A				BIT21		// Beacon DMA OK Interrupt 5
#define	IMR_BCNDMAOK4_8730A				BIT20		// Beacon DMA OK Interrupt 4
#define	IMR_BCNDMAOK3_8730A				BIT19		// Beacon DMA OK Interrupt 3
#define	IMR_BCNDMAOK2_8730A				BIT18		// Beacon DMA OK Interrupt 2
#define	IMR_BCNDMAOK1_8730A				BIT17		// Beacon DMA OK Interrupt 1
#define	IMR_BCNDMAOK0_8730A				BIT16		// Beacon DMA OK Interrupt 0
#define	IMR_H7DOK_8730A					BIT15		// High Queue DMA OK Interrup 7
#define	IMR_H6DOK_8730A					BIT14		// High Queue DMA OK Interrup 6
#define	IMR_H5DOK_8730A					BIT13		// High Queue DMA OK Interrup 5
#define	IMR_H4DOK_8730A					BIT12		// High Queue DMA OK Interrup 4
#define	IMR_H3DOK_8730A					BIT11		// High Queue DMA OK Interrup 3
#define	IMR_H2DOK_8730A					BIT10		// High Queue DMA OK Interrup 2
#define	IMR_H1DOK_8730A					BIT9		// High Queue DMA OK Interrup 1
#define	IMR_H0DOK_8730A					BIT8		// High Queue DMA OK Interrup 1
#define	IMR_H2COK_8730A					BIT7		// H2C DMA OK Interrup
#define	IMR_MGNTDOK_8730A				BIT6			// Management Queue DMA OK	
#define	IMR_BKDOK_8730A                 BIT5			// AC_BK DMA OK		
#define	IMR_BEDOK_8730A                 BIT4			// AC_BE DMA OK	
#define	IMR_VIDOK_8730A                 BIT3			// AC_VI DMA OK		
#define	IMR_VODOK_8730A                 BIT2			// AC_VO DMA OK	
#define	IMR_RDU_8730A                   BIT1			// Rx Descriptor Unavailable	
#define	IMR_ROK_8730A                   BIT0			// Receive DMA OK

#ifdef CONFIG_AXI_HCI
#define IMR_RX_MASK (IMR_ROK_8730A | IMR_RDU_8730A | IMR_RXFOVW_8730A)
#define IMR_TX_MASK (IMR_VODOK_8730A | IMR_VIDOK_8730A | IMR_BEDOK_8730A | IMR_BKDOK_8730A | IMR_MGNTDOK_8730A | IMR_HIGHDOK_8730A)
#define RT_BCN_INT_MASKS (IMR_BCNDMAOK0_8730A | BIT_TXBCN1_OK_INT_8730A | BIT_TXBCN1_ERR_INT_8730A | IMR_BCNDERR0_8730A)
#define RT_AC_INT_MASKS (IMR_VIDOK_8730A | IMR_VODOK_8730A | IMR_BEDOK_8730A | IMR_BKDOK_8730A)
#endif /*CONFIG_AXI_HCI*/

#endif /* __RTL8730A_SPEC_H__ */