# Single-Cycle-RISCV-Microarch
The repository contains the SystemVerilog code for a Single Cycle RISCV Core that is designed and simulated on Vivado 2024.1
This is an overview of the implementation.

![Screenshot 2025-02-06 004528](https://github.com/user-attachments/assets/ad978966-55f0-49b8-8722-3412518589c6)
