/*
*  ## Please DO NOT edit this file!! ##
*  This file is auto-generated from the register source files.
*  Any modifications to this file will be LOST when it is re-generated.
*
*  ----------------------------------------------------------------
*  (c) Realtek Semiconductor Corp. 2008
*
*  This file is property of Realtek Semiconductor Corp.
*  All rights reserved.
*
*  Abstract: chip register definition and API of RTL8316D
*
*  ---------------------------------------------------------------- */

#ifndef __RTL8316D_REGFIELD_LIST_H__
#define __RTL8316D_REGFIELD_LIST_H__


/* Module: Table Access */
extern rtk_regField_t INDIRECT_CONTROL_FOR_CPU_FIELDS[]; 
extern rtk_regField_t INDIRECT_DATA0_FOR_CPU_FIELDS[]; 
extern rtk_regField_t INDIRECT_DATA1_FOR_CPU_FIELDS[]; 
extern rtk_regField_t INDIRECT_DATA2_FOR_CPU_FIELDS[]; 
extern rtk_regField_t INDIRECT_DATA3_FOR_CPU_FIELDS[]; 
extern rtk_regField_t INDIRECT_DATA4_FOR_CPU_FIELDS[]; 
extern rtk_regField_t INDIRECT_DATA5_FOR_CPU_FIELDS[]; 
extern rtk_regField_t INDIRECT_DATA6_FOR_CPU_FIELDS[]; 
extern rtk_regField_t INDIRECT_DATA7_FOR_CPU_FIELDS[]; 
extern rtk_regField_t INDIRECT_DATA8_FOR_CPU_FIELDS[]; 
extern rtk_regField_t INDIRECT_DATA9_FOR_CPU_FIELDS[]; 
extern rtk_regField_t INDIRECT_CONTROL_FOR_RRCP_FIELDS[]; 
extern rtk_regField_t INDIRECT_DATA0_FOR_RRCP_FIELDS[]; 
extern rtk_regField_t INDIRECT_DATA1_FOR_RRCP_FIELDS[]; 
extern rtk_regField_t INDIRECT_DATA2_FOR_RRCP_FIELDS[]; 
extern rtk_regField_t INDIRECT_DATA3_FOR_RRCP_FIELDS[]; 
extern rtk_regField_t INDIRECT_DATA4_FOR_RRCP_FIELDS[]; 
extern rtk_regField_t INDIRECT_DATA5_FOR_RRCP_FIELDS[]; 
extern rtk_regField_t INDIRECT_DATA6_FOR_RRCP_FIELDS[]; 
extern rtk_regField_t INDIRECT_DATA7_FOR_RRCP_FIELDS[]; 
extern rtk_regField_t INDIRECT_DATA8_FOR_RRCP_FIELDS[]; 
extern rtk_regField_t INDIRECT_DATA9_FOR_RRCP_FIELDS[]; 
extern rtk_regField_t ALE_DMY0_FIELDS[]; 
extern rtk_regField_t ALE_DMY1_FIELDS[]; 
extern rtk_regField_t ALE_DMY2_FIELDS[]; 
extern rtk_regField_t ALE_DMY3_FIELDS[]; 
extern rtk_regField_t ALE_DMY4_FIELDS[]; 
extern rtk_regField_t ALE_DMY5_FIELDS[]; 
extern rtk_regField_t ALE_DMY6_FIELDS[]; 
extern rtk_regField_t ALE_DMY7_FIELDS[]; 
extern rtk_regField_t ALE_DMY8_FIELDS[]; 
extern rtk_regField_t ALE_DMY9_FIELDS[]; 

/* Module: Interface */
extern rtk_regField_t GLOBAL_MAC_INTERFACE_CONTROL0_FIELDS[]; 
extern rtk_regField_t GLOBAL_MAC_INTERFACE_INTERNAL0_FIELDS[]; 
extern rtk_regField_t GLOBAL_MAC_INTERFACE_INTERNAL1_FIELDS[]; 
extern rtk_regField_t GLOBAL_MAC_INTERFACE_INTERNAL2_FIELDS[]; 
extern rtk_regField_t GLOBAL_MAC_INTERFACE_INTERNAL3_FIELDS[]; 
extern rtk_regField_t INTERFACE_DMY_REGSITER_FIELDS[]; 

/* Module: Reset */
extern rtk_regField_t RESET_GLOBAL_CONTROL0_FIELDS[]; 
extern rtk_regField_t RESET_GLOBAL_CONTROL1_FIELDS[]; 
extern rtk_regField_t RESET_GLOBAL_CONTROL2_FIELDS[]; 
extern rtk_regField_t RESET_GLOBAL_STATUS_FIELDS[]; 
extern rtk_regField_t RESET_DMY_FIELDS[]; 

/* Module: PLL and Bias */
extern rtk_regField_t GLOBAL_PLL_CONTROL0_FIELDS[]; 
extern rtk_regField_t SWITCH_PLL_CONTROL0_FIELDS[]; 
extern rtk_regField_t IF_PLL_CONTROL0_FIELDS[]; 
extern rtk_regField_t BIAS_CONTROL0_FIELDS[]; 
extern rtk_regField_t PLL_DMY_FIELDS[]; 

/* Module: SMI */
extern rtk_regField_t SMI_CONTROL_FIELDS[]; 
extern rtk_regField_t MAC_PHY_ADDRESS_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PHY_REG_ACCESS_CONTROL0_FOR_CPU_FIELDS[]; 
extern rtk_regField_t PHY_REG_ACCESS_CONTROL1_FOR_CPU_FIELDS[]; 
extern rtk_regField_t PHY_REG_ACCESS_CONTROL2_FOR_CPU_FIELDS[]; 
extern rtk_regField_t PHY_REG_ACCESS_CONTROL0_FOR_RRCP_FIELDS[]; 
extern rtk_regField_t PHY_REG_ACCESS_CONTROL1_FOR_RRCP_FIELDS[]; 
extern rtk_regField_t PHY_REG_ACCESS_CONTROL2_FOR_RRCP_FIELDS[]; 
extern rtk_regField_t PHY_AUTO_ACCESS_MASK0_FIELDS[]; 
extern rtk_regField_t PHY_AUTO_ACCESS_MASK1_FIELDS[]; 
extern rtk_regField_t PORT0_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT1_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT2_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT3_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT4_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT5_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT6_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT7_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT8_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT9_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT10_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT11_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT12_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT13_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT14_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT15_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT16_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT17_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT18_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT19_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT20_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT21_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT22_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT23_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT24_PROPERTY_CONFIGURE_FIELDS[]; 
extern rtk_regField_t PORT0_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT1_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT2_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT3_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT4_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT5_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT6_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT7_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT8_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT9_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT10_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT11_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT12_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT13_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT14_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT15_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT16_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT17_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT18_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT19_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT20_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT21_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT22_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT23_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PORT24_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t PHY_ADDRESS_BROADCAST_CONTROL_FIELDS[]; 
extern rtk_regField_t SMI_DMY_FIELDS[]; 

/* Module: I2C */
extern rtk_regField_t EXTERNAL_ACCESS_CONTROL_FIELDS[]; 
extern rtk_regField_t I2C_EXTERNAL_ACCESS_STATUS_FIELDS[]; 
extern rtk_regField_t I2C_EXTERNAL_ACCESS_ADDRESS_FIELDS[]; 
extern rtk_regField_t EEPROM_AUTO_DOWNLOAD_CONTROL0_FIELDS[]; 
extern rtk_regField_t EEPROM_FDR_CONTROL_REGSITER_FIELDS[]; 
extern rtk_regField_t EEPROM_AUTODOWNLOAD_MAC_POSTION_FIELDS[]; 
extern rtk_regField_t EEPROM_AUTODOWNLOAD_PHY_POSTION_FIELDS[]; 
extern rtk_regField_t EEPROM_AUTODOWNLOAD_LUT_POSTION_FIELDS[]; 
extern rtk_regField_t EEPROM_STATUS_AND_FDR_EXEC_FIELDS[]; 
extern rtk_regField_t CPU_INDIRECT_ACCESS_EEPROM_CONTROL_FIELDS[]; 
extern rtk_regField_t CPU_INDIRECT_ACCESS_EEPROM_DATA0_FIELDS[]; 
extern rtk_regField_t CPU_INDIRECT_ACCESS_EEPROM_DATA1_FIELDS[]; 
extern rtk_regField_t CPU_INDIRECT_ACCESS_EEPROM_DATA2_FIELDS[]; 
extern rtk_regField_t CPU_INDIRECT_ACCESS_EEPROM_DATA3_FIELDS[]; 
extern rtk_regField_t CPU_INDIRECT_ACCESS_EEPROM_DATA4_FIELDS[]; 
extern rtk_regField_t CPU_INDIRECT_ACCESS_EEPROM_DATA5_FIELDS[]; 
extern rtk_regField_t CPU_INDIRECT_ACCESS_EEPROM_DATA6_FIELDS[]; 
extern rtk_regField_t CPU_INDIRECT_ACCESS_EEPROM_DATA7_FIELDS[]; 
extern rtk_regField_t RRCP_INDIRECT_ACCESS_EEPROM_CONTROL_FIELDS[]; 
extern rtk_regField_t RRCP_INDIRECT_ACCESS_EEPROM_DATA0_FIELDS[]; 
extern rtk_regField_t RRCP_INDIRECT_ACCESS_EEPROM_DATA1_FIELDS[]; 
extern rtk_regField_t RRCP_INDIRECT_ACCESS_EEPROM_DATA2_FIELDS[]; 
extern rtk_regField_t RRCP_INDIRECT_ACCESS_EEPROM_DATA3_FIELDS[]; 
extern rtk_regField_t RRCP_INDIRECT_ACCESS_EEPROM_DATA4_FIELDS[]; 
extern rtk_regField_t RRCP_INDIRECT_ACCESS_EEPROM_DATA5_FIELDS[]; 
extern rtk_regField_t RRCP_INDIRECT_ACCESS_EEPROM_DATA6_FIELDS[]; 
extern rtk_regField_t RRCP_INDIRECT_ACCESS_EEPROM_DATA7_FIELDS[]; 
extern rtk_regField_t I2C_DMY_FIELDS[]; 

/* Module: Hardware Misc */
extern rtk_regField_t IO_DRIVING_ABILITY_CONTROL0_FIELDS[]; 
extern rtk_regField_t IO_DRIVING_ABILITY_CONTROL1_FIELDS[]; 
extern rtk_regField_t IO_DRIVING_ABILITY_CONTROL2_FIELDS[]; 
extern rtk_regField_t IO_DRIVING_ABILITY_CONTROL3_FIELDS[]; 
extern rtk_regField_t IO_SLEW_RATE_CONTROL0_FIELDS[]; 
extern rtk_regField_t IO_SLEW_RATE_CONTROL1_FIELDS[]; 
extern rtk_regField_t IO_SLEW_RATE_CONTROL2_FIELDS[]; 
extern rtk_regField_t IO_SLEW_RATE_CONTROL3_FIELDS[]; 
extern rtk_regField_t HARDWARE_MISC_FIELDS[]; 
extern rtk_regField_t DEBUG0_FIELDS[]; 
extern rtk_regField_t DEBUG1_FIELDS[]; 
extern rtk_regField_t INTERNAL_BONDING_DEBUG_FIELDS[]; 
extern rtk_regField_t INTERNAL_STRAPPING_DEBUG0_FIELDS[]; 
extern rtk_regField_t INTERNAL_STRAPPING_DEBUG1_FIELDS[]; 
extern rtk_regField_t INTERNAL_READ_FIELDS[]; 
extern rtk_regField_t BIAS_CONTROL_FIELDS[]; 
extern rtk_regField_t SPI_MODE_CONTROL_FIELDS[]; 
extern rtk_regField_t POWER_SAVING_CONTROL0_FIELDS[]; 
extern rtk_regField_t POWER_SAVING_CONTROL1_FIELDS[]; 

/* Module: BIST */
extern rtk_regField_t BIST_RESULT0_FIELDS[]; 
extern rtk_regField_t BIST_RESULT1_FIELDS[]; 
extern rtk_regField_t BIST_RESULT2_FIELDS[]; 
extern rtk_regField_t BIST_RESULT3_FIELDS[]; 
extern rtk_regField_t BIST_RESULT4_FIELDS[]; 
extern rtk_regField_t BIST_RESULT5_FIELDS[]; 
extern rtk_regField_t BIST_RESULT6_FIELDS[]; 
extern rtk_regField_t BIST_RESULT7_FIELDS[]; 
extern rtk_regField_t BIST_RESULT8_FIELDS[]; 
extern rtk_regField_t BIST_RESULT9_FIELDS[]; 
extern rtk_regField_t BIST_RESULT10_FIELDS[]; 
extern rtk_regField_t BIST_CONTROL_FIELDS[]; 
extern rtk_regField_t BIST_RESULT11_FIELDS[]; 

/* Module: Chip Version */
extern rtk_regField_t MODEL_REVISION_INFORMATION_FIELDS[]; 
extern rtk_regField_t MODEL_NAME_INFORMATION_REGSITER_FIELDS[]; 
extern rtk_regField_t CHIP_VERSION_ID_FIELDS[]; 

/* Module: Serdes */
extern rtk_regField_t SDS_EN_TX_RX_LOOPBACK_MODE_FIELDS[]; 
extern rtk_regField_t SDS_FORCE_TX_RX_FIELDS[]; 
extern rtk_regField_t SDS_PCS_CONTROL_0_FIELDS[]; 
extern rtk_regField_t SDS_PCS_CONTROL_1_FIELDS[]; 
extern rtk_regField_t SDS_PCS_CONTROL_2_FIELDS[]; 
extern rtk_regField_t SDS_INBAND_ACCESS_CONTROL_FIELDS[]; 
extern rtk_regField_t SDS_SCRAMBLER_CONTROL_0_FIELDS[]; 
extern rtk_regField_t SDS_SCRAMBLER_CONTROL_1_FIELDS[]; 
extern rtk_regField_t SDS_EEE_CONTROL_0_FIELDS[]; 
extern rtk_regField_t SDS_EEE_CONTROL_1_FIELDS[]; 
extern rtk_regField_t SDS_EEE_CONTROL_2_FIELDS[]; 
extern rtk_regField_t SDS_EEE_DEBUG_COUNTER_FIELDS[]; 
extern rtk_regField_t SDS_AUTO_DET_CONTROL_0_FIELDS[]; 
extern rtk_regField_t SDS_AUTO_DET_CONTROL_1_FIELDS[]; 
extern rtk_regField_t SDS_AUTO_DET_CONTROL_2_FIELDS[]; 
extern rtk_regField_t SDS_MASTER_INBAND_0_FIELDS[]; 
extern rtk_regField_t SDS_MASTER_INBAND_1_FIELDS[]; 
extern rtk_regField_t SDS_MASTER_INBAND_2_FIELDS[]; 
extern rtk_regField_t SDS_RSGP_TXCFG_PHY_REG_0_FIELDS[]; 
extern rtk_regField_t SDS_RSGP_TXCFG_PHY_REG_1_FIELDS[]; 
extern rtk_regField_t SDS_RSGP_TXCFG_MAC_REG_FIELDS[]; 
extern rtk_regField_t SDS_RESERVED0_FIELDS[]; 
extern rtk_regField_t SDS_RESERVED1_FIELDS[]; 
extern rtk_regField_t SDS_RESERVED2_FIELDS[]; 
extern rtk_regField_t SDS_RESERVED3_FIELDS[]; 
extern rtk_regField_t SDS_RESERVED4_FIELDS[]; 
extern rtk_regField_t SDS_DEBUG_OUTPUT_0_FOR_ECO_FIELDS[]; 
extern rtk_regField_t SDS_DEBUG_SELECT_SIGNAL_RELATED_FIELDS[]; 
extern rtk_regField_t SDS_DEBUG_OUTPUT_0_FIELDS[]; 
extern rtk_regField_t SDS_DEBUG_OUTPUT_1_FIELDS[]; 
extern rtk_regField_t SDS_RESERVED5_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG0X_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG1X_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG2X_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG3X_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG4X_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG5X_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG6X_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG7X_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG8X_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG9X_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG10X_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG11X_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG12X_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG13X_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG14X_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG15X_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG16X_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG17X_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG18X_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG19X_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG20X_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG21X_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG22X_FIELDS[]; 
extern rtk_regField_t SDS_ANA_RG23X_FIELDS[]; 
extern rtk_regField_t SDS_COUNTER_STATUS_0_FIELDS[]; 
extern rtk_regField_t SDS_COUNER_STATUS_1_FIELDS[]; 
extern rtk_regField_t SDS_COUNTER_STATUS_2_FIELDS[]; 
extern rtk_regField_t SDS_COUNTER_STATUS_3_FIELDS[]; 
extern rtk_regField_t SDS_DEBUG_OUTPUT_1_FOR_ECO_FIELDS[]; 
extern rtk_regField_t SDS_DEBUG_OUTPUT_2_FOR_ECO_FIELDS[]; 
extern rtk_regField_t SDS_SIGNAL_SYNC_LINK_STATUS_FIELDS[]; 
extern rtk_regField_t SDS_RESERVED6_FIELDS[]; 

/* Module: Port_based VLAN */
extern rtk_regField_t PORT_VLAN_CONTROL_FIELDS[]; 

/* Module: VLAN Decision */
extern rtk_regField_t PORT_ACCEPT_FRAME_TYPE_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_IGNORE_VLAN_TAG_CONTROL_FIELDS[]; 

/* Module: VLAN Priority Extraction */
extern rtk_regField_t INNER_TAG_PRIORITY_MAP_CONTROL0_FIELDS[]; 
extern rtk_regField_t INNER_TAG_PRIORITY_MAP_CONTROL1_FIELDS[]; 
extern rtk_regField_t OUTER_TAG_PRIORITY_MAP_CONTROL0_FIELDS[]; 
extern rtk_regField_t OUTER_TAG_PRIORITY_MAP_CONTROL1_FIELDS[]; 
extern rtk_regField_t OUTER_TAG_PRIORITY_MAP_CONTROL2_FIELDS[]; 
extern rtk_regField_t OUTER_TAG_PRIORITY_MAP_CONTROL3_FIELDS[]; 
extern rtk_regField_t DSCP_PRIORITY_MAP_CONTROL0_FIELDS[]; 
extern rtk_regField_t DSCP_PRIORITY_MAP_CONTROL1_FIELDS[]; 
extern rtk_regField_t DSCP_PRIORITY_MAP_CONTROL2_FIELDS[]; 
extern rtk_regField_t DSCP_PRIORITY_MAP_CONTROL3_FIELDS[]; 
extern rtk_regField_t DSCP_PRIORITY_MAP_CONTROL4_FIELDS[]; 
extern rtk_regField_t DSCP_PRIORITY_MAP_CONTROL5_FIELDS[]; 
extern rtk_regField_t DSCP_PRIORITY_MAP_CONTROL6_FIELDS[]; 
extern rtk_regField_t DSCP_PRIORITY_MAP_CONTROL7_FIELDS[]; 
extern rtk_regField_t DSCP_PRIORITY_MAP_CONTROL8_FIELDS[]; 
extern rtk_regField_t DSCP_PRIORITY_MAP_CONTROL9_FIELDS[]; 
extern rtk_regField_t DSCP_PRIORITY_MAP_CONTROL10_FIELDS[]; 
extern rtk_regField_t DSCP_PRIORITY_MAP_CONTROL11_FIELDS[]; 
extern rtk_regField_t DSCP_PRIORITY_MAP_CONTROL12_FIELDS[]; 
extern rtk_regField_t DSCP_PRIORITY_MAP_CONTROL13_FIELDS[]; 
extern rtk_regField_t DSCP_PRIORITY_MAP_CONTROL14_FIELDS[]; 
extern rtk_regField_t DSCP_PRIORITY_MAP_CONTROL15_FIELDS[]; 
extern rtk_regField_t PRIORITY_ARBITRATION_CONTROL0_FIELDS[]; 
extern rtk_regField_t PRIORITY_ARBITRATION_CONTROL1_FIELDS[]; 
extern rtk_regField_t PORT_PRIORITY_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_RX_PRIORITY_COPY_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_PRIORITY_MAP_TO_QUEUENUMBER_CONTROL_FIELDS[]; 

/* Module: VLAN Table Lookup and Tag Status */
extern rtk_regField_t VLAN_TABLE_LOOKUP_MISS_CONTROL_FIELDS[]; 
extern rtk_regField_t ADDRESS_LOOKUP_BASED_ON_VID_OR_FID_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_VLAN_INGRESS_FILTER_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_FORWARDING_TAG_SELECT_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_EGRESS_TAG_STATUS_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_VLAN_EGRESS_FILTER_CONTROL_FIELDS[]; 

/* Module: L2 Misc */
extern rtk_regField_t GLOBAL_MAC_L2_MISC0_FIELDS[]; 
extern rtk_regField_t PORT_L2_MISC0_FIELDS[]; 

/* Module: Address Table Lookup */
extern rtk_regField_t ADDRESS_TABLE_LOOKUP_CONTROL_FIELDS[]; 
extern rtk_regField_t ADDRESS_TABLE_LOOKUP_MISS_CONTROL_FIELDS[]; 
extern rtk_regField_t ADDRESS_TABLE_MULTICAST_CONTROL0_FIELDS[]; 
extern rtk_regField_t ADDRESS_TABLE_MULTICAST_CONTROL1_FIELDS[]; 
extern rtk_regField_t PORT_SOURCE_PORT_FILTER_FIELDS[]; 

/* Module: Spanning Tree */
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL0A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL0B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL1A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL1B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL2A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL2B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL3A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL3B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL4A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL4B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL5A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL5B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL6A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL6B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL7A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL7B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL8A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL8B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL9A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL9B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL10A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL10B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL11A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL11B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL12A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL12B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL13A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL13B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL14A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL14B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL15A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL15B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL16A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL16B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL17A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL17B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL18A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL18B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL19A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL19B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL20A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL20B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL21A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL21B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL22A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL22B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL23A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL23B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL24A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL24B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL25A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL25B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL26A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL26B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL27A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL27B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL28A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL28B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL29A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL29B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL30A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL30B_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL31A_FIELDS[]; 
extern rtk_regField_t SPANNING_TREE_PORT_STATE_CONTROL31B_FIELDS[]; 

/* Module: Source MAC Learning */
extern rtk_regField_t SOURCE_MAC_LEARNING_CONTROL_FIELDS[]; 
extern rtk_regField_t ADDRESS_TABLE_OPERATE_CONTROL0_FIELDS[]; 
extern rtk_regField_t ADDRESS_TABLE_OPERATE_CONTROL1_FIELDS[]; 
extern rtk_regField_t ADDRESS_TABLE_OPERATE_CONTROL2_FIELDS[]; 
extern rtk_regField_t ADDRESS_TABLE_OPERATE_CONTROL3_FIELDS[]; 
extern rtk_regField_t PORT_MAC_ADDRESS_LEARNING_CONTROL_FIELDS[]; 

/* Module: Dot1x */
extern rtk_regField_t GUEST_VLAN_GLOBAL_CONTROL_FIELDS[]; 
extern rtk_regField_t DOT1X_NETWORK_ACCESS_RELATED_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_BASED_DOT1X_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_EGRESS_DOT1X_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_MAC_BASED_DOT1X_CONTROL_FIELDS[]; 

/* Module: L2 Entry Number Constrain */
extern rtk_regField_t MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_MAC_ADDRESS_NUMBER_CONSTRAIN_CONTROL0_FIELDS[]; 

/* Module: Attack Prevention */
extern rtk_regField_t ATTACK_PREVENTION_GLOBAL_CONTROL_FIELDS[]; 
extern rtk_regField_t DOS_LENGTH_GLOBAL_CONTROL0_FIELDS[]; 
extern rtk_regField_t DOS_LENGTH_GLOBAL_CONTROL1_FIELDS[]; 

/* Module: Storm Control */
extern rtk_regField_t TRAFFSTORM_SUPPRESSION_GLOBAL0_FIELDS[]; 
extern rtk_regField_t TRAFFSTORM_SUPPRESSION_GLOBAL1_FIELDS[]; 
extern rtk_regField_t PORT_TRAFFIC_STORM_CONTROL0_FIELDS[]; 
extern rtk_regField_t PORT_TRAFFIC_STORM_CONTROL1_FIELDS[]; 

/* Module: Port Isolation */
extern rtk_regField_t PORT_ISOLATION_CONTROL_FIELDS[]; 
extern rtk_regField_t CPU_ISOLATION_CONTROL_FIELDS[]; 

/* Module: IGMP Snooping */

/* Module: EEE MAC Control */
extern rtk_regField_t GLOBAL_EEE_MAC_CONTROL0_FIELDS[]; 
extern rtk_regField_t GLOBAL_EEE_MAC_CONTROL1_FIELDS[]; 
extern rtk_regField_t GLOBAL_EEE_MAC_CONTROL2_FIELDS[]; 
extern rtk_regField_t GLOBAL_EEE_MAC_CONTROL3_FIELDS[]; 
extern rtk_regField_t GLOBAL_EEE_MAC_CONTROL4_FIELDS[]; 
extern rtk_regField_t EEE_DMY0_FIELDS[]; 
extern rtk_regField_t EEE_DMY1_FIELDS[]; 
extern rtk_regField_t EEE_DMY2_FIELDS[]; 
extern rtk_regField_t EEE_DMY3_FIELDS[]; 
extern rtk_regField_t PORT_EEE_MAC_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_LPI_INDICATION_COUNTER0_FIELDS[]; 
extern rtk_regField_t PORT_LPI_INDICATION_COUNTER1_FIELDS[]; 
extern rtk_regField_t PORT_LPI_INDICATION_COUNTER2_FIELDS[]; 
extern rtk_regField_t PORT_LINK_DOWN_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_EEE_PORT_DMY0_FIELDS[]; 
extern rtk_regField_t PORT_EEE_PORT_DMY1_FIELDS[]; 
extern rtk_regField_t PORT_EEE_PORT_DMY2_FIELDS[]; 
extern rtk_regField_t PORT_EEE_PORT_DMY3_FIELDS[]; 

/* Module: Range Check */
extern rtk_regField_t L4PORT_RANGE_CHECKING_TABLE_ENTRY0_0_FIELDS[]; 
extern rtk_regField_t L4PORT_RANGE_CHECKING_TABLE_ENTRY0_1_FIELDS[]; 
extern rtk_regField_t L4PORT_RANGE_CHECKING_TABLE_ENTRY1_0_FIELDS[]; 
extern rtk_regField_t L4PORT_RANGE_CHECKING_TABLE_ENTRY1_1_FIELDS[]; 
extern rtk_regField_t L4PORT_RANGE_CHECKING_TABLE_ENTRY2_0_FIELDS[]; 
extern rtk_regField_t L4PORT_RANGE_CHECKING_TABLE_ENTRY2_1_FIELDS[]; 
extern rtk_regField_t L4PORT_RANGE_CHECKING_TABLE_ENTRY3_0_FIELDS[]; 
extern rtk_regField_t L4PORT_RANGE_CHECKING_TABLE_ENTRY3_1_FIELDS[]; 
extern rtk_regField_t VID_RANGE_CHECKING_TABLE_ENTRY0_FIELDS[]; 
extern rtk_regField_t VID_RANGE_CHECKING_TABLE_ENTRY1_FIELDS[]; 
extern rtk_regField_t VID_RANGE_CHECKING_TABLE_ENTRY2_FIELDS[]; 
extern rtk_regField_t VID_RANGE_CHECKING_TABLE_ENTRY3_FIELDS[]; 
extern rtk_regField_t VID_RANGE_CHECKING_TABLE_ENTRY4_FIELDS[]; 
extern rtk_regField_t VID_RANGE_CHECKING_TABLE_ENTRY5_FIELDS[]; 
extern rtk_regField_t VID_RANGE_CHECKING_TABLE_ENTRY6_FIELDS[]; 
extern rtk_regField_t VID_RANGE_CHECKING_TABLE_ENTRY7_FIELDS[]; 
extern rtk_regField_t VID_RANGE_CHECKING_TABLE_ENTRY8_FIELDS[]; 
extern rtk_regField_t VID_RANGE_CHECKING_TABLE_ENTRY9_FIELDS[]; 
extern rtk_regField_t VID_RANGE_CHECKING_TABLE_ENTRY10_FIELDS[]; 
extern rtk_regField_t VID_RANGE_CHECKING_TABLE_ENTRY11_FIELDS[]; 
extern rtk_regField_t VID_RANGE_CHECKING_TABLE_ENTRY12_FIELDS[]; 
extern rtk_regField_t VID_RANGE_CHECKING_TABLE_ENTRY13_FIELDS[]; 
extern rtk_regField_t VID_RANGE_CHECKING_TABLE_ENTRY14_FIELDS[]; 
extern rtk_regField_t VID_RANGE_CHECKING_TABLE_ENTRY15_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY0_0_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY0_1_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY0_2_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY1_0_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY1_1_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY1_2_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY2_0_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY2_1_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY2_2_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY3_0_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY3_1_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY3_2_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY4_0_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY4_1_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY4_2_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY5_0_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY5_1_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY5_2_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY6_0_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY6_1_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY6_2_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY7_0_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY7_1_FIELDS[]; 
extern rtk_regField_t IP_RANGE_CHECKING_TABLE_ENTRY7_2_FIELDS[]; 
extern rtk_regField_t SOURCE_PORT_MASK_TABLE_ENTRY0_FIELDS[]; 
extern rtk_regField_t SOURCE_PORT_MASK_TABLE_ENTRY1_FIELDS[]; 
extern rtk_regField_t SOURCE_PORT_MASK_TABLE_ENTRY2_FIELDS[]; 
extern rtk_regField_t SOURCE_PORT_MASK_TABLE_ENTRY3_FIELDS[]; 

/* Module: PIE Lookup and Template Genarator */
extern rtk_regField_t USER_DEFINED_TEMPLATE_CONTROL0_FIELDS[]; 
extern rtk_regField_t USER_DEFINED_TEMPLATE_CONTROL1_FIELDS[]; 
extern rtk_regField_t USER_DEFINED_TEMPLATE_CONTROL2_FIELDS[]; 
extern rtk_regField_t USER_DEFINED_TEMPLATE_CONTROL3_FIELDS[]; 
extern rtk_regField_t PIE_RESULT_REVERSE_CONTROL0_FIELDS[]; 
extern rtk_regField_t PIE_RESULT_REVERSE_CONTROL1_FIELDS[]; 
extern rtk_regField_t PIE_RESULT_REVERSE_CONTROL2_FIELDS[]; 
extern rtk_regField_t PIE_RESULT_REVERSE_CONTROL3_FIELDS[]; 
extern rtk_regField_t PIE_BLOCK_PRIORITY_CONTROL_FIELDS[]; 

/* Module: ACL */
extern rtk_regField_t POLICER_TABLE_CONTROL_FIELDS[]; 
extern rtk_regField_t CRC_ERROR_FRAME_LOOKUP_CONTROL_FIELDS[]; 
extern rtk_regField_t ACL_COPYTOCPU_CONTROL_FIELDS[]; 
extern rtk_regField_t ACL_RULE_HIT_INTERRUPT_CONTROL0_FIELDS[]; 
extern rtk_regField_t ACL_RULE_HIT_INTERRUPT_CONTROL1_FIELDS[]; 
extern rtk_regField_t ACL_RULE_HIT_INTERRUPT_CONTROL2_FIELDS[]; 
extern rtk_regField_t ACL_RULE_HIT_INTERRUPT_CONTROL3_FIELDS[]; 
extern rtk_regField_t ACL_RULE_HIT_INTERRUPT_STATUS0_FIELDS[]; 
extern rtk_regField_t ACL_RULE_HIT_INTERRUPT_STATUS1_FIELDS[]; 
extern rtk_regField_t ACL_RULE_HIT_INTERRUPT_STATUS2_FIELDS[]; 
extern rtk_regField_t ACL_RULE_HIT_INTERRUPT_STATUS3_FIELDS[]; 
extern rtk_regField_t PORT_ACL_LOOKUP_CONTROL_FIELDS[]; 

/* Module: Flow Control */
extern rtk_regField_t FLOW_CONTROL_GLOBAL_CONTROL_FIELDS[]; 
extern rtk_regField_t SYSTEM_DROP_THRESHOLD_CONTROL_FIELDS[]; 
extern rtk_regField_t PUBLIC_PAGE_RX_USED_HIGH_THRESHOLD_CONTROL0_FIELDS[]; 
extern rtk_regField_t PUBLIC_PAGE_RX_USED_LOW_THRESHOLD_CONTROL1_FIELDS[]; 
extern rtk_regField_t FLOW_CONTROL_ENABLE_DROP_PACKET_NUMBER_CONTROL_FIELDS[]; 
extern rtk_regField_t FLOW_CONTROL_OFF_PUBLIC_PAGE_RX_USED_DROP_ON_THRESHOLD_FIELDS[]; 
extern rtk_regField_t FLOW_CONTROL_OFF_PUBLIC_PAGE_RX_USED_DROP_OFF_THRESHOLD_FIELDS[]; 
extern rtk_regField_t PORT_FLOW_CONTROL_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_FLOWCONTROL_TX_QUEUE_DROP_ENABLE_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_RX_PAGE_HIGH_THRESHOLD_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_RX_PAGE_LOW_THRESHOLD_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_RX_PAGE_GUARANTEE_THRESHOLD_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_QUEUE_DROP_PAGE_THRESHOLD_CONTROL0_FIELDS[]; 
extern rtk_regField_t PORT_QUEUE_DROP_PAGE_THRESHOLD_CONTROL1_FIELDS[]; 
extern rtk_regField_t PORT_DROP_ABILITY_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_FLOW_CONTROL_OFF_PORT_RX_DROP_THRESHOLD_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_FLOW_CONTROL_ABILITY_FORCE_MODE_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_RX_PAGE_DROP_HIGH_THRESHOLD_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_RX_PAGE_DROP_LOW_THRESHOLD_CONTROL_FIELDS[]; 

/* Module: Remarking */
extern rtk_regField_t INNER_TAG_PRIORITY_REMARKING_TABLE_CONTROL0_FIELDS[]; 
extern rtk_regField_t INNER_TAG_PRIORITY_REMARKING_TABLE_CONTROL1_FIELDS[]; 
extern rtk_regField_t OUTER_TAG_PRIORITY_AND_DEI_REMARKING_TABLE_CONTROL0_FIELDS[]; 
extern rtk_regField_t OUTER_TAG_PRIORITY_AND_DEI_REMARKING_TABLE_CONTROL1_FIELDS[]; 
extern rtk_regField_t DSCP_REMARKING_TABLE_CONTROL0_FIELDS[]; 
extern rtk_regField_t DSCP_REMARKING_TABLE_CONTROL1_FIELDS[]; 
extern rtk_regField_t DSCP_REMARKING_TABLE_CONTROL2_FIELDS[]; 
extern rtk_regField_t DSCP_REMARKING_TABLE_CONTROL3_FIELDS[]; 
extern rtk_regField_t PORT_PRIORITY_REMARKING_CONTROL_FIELDS[]; 

/* Module: Ingress and Egress Bandwidth Control */
extern rtk_regField_t INGRESS_BANDWIDTH_CONTROL_DROP_THRESHOLD_GLOBAL_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_INGRESS_BANDWIDTH_HIGH_LOW_THRESHOLD_CONTROL0_FIELDS[]; 
extern rtk_regField_t PORT_INGRESS_BANDWIDTH__RATE_CONTROL0_FIELDS[]; 
extern rtk_regField_t PORT_INGRESS_BANDWIDTH_HIGH_LOW_THRESHOLD_CONTROL1_FIELDS[]; 
extern rtk_regField_t PORT_INGRESS_BANDWIDTH__RATE_CONTROL1_FIELDS[]; 
extern rtk_regField_t PORT_INGRESS_BANDWIDTH_ALGORITHM_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_INGRESS_BANDWIDTH_PACKET_LENGTH_CONTROL0_FIELDS[]; 
extern rtk_regField_t PORT_INGRESS_BANDWIDTH_PACKET_LENGTH_CONTROL1_FIELDS[]; 
extern rtk_regField_t PORT_INGRESS_BANDWIDTH_EBS_THRESHOLD_CONTROL0_FIELDS[]; 
extern rtk_regField_t PORT_INGRESS_BANDWIDTH_EBS_THRESHOLD_CONTROL1_FIELDS[]; 

/* Module: Queue Management and Queue Schedule */
extern rtk_regField_t LEAKY_BUKET_SYSTEM_CONTROL_FIELDS[]; 
extern rtk_regField_t LEAKY_BUKET_SYSTEM_COUNTER_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_LEAKY_BUKET_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_Q0_SCHEDULER_BUCKET_CONTROL0_FIELDS[]; 
extern rtk_regField_t PORT_Q0_SCHEDULER_BUCKET_CONTROL1_FIELDS[]; 
extern rtk_regField_t PORT_Q1_SCHEDULER_BUCKET_CONTROL0_FIELDS[]; 
extern rtk_regField_t PORT_Q1_SCHEDULER_BUCKET_CONTROL1_FIELDS[]; 
extern rtk_regField_t PORT_Q2_SCHEDULER_BUCKET_CONTROL0_FIELDS[]; 
extern rtk_regField_t PORT_Q2_SCHEDULER_BUCKET_CONTROL1_FIELDS[]; 
extern rtk_regField_t PORT_Q3_SCHEDULER_BUCKET_CONTROL0_FIELDS[]; 
extern rtk_regField_t PORT_Q3_SCHEDULER_BUCKET_CONTROL1_FIELDS[]; 
extern rtk_regField_t PORT_BANDWITH_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_QUEUE_SCHEDULE_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_QUEUE_0_PACKET_NUMBER_COUNTER_FIELDS[]; 
extern rtk_regField_t PORT_QUEUE_1_PACKET_NUMBER_COUNTER_FIELDS[]; 
extern rtk_regField_t PORT_QUEUE_2_PACKET_NUMBER_COUNTER_FIELDS[]; 
extern rtk_regField_t PORT_QUEUE_3_PACKET_NUMBER_COUNTER_FIELDS[]; 

/* Module: Link Aggregation */
extern rtk_regField_t LINK_AGGREGATION_MEMBER_CONTROL0_FIELDS[]; 
extern rtk_regField_t LINK_AGGREGATION_MEMBER_CONTROL1_FIELDS[]; 
extern rtk_regField_t LINK_AGGREGATION_MEMBER_CONTROL2_FIELDS[]; 
extern rtk_regField_t LINK_AGGREGATION_MEMBER_CONTROL3_FIELDS[]; 
extern rtk_regField_t LINK_AGGREGATION_CONGEST_PORT_CONTROL_FIELDS[]; 
extern rtk_regField_t LINK_AGGREGATION_EMPTY_PORT_CONTROL_FIELDS[]; 

/* Module: Mirroring */
extern rtk_regField_t TRAFFIC_MIRROR_CONTROL0_FIELDS[]; 
extern rtk_regField_t TRAFFIC_MIRROR_CONTROL1_FIELDS[]; 
extern rtk_regField_t TRAFFIC_MIRROR_CONTROL2_FIELDS[]; 
extern rtk_regField_t MIRROR_PORT_EGRESS_FILTER_CONTROL_FIELDS[]; 
extern rtk_regField_t TRAFFIC_MIRROR_SAMPLE_CONTROL_FIELDS[]; 
extern rtk_regField_t TRAFFIC_MIRROR_SAMPLE_STATISTIC_FIELDS[]; 

/* Module: Packet Parser */
extern rtk_regField_t CPU_TAG_CONTROL_FIELDS[]; 
extern rtk_regField_t PACKET_PARSER_PID_CONTROL_REGIST_0_FIELDS[]; 
extern rtk_regField_t PACKET_PARSER_PID_CONTROL_REGIST_1_FIELDS[]; 
extern rtk_regField_t PORT23_PID_MASK_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT24_PID_MASK_CONTROL_FIELDS[]; 
extern rtk_regField_t PACKET_PARSER_LAYER2_TYPE_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_MAXLEN_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT23_MAXLEN_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT24_MAXLEN_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_PID_MASK_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_CHECKSUM_ERROR_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_DROP_REASON_FIELDS[]; 

/* Module: ALE Misc */
extern rtk_regField_t IGMP_MLD_CONTROL_FIELDS[]; 
extern rtk_regField_t OPTION_HEADER_TRAP_CONTROL_FIELDS[]; 
extern rtk_regField_t CFI_CONTROL_FIELDS[]; 

/* Module: RMA */
extern rtk_regField_t RMA_CONTROL0_FIELDS[]; 
extern rtk_regField_t RMA_CONTROL1_FIELDS[]; 
extern rtk_regField_t RMA_CONTROL2_FIELDS[]; 
extern rtk_regField_t RMA_CPU_PORT_CONTROL_FIELDS[]; 

/* Module: OAM */
extern rtk_regField_t OAM_PDU_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_OAM_PARSER_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_OAM_MULTIPLEXER_CONTROL_FIELDS[]; 

/* Module: Dummy Port */
extern rtk_regField_t DYING_GASP_POWER_MONITOR_CIRCUIT_DEGLITCH_FIELDS[]; 
extern rtk_regField_t CPU_PORT_GLOBAL_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_OAM_DYING_GASP_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_OAM_LOCAL_DYING_GASP_CONTROL0_FIELDS[]; 
extern rtk_regField_t PORT_OAM_LOCAL_DYING_GASP_CONTROL1_FIELDS[]; 
extern rtk_regField_t PORT_OAM_LOCAL_DYING_GASP_CONTROL2_FIELDS[]; 
extern rtk_regField_t PORT_OAM_LOCAL_DYING_GASP_CONTROL3_FIELDS[]; 
extern rtk_regField_t PORT_OAM_REMOTE_DYING_GASP_CONTROL0_FIELDS[]; 
extern rtk_regField_t PORT_OAM_REMOTE_DYING_GASP_CONTROL1_FIELDS[]; 
extern rtk_regField_t PORT_OAM_REMOTE_DYING_GASP_CONTROL2_FIELDS[]; 
extern rtk_regField_t PORT_OAM_REMOTE_DYING_GASP_CONTROL3_FIELDS[]; 

/* Module: TX Modification */
extern rtk_regField_t PORT23_TX_TAG_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT24_TX_TAG_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_TX_TAG_CONTROL_FIELDS[]; 

/* Module: RTCT */
extern rtk_regField_t RTCT_GLOBAL_CONTROL_FIELDS[]; 
extern rtk_regField_t RTCT_MASK_FIELDS[]; 
extern rtk_regField_t PORT22_RTCT_RESULT0_FOR_GIGA_FIELDS[]; 
extern rtk_regField_t PORT22_RTCT_RESULT1_FOR_GIGA_FIELDS[]; 
extern rtk_regField_t PORT23_RTCT_RESULT0_FOR_GIGA_FIELDS[]; 
extern rtk_regField_t PORT23_RTCT_RESULT1_FOR_GIGA_FIELDS[]; 
extern rtk_regField_t PORT24_RTCT_RESULT0_FOR_GIGA_FIELDS[]; 
extern rtk_regField_t PORT24_RTCT_RESULT1_FOR_GIGA_FIELDS[]; 
extern rtk_regField_t PORT_RTCT_RESULT0_FIELDS[]; 
extern rtk_regField_t PORT_RTCT_RESULT1_FIELDS[]; 

/* Module: CPU Releated */
extern rtk_regField_t CPU_8051_RESET_FIELDS[]; 
extern rtk_regField_t COMMAND_TYPE_FIELDS[]; 
extern rtk_regField_t DESTINATION_MEMORY_ADDRESS_FIELDS[]; 
extern rtk_regField_t SOURCE_MEMORY_ADDRESS_FIELDS[]; 
extern rtk_regField_t DATA_LENGTH_RESIGTER_FIELDS[]; 
extern rtk_regField_t FLASH_PAGE_NUMBER_FIELDS[]; 
extern rtk_regField_t NOR_FLASH_CONFIGURATION_FIELDS[]; 
extern rtk_regField_t INTERNAL_MEMORY_CONTROL_FIELDS[]; 
extern rtk_regField_t INTERNAL_MEMORY_DATA0_FIELDS[]; 
extern rtk_regField_t INTERNAL_MEMORY_DATA1_FIELDS[]; 
extern rtk_regField_t SWITCHACCESS_ADDRESS_FIELDS[]; 
extern rtk_regField_t SWITCHACCESS_DATA_FIELDS[]; 
extern rtk_regField_t SWITCHACCESS_CONTROL_FIELDS[]; 
extern rtk_regField_t INDIRECT_ACCESS_FLASH_ADDRESS_FIELDS[]; 
extern rtk_regField_t INDIRECT_ACCESS_FLASH_DATA_FIELDS[]; 
extern rtk_regField_t INDIRECT_ACCESS_FLASH_CONTROL_FIELDS[]; 
extern rtk_regField_t SPI_CONTROLLER_GLOBAL_FIELDS[]; 
extern rtk_regField_t SPI_RIMODE_CONTROL_FIELDS[]; 
extern rtk_regField_t SPI_SMODE_CONTROL_FIELDS[]; 
extern rtk_regField_t SPI_SMODE_ADDRESS_FIELDS[]; 
extern rtk_regField_t SPI_SMODE_DATA_FIELDS[]; 
extern rtk_regField_t CPU_INTERRUPT_PS2LVL_FIELDS[]; 

/* Module: RRCP */
extern rtk_regField_t RRCP_GLOBAL_CONTROL_FIELDS[]; 
extern rtk_regField_t RRCP_PRIVATE_KEY_CONTROL_FIELDS[]; 
extern rtk_regField_t RRCP_AUTHENTICATION_KEY_CONTROL_FIELDS[]; 
extern rtk_regField_t RRCP_DEFAULT_FID_CONTROL_FIELDS[]; 
extern rtk_regField_t RRCP_INNER_TAG_CONTROL_FIELDS[]; 
extern rtk_regField_t RRCP_OUTER_TAG_CONTROL_FIELDS[]; 
extern rtk_regField_t RRCP_HELLO_INDICATION_CONTROL_FIELDS[]; 
extern rtk_regField_t SWITCH_OWN_MAC_CONTROL0_FIELDS[]; 
extern rtk_regField_t SWITCH_OWN_MAC_CONTROL1_FIELDS[]; 
extern rtk_regField_t SWITCH_CHIP_ID_CONTROL_FIELDS[]; 
extern rtk_regField_t SWITCH_VENDER_ID_CONTROL_FIELDS[]; 
extern rtk_regField_t RRCP_ADMINISTRABLE_CONTROL_FIELDS[]; 
extern rtk_regField_t RRCP_AUTHENTICAED_CONTROL_FIELDS[]; 
extern rtk_regField_t RRCP_PORT_DEBUG_CONTROL_FIELDS[]; 
extern rtk_regField_t SIMPLE_PACKET_GENERATOR_CONTROL0_FIELDS[]; 
extern rtk_regField_t SIMPLE_PACKET_GENERATOR_CONTROL1_FIELDS[]; 
extern rtk_regField_t SIMPLE_PACKET_GENERATOR_CONTROL2_FIELDS[]; 
extern rtk_regField_t SIMPLE_PACKET_GENERATOR_CONTROL3_FIELDS[]; 
extern rtk_regField_t SIMPLE_PACKET_GENERATOR_CONTROL4_FIELDS[]; 
extern rtk_regField_t SIMPLE_PACKET_GENERATOR_CONTROL5_FIELDS[]; 
extern rtk_regField_t SIMPLE_PACKET_GENERATOR_CONTROL6_FIELDS[]; 
extern rtk_regField_t SIMPLE_PACKET_GENERATOR_CONTROL7_FIELDS[]; 
extern rtk_regField_t SIMPLE_PACKET_GENERATOR_CONTROL8_FIELDS[]; 
extern rtk_regField_t SIMPLE_PACKET_GENERATOR_CONTROL9_FIELDS[]; 
extern rtk_regField_t RRCP_CUSTOMER_CODE_CONTROL_FIELDS[]; 

/* Module: RLDP and UDLD */
extern rtk_regField_t RTKPP_RANDOM_NUMBER_CONTROL0_FIELDS[]; 
extern rtk_regField_t RTKPP_RANDOM_NUMBER_CONTROL1_FIELDS[]; 
extern rtk_regField_t RTKPP_RANDOM_NUMBER_CONTROL2_FIELDS[]; 
extern rtk_regField_t RLDP_LOOP_STATE_RETRY_CONTROL_FIELDS[]; 
extern rtk_regField_t RLDP_CHECK_STATE_RETRY_CONTROL_FIELDS[]; 
extern rtk_regField_t RLDP_ENABLE_PORT_MASK_CONTROL_FIELDS[]; 
extern rtk_regField_t RLDP_LOOP_PORT_MASK_CONTROL_FIELDS[]; 
extern rtk_regField_t RLDP_CHECKING_PORT_MASK_CONTROL_FIELDS[]; 
extern rtk_regField_t RLDP_INTERRUPT_PENDING_MASK_CONTROL_FIELDS[]; 
extern rtk_regField_t SOURCE_MAC_MOVING_PORT_MASK_FIELDS[]; 
extern rtk_regField_t RLDP_GLOBAL_CONTROL_FIELDS[]; 
extern rtk_regField_t TX_DISABLE_GLOBAL_CONTROL_FIELDS[]; 
extern rtk_regField_t RX_DISABLE_GLOBAL_CONTROL_FIELDS[]; 
extern rtk_regField_t UDLD_GLOBAL_CONTROL_FIELDS[]; 
extern rtk_regField_t UDLD_ENABLED_PORT_MASK_CONTROL_FIELDS[]; 
extern rtk_regField_t UDL_PORT_MASK_CONTROL_FIELDS[]; 
extern rtk_regField_t UDL_INTERRUPT_PENDING_MASK_CONTROL_FIELDS[]; 
extern rtk_regField_t PORT_LOOP_PORT_FIELDS[]; 

/* Module: MIB Counter */
extern rtk_regField_t MIB_COUNTER_CONTROL0_FIELDS[]; 
extern rtk_regField_t MIB_COUNTER_CONTROL1_FIELDS[]; 
extern rtk_regField_t MIB_COUNTER_CONTROL2_FIELDS[]; 
extern rtk_regField_t INDIRECT_ACCESS_MIB_COUNTER_CONTROLFOR_CPU_FIELDS[]; 
extern rtk_regField_t INDIRECT_ACCESS_MIB_COUNTER_DATA0_FOR_CPU_FIELDS[]; 
extern rtk_regField_t INDIRECT_ACCESS_MIB_COUNTER_DATA1_FOR_CPU_FIELDS[]; 
extern rtk_regField_t QUEUE_MIB_COUNTER_COUNT_TYPE_SELECTION_FIELDS[]; 
extern rtk_regField_t GLOBAL_MIB_COUNTER_OVERFLOW_FLAG_FIELDS[]; 
extern rtk_regField_t SYSTEM_MIB_COUNTER_OVERFLOW_FLAG_FIELDS[]; 
extern rtk_regField_t PORT0_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT0_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT1_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT1_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT2_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT2_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT3_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT3_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT4_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT4_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT5_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT5_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT6_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT6_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT7_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT7_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT8_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT8_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT9_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT9_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT10_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT10_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT11_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT11_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT12_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT12_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT13_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT13_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT14_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT14_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT15_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT15_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT16_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT16_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT17_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT17_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT18_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT18_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT19_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT19_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT20_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT20_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT21_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT21_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT22_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT22_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT23_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT23_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t PORT24_MIBCOUNTER_OVERFLOW_FLAG0_FIELDS[]; 
extern rtk_regField_t PORT24_MIBCOUNTER_OVERFLOW_FLAG1_FIELDS[]; 
extern rtk_regField_t TEST_MODE_TRIGGER_FIELDS[]; 
extern rtk_regField_t TEST_MODE_WRITE_DATA0_FIELDS[]; 
extern rtk_regField_t TEST_MODE_WRITE_DATA1_FIELDS[]; 
extern rtk_regField_t TEST_MODE_READ_DATA0_FIELDS[]; 
extern rtk_regField_t TEST_MODE_READ_DATA1_FIELDS[]; 
extern rtk_regField_t INDIRECT_ACCESS_MIB_COUNTER_CONTROLFOR_RRCP_FIELDS[]; 
extern rtk_regField_t INDIRECT_ACCESS_MIB_COUNTER_DATA0_FOR_RRCP_FIELDS[]; 
extern rtk_regField_t INDIRECT_ACCESS_MIB_COUNTER_DATA1_FOR_RRCP_FIELDS[]; 

/* Module: GPIO */
extern rtk_regField_t GLOBAL_GPIO_CONTROL0_FIELDS[]; 
extern rtk_regField_t GLOBAL_GPIO_CONTROL1_FIELDS[]; 
extern rtk_regField_t GLOBAL_GPIO_INTERRUPT_CONTROL_FIELDS[]; 
extern rtk_regField_t GLOBAL_GPIO_INTERRUPT_STATUS_FIELDS[]; 

/* Module: Interrupt */
extern rtk_regField_t SWITCH_INTERRUPT_GLOBAL_CONTROL_FIELDS[]; 
extern rtk_regField_t PER_PORT_LINK_CHANGE_INTERRUPT_CONTROL_FIELDS[]; 
extern rtk_regField_t PACKET_DROP_INTERRUPT_CONTROL0_FIELDS[]; 
extern rtk_regField_t PACKET_DROP_INTERRUPT_CONTROL1_FIELDS[]; 
extern rtk_regField_t PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_CONTROL_FIELDS[]; 
extern rtk_regField_t SERDES_INTERRUPT_CONTROL_FIELDS[]; 
extern rtk_regField_t MISC_INTERRUPT_CONTROL_FIELDS[]; 
extern rtk_regField_t SWITCH_INTERRUPT_GLOBAL_SOURCE_STATUS_FIELDS[]; 
extern rtk_regField_t PER_PORT_LINK_CHANGE_INTERRUPT_STATUS_FIELDS[]; 
extern rtk_regField_t PACKET_DROP_INTERRUPT_STATUS0_FIELDS[]; 
extern rtk_regField_t PACKET_DROP_INTERRUPT_STATUS1_FIELDS[]; 
extern rtk_regField_t PER_PORT_SA_LEARNING_CONSTRAIN_INTERRUPT_STATUS_FIELDS[]; 
extern rtk_regField_t SERDES_INTERRUPT_STATUS_FIELDS[]; 
extern rtk_regField_t MISC_INTERRUPT_STATUS_FIELDS[]; 
extern rtk_regField_t SWITCH_INTERRUPT_MODE_FIELDS[]; 

/* Module: LED */
extern rtk_regField_t LED_CONTROL_FIELDS[]; 
extern rtk_regField_t SOFTWARE_LED_CONTROL0_FIELDS[]; 
extern rtk_regField_t SOFTWARE_LED_CONTROL1_FIELDS[]; 
extern rtk_regField_t SOFTWARE_LED_CONTROL2_FIELDS[]; 
extern rtk_regField_t LED_IC_ACCESS_CONTROL_FIELDS[]; 
extern rtk_regField_t LED_IC_ACCESS_DATA_FIELDS[]; 
extern rtk_regField_t GPIO_CONTROL_FIELDS[]; 
extern rtk_regField_t I2C_LIKE_LED_MODE0_FIELDS[]; 
extern rtk_regField_t I2C_LIKE_LED_MODE1_FIELDS[]; 
extern rtk_regField_t I2C_LIKE_LED_MODE2_FIELDS[]; 
extern rtk_regField_t LED_CONTROL0_FIELDS[]; 
extern rtk_regField_t LED_CONTROL1_FIELDS[]; 
extern rtk_regField_t LED_CONTROL2_FIELDS[]; 
extern rtk_regField_t LED_CONTROL3_FIELDS[]; 
extern rtk_regField_t LED_CONTROL4_FIELDS[]; 
extern rtk_regField_t LED_CONTROL5_FIELDS[]; 
extern rtk_regField_t LED_CONTROL6_FIELDS[]; 
extern rtk_regField_t LED_CONTROL7_FIELDS[]; 
extern rtk_regField_t LED_CONTROL8_FIELDS[]; 
extern rtk_regField_t LED_STATUS_CONTROL_FIELDS[]; 
extern rtk_regField_t HORSE_RACE_LAMP_LED_CONTROL_FIELDS[]; 

/* Module: NIC */
extern rtk_regField_t NIC_GLOBAL_CONTROL_FIELDS[]; 
extern rtk_regField_t TXSTOP_ADDRESS_FIELDS[]; 
extern rtk_regField_t RXSTOP_ADDRESS_FIELDS[]; 
extern rtk_regField_t RX_BUFFER_RECEIVED_DATA_LENGTH_FIELDS[]; 
extern rtk_regField_t TX_BUFFER_AVAILABLE_FREE_SPACE_FIELDS[]; 
extern rtk_regField_t RX_COMMAND_FIELDS[]; 
extern rtk_regField_t TX_COMMAND_FIELDS[]; 
extern rtk_regField_t NIC_INTERRUPT_STATUS_FIELDS[]; 
extern rtk_regField_t NIC_INTERRUPT_MASK_FIELDS[]; 
extern rtk_regField_t RX_CONTROL_FIELDS[]; 
extern rtk_regField_t TX_CONTROL_FIELDS[]; 
extern rtk_regField_t CPU_RX_CURRENT_PACKET_FIELDS[]; 
extern rtk_regField_t CPU_TX_CURRENT_PACKET_FIELDS[]; 
extern rtk_regField_t MULTICAST_HASH0_FIELDS[]; 
extern rtk_regField_t MULTICAST_HASH1_FIELDS[]; 
extern rtk_regField_t MULTICAST_HASH2_FIELDS[]; 
extern rtk_regField_t MULTICAST_HASH3_FIELDS[]; 
extern rtk_regField_t MULTICAST_HASH4_FIELDS[]; 
extern rtk_regField_t MULTICAST_HASH5_FIELDS[]; 
extern rtk_regField_t MULTICAST_HASH6_FIELDS[]; 
extern rtk_regField_t MULTICAST_HASH7_FIELDS[]; 
extern rtk_regField_t PHYSICAL_ADDRESS_HASH0_FIELDS[]; 
extern rtk_regField_t PHYSICAL_ADDRESS_HASH1_FIELDS[]; 
extern rtk_regField_t PHYSICAL_ADDRESS_HASH2_FIELDS[]; 
extern rtk_regField_t PHYSICAL_ADDRESS_HASH3_FIELDS[]; 
extern rtk_regField_t PHYSICAL_ADDRESS_HASH4_FIELDS[]; 
extern rtk_regField_t PHYSICAL_ADDRESS_HASH5_FIELDS[]; 
extern rtk_regField_t PHYSICAL_ADDRESS_HASH6_FIELDS[]; 
extern rtk_regField_t PHYSICAL_ADDRESS_HASH7_FIELDS[]; 
extern rtk_regField_t SRXCURPKTR_FIELDS[]; 
extern rtk_regField_t STXCURPKTR_FIELDS[]; 
extern rtk_regField_t TXPKTLENR_FIELDS[]; 
extern rtk_regField_t STXCURUNITR_FIELDS[]; 

/* Module: ALE Related Diagnostic */
extern rtk_regField_t ALE_TEST_MODE_CONTROL_FIELDS[]; 
extern rtk_regField_t HEADER_STAMP_BEFORE_CR0_FIELDS[]; 
extern rtk_regField_t HEADER_STAMP_BEFORE_CR1_FIELDS[]; 
extern rtk_regField_t HEADER_STAMP_BEFORE_CR2_FIELDS[]; 
extern rtk_regField_t HEADER_STAMP_BEFORE_CR3_FIELDS[]; 
extern rtk_regField_t HEADER_STAMP_BEFORE_CR4_FIELDS[]; 
extern rtk_regField_t HEADER_STAMP_BEFORE_CR5_FIELDS[]; 
extern rtk_regField_t HEADER_STAMP_BEFORE_CR6_FIELDS[]; 
extern rtk_regField_t HEADER_STAMP_BEFORE_CR7_FIELDS[]; 
extern rtk_regField_t HEADER_STAMP_BEFORE_CR8_FIELDS[]; 
extern rtk_regField_t HEADER_STAMP_BEFORE_CR9_FIELDS[]; 
extern rtk_regField_t HEADER_STAMP_BEFORE_CR10_FIELDS[]; 
extern rtk_regField_t HEADER_STAMP_BEFORE_CR11_FIELDS[]; 
extern rtk_regField_t PACKET_MODIFICATION_INFORMATION_CR0_FIELDS[]; 
extern rtk_regField_t PACKET_MODIFICATION_INFORMATION_CR1_FIELDS[]; 
extern rtk_regField_t PACKET_MODIFICATION_INFORMATION_CR2_FIELDS[]; 
extern rtk_regField_t PACKET_MODIFICATION_INFORMATION_CR3_FIELDS[]; 
extern rtk_regField_t PACKET_MODIFICATION_INFORMATION_CR4_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION0_CR0_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION0_CR1_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION0_CR2_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION0_CR3_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION0_CR4_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION0_CR5_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION0_CR6_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION0_CR7_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION1_CR0_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION1_CR1_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION1_CR2_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION1_CR3_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION1_CR4_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION1_CR5_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION1_CR6_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION1_CR7_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION2_CR0_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION2_CR1_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION2_CR2_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION2_CR3_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION2_CR4_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION2_CR5_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION2_CR6_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION2_CR7_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION3_CR0_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION3_CR1_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION3_CR2_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION3_CR3_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION3_CR4_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION3_CR5_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION3_CR6_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION3_CR7_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION4_CR0_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION4_CR1_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION4_CR2_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION4_CR3_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION4_CR4_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION4_CR5_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION4_CR6_FIELDS[]; 
extern rtk_regField_t PACKET_PROCESS_INFORMATION4_CR7_FIELDS[]; 

/* Module: Flow Control Diagnostic */
extern rtk_regField_t FLOWCTL_GLOBAL_PAGECNT_BEYOND_THRESHOLD_TIMES_FIELDS[]; 
extern rtk_regField_t GLOBAL_OCCUPIED_RX_PAGE_PEAK_COUNTER_FIELDS[]; 
extern rtk_regField_t SYSTEM_PAGE_COUNTER_FIELDS[]; 
extern rtk_regField_t DEBUG_COUNTER_RESET_FIELDS[]; 
extern rtk_regField_t PORT_RX_OCCUPIED_PAGE_COUNTER_BEYOND_THRESHOLD_TIMES_FIELDS[]; 
extern rtk_regField_t PORT_CURRENT_COUNTER_WHEN_GLOBAL_REACH_PEAK_VALUE_FIELDS[]; 
extern rtk_regField_t PORT_OCCUPIED_RX_PAGE_PEAK_COUNTER_FIELDS[]; 

/* Module: MII Test Related Diagnostic */
extern rtk_regField_t MAC_MII_TEST_MODE_TX_CONTROL_FIELDS[]; 
extern rtk_regField_t MAC_MII_TEST_MODE_RX_CONTROL_FIELDS[]; 
extern rtk_regField_t MAC_TEST_MODE_GMII_RX_FIELDS[]; 
extern rtk_regField_t MAC_TEST_MODE_GMII_TX_FIELDS[]; 

/* Module: Code Protection */

#endif    /* __RTL8316D_REGFIELD_LIST_H__ */
