##2.10

###a
Cycle time : 0.51ns

Access time: 1.12ns

1.12 / 0.51 â‰ˆ 2.19 pipestages

###b

				Area 			Energy per access
	Pipelined	1.19mm^2		0.16nJ
	Banked		1.36mm^2		0.13nJ

The banked design requires more area because it need more circuit to decide wether hit or not,
it consumes less engergy because its active memory arrays are less then the pipelined design.

	