ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.arch armv7-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	MX_GPIO_Init:
  24              	.LFB78:
  25              		.file 1 "Src/main.c"
   1:Src/main.c    **** /* USER CODE BEGIN Header */
   2:Src/main.c    **** /**
   3:Src/main.c    ****   ******************************************************************************
   4:Src/main.c    ****   * @file           : main.c
   5:Src/main.c    ****   * @brief          : Main program body
   6:Src/main.c    ****   ******************************************************************************
   7:Src/main.c    ****   * @attention
   8:Src/main.c    ****   *
   9:Src/main.c    ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Src/main.c    ****   * All rights reserved.</center></h2>
  11:Src/main.c    ****   *
  12:Src/main.c    ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Src/main.c    ****   * the "License"; You may not use this file except in compliance with the
  14:Src/main.c    ****   * License. You may obtain a copy of the License at:
  15:Src/main.c    ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Src/main.c    ****   *
  17:Src/main.c    ****   ******************************************************************************
  18:Src/main.c    ****   */
  19:Src/main.c    **** /* USER CODE END Header */
  20:Src/main.c    **** 
  21:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  22:Src/main.c    **** #include "main.h"
  23:Src/main.c    **** 
  24:Src/main.c    **** /* Private includes ----------------------------------------------------------*/
  25:Src/main.c    **** /* USER CODE BEGIN Includes */
  26:Src/main.c    **** 
  27:Src/main.c    **** /* USER CODE END Includes */
  28:Src/main.c    **** 
  29:Src/main.c    **** /* Private typedef -----------------------------------------------------------*/
  30:Src/main.c    **** /* USER CODE BEGIN PTD */
  31:Src/main.c    **** 
  32:Src/main.c    **** /* USER CODE END PTD */
  33:Src/main.c    **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 2


  34:Src/main.c    **** /* Private define ------------------------------------------------------------*/
  35:Src/main.c    **** /* USER CODE BEGIN PD */
  36:Src/main.c    **** 
  37:Src/main.c    **** /* USER CODE END PD */
  38:Src/main.c    **** 
  39:Src/main.c    **** /* Private macro -------------------------------------------------------------*/
  40:Src/main.c    **** /* USER CODE BEGIN PM */
  41:Src/main.c    **** 
  42:Src/main.c    **** /* USER CODE END PM */
  43:Src/main.c    **** 
  44:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  45:Src/main.c    **** I2C_HandleTypeDef hi2c1;
  46:Src/main.c    **** 
  47:Src/main.c    **** RTC_HandleTypeDef hrtc;
  48:Src/main.c    **** 
  49:Src/main.c    **** TIM_HandleTypeDef htim2;
  50:Src/main.c    **** TIM_HandleTypeDef htim3;
  51:Src/main.c    **** TIM_HandleTypeDef htim4;
  52:Src/main.c    **** 
  53:Src/main.c    **** UART_HandleTypeDef huart1;
  54:Src/main.c    **** UART_HandleTypeDef huart2;
  55:Src/main.c    **** UART_HandleTypeDef huart3;
  56:Src/main.c    **** 
  57:Src/main.c    **** /* USER CODE BEGIN PV */
  58:Src/main.c    **** 
  59:Src/main.c    **** RTC_TimeTypeDef realTime = {0};
  60:Src/main.c    **** RTC_DateTypeDef realDate = {0};
  61:Src/main.c    **** 
  62:Src/main.c    **** uint8_t lastSendHour = 80;
  63:Src/main.c    **** 
  64:Src/main.c    **** uint32_t lastReqTime;
  65:Src/main.c    **** 
  66:Src/main.c    **** uint32_t lastInteractionTime;
  67:Src/main.c    **** const uint32_t interactionAbsenceMaxTime = 10000;
  68:Src/main.c    **** 
  69:Src/main.c    **** double lastEnergy = 0;
  70:Src/main.c    **** 
  71:Src/main.c    **** const char MenuElements[4][16] = {{"Output Now:"}, {"Energy today:"}, {"Week mid. value:"}, {"Eleme
  72:Src/main.c    **** const char ElementsUnits[4][6] = {{" KW"}, {" KWhr"}, {" KWhr"}, {" U4"}};
  73:Src/main.c    **** 
  74:Src/main.c    **** char Data[4][13] = {"0.0", "0.0", "0.0", "0.0"}; 
  75:Src/main.c    **** char EnergyData[7][12] = {"0.0", "0.0", "0.0", "0.0", "0.0", "0.0", "0.0"};
  76:Src/main.c    **** 
  77:Src/main.c    **** char ExceptionArr[15] = {0};
  78:Src/main.c    **** uint8_t ExceptionNum = 0;
  79:Src/main.c    **** 
  80:Src/main.c    **** uint8_t selectedElemIndex = 0;  
  81:Src/main.c    **** uint8_t buttonIsPressed = 0;
  82:Src/main.c    **** uint8_t daysScroll = 0;
  83:Src/main.c    **** uint8_t scrollCount = 0;
  84:Src/main.c    **** 
  85:Src/main.c    **** /* USER CODE END PV */
  86:Src/main.c    **** 
  87:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  88:Src/main.c    **** void SystemClock_Config(void);
  89:Src/main.c    **** static void MX_GPIO_Init(void);
  90:Src/main.c    **** static void MX_I2C1_Init(void);
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 3


  91:Src/main.c    **** static void MX_TIM2_Init(void);
  92:Src/main.c    **** static void MX_RTC_Init(void);
  93:Src/main.c    **** static void MX_TIM3_Init(void);
  94:Src/main.c    **** static void MX_TIM4_Init(void);
  95:Src/main.c    **** static void MX_USART1_UART_Init(void);
  96:Src/main.c    **** static void MX_USART3_UART_Init(void);
  97:Src/main.c    **** static void MX_USART2_UART_Init(void);
  98:Src/main.c    **** /* USER CODE BEGIN PFP */
  99:Src/main.c    **** 
 100:Src/main.c    **** /* USER CODE END PFP */
 101:Src/main.c    **** 
 102:Src/main.c    **** /* Private user code ---------------------------------------------------------*/
 103:Src/main.c    **** /* USER CODE BEGIN 0 */
 104:Src/main.c    **** 
 105:Src/main.c    **** /* USER CODE END 0 */
 106:Src/main.c    **** 
 107:Src/main.c    **** /**
 108:Src/main.c    ****   * @brief  The application entry point.
 109:Src/main.c    ****   * @retval int
 110:Src/main.c    ****   */
 111:Src/main.c    **** int main(void)
 112:Src/main.c    **** {
 113:Src/main.c    ****   /* USER CODE BEGIN 1 */
 114:Src/main.c    **** 
 115:Src/main.c    ****   /* USER CODE END 1 */
 116:Src/main.c    **** 
 117:Src/main.c    ****   /* MCU Configuration--------------------------------------------------------*/
 118:Src/main.c    **** 
 119:Src/main.c    ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 120:Src/main.c    ****   HAL_Init();
 121:Src/main.c    **** 
 122:Src/main.c    ****   /* USER CODE BEGIN Init */
 123:Src/main.c    **** 
 124:Src/main.c    ****   /* USER CODE END Init */
 125:Src/main.c    **** 
 126:Src/main.c    ****   /* Configure the system clock */
 127:Src/main.c    ****   SystemClock_Config();
 128:Src/main.c    **** 
 129:Src/main.c    ****   /* USER CODE BEGIN SysInit */
 130:Src/main.c    **** 
 131:Src/main.c    ****   /* USER CODE END SysInit */
 132:Src/main.c    **** 
 133:Src/main.c    ****   /* Initialize all configured peripherals */
 134:Src/main.c    ****   MX_GPIO_Init();
 135:Src/main.c    ****   MX_I2C1_Init();
 136:Src/main.c    ****   MX_TIM2_Init();
 137:Src/main.c    ****   MX_RTC_Init();
 138:Src/main.c    ****   MX_TIM3_Init();
 139:Src/main.c    ****   MX_TIM4_Init();
 140:Src/main.c    ****   MX_USART1_UART_Init();
 141:Src/main.c    ****   MX_USART3_UART_Init();
 142:Src/main.c    ****   MX_USART2_UART_Init();
 143:Src/main.c    ****   /* USER CODE BEGIN 2 */
 144:Src/main.c    **** 
 145:Src/main.c    ****   // Set up timer for Encoder  
 146:Src/main.c    **** 	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_2);
 147:Src/main.c    **** 	HAL_Delay(1000);
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 4


 148:Src/main.c    **** 
 149:Src/main.c    ****   // Initialize lcd display  
 150:Src/main.c    **** 	lcd_init();
 151:Src/main.c    **** 	lcd_clear();
 152:Src/main.c    **** 	lcd_put_cur(0,0);
 153:Src/main.c    **** 	lcd_send_string(MenuElements[selectedElemIndex]);
 154:Src/main.c    **** 	lcd_put_cur(1,0);
 155:Src/main.c    ****   char DataStr[16] = {0}; 
 156:Src/main.c    **** 	strcpy(DataStr, Data[selectedElemIndex]);   
 157:Src/main.c    **** 	strcat(DataStr, ElementsUnits[selectedElemIndex]); 
 158:Src/main.c    **** 	lcd_send_string(DataStr);
 159:Src/main.c    **** 
 160:Src/main.c    **** 	//  Staring Modbus
 161:Src/main.c    **** 	StartMB(&huart1);
 162:Src/main.c    **** 
 163:Src/main.c    ****   // Get data from Modbus
 164:Src/main.c    ****   DataRequest();
 165:Src/main.c    ****   lastReqTime = lastInteractionTime;
 166:Src/main.c    **** 	
 167:Src/main.c    **** 	//  Get real time from the server
 168:Src/main.c    ****   InitRealTime(&huart3, &hrtc, &realTime);
 169:Src/main.c    ****   // char commandToSend[2] = "1";
 170:Src/main.c    **** 	// char* responseRx = TxESP(&huart3, commandToSend);
 171:Src/main.c    **** 	// if(strcmp(responseRx, "Error 2") != 0 && strcmp(responseRx, "0") != 0) {
 172:Src/main.c    **** 	// 	DelException('2');
 173:Src/main.c    **** 	// 	realTime.Hours = atoi(strtok(responseRx,":"));
 174:Src/main.c    **** 	// 	realTime.Minutes = atoi(strtok(NULL,":"));
 175:Src/main.c    **** 	// 	realTime.Seconds = 0;
 176:Src/main.c    **** 	// 	if (HAL_RTC_SetTime(&hrtc, &realTime, RTC_FORMAT_BIN) != HAL_OK)
 177:Src/main.c    **** 	// 	{
 178:Src/main.c    **** 	// 		Error_Handler();
 179:Src/main.c    **** 	// 	}
 180:Src/main.c    **** 	// }else
 181:Src/main.c    **** 	// 	AddException('2');
 182:Src/main.c    **** 
 183:Src/main.c    **** 	// free(responseRx);
 184:Src/main.c    **** 
 185:Src/main.c    ****   // Initialize lastInteractionTime
 186:Src/main.c    **** 	lastInteractionTime = HAL_GetTick();
 187:Src/main.c    **** 	
 188:Src/main.c    ****   /* USER CODE END 2 */
 189:Src/main.c    **** 
 190:Src/main.c    ****   /* Infinite loop */
 191:Src/main.c    ****   /* USER CODE BEGIN WHILE */
 192:Src/main.c    ****   while (1)
 193:Src/main.c    ****   {	 
 194:Src/main.c    ****     if(ExceptionNum != 0)
 195:Src/main.c    ****       HAL_GPIO_WritePin(GPIOA, Buzzer_Pin, GPIO_PIN_SET);
 196:Src/main.c    **** 
 197:Src/main.c    ****     HAL_RTC_GetTime(&hrtc, &realTime, RTC_FORMAT_BIN);
 198:Src/main.c    **** 
 199:Src/main.c    ****     if(ExceptionNum == 0 && ((realTime.Hours > 4 && realTime.Hours <= 22) || (realTime.Hours == 4 &
 200:Src/main.c    ****     {
 201:Src/main.c    ****       if(realTime.Minutes<=50 && lastSendHour != realTime.Hours)
 202:Src/main.c    ****       {
 203:Src/main.c    ****         sendEnergyDelta();
 204:Src/main.c    ****         lastSendHour = realTime.Hours;
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 5


 205:Src/main.c    ****         
 206:Src/main.c    ****         char mess[25] = {0};
 207:Src/main.c    ****         sprintf(mess, "Data sent, Time: %u:%u", realTime.Hours, realTime.Minutes);
 208:Src/main.c    ****         HAL_UART_Transmit(&huart2, (uint8_t *) mess, 25, 0xFFFF);
 209:Src/main.c    ****       }
 210:Src/main.c    ****     }
 211:Src/main.c    **** 	
 212:Src/main.c    ****     scrollCount = __HAL_TIM_GET_COUNTER(&htim2);
 213:Src/main.c    ****     if(scrollCount == 1)
 214:Src/main.c    ****     {
 215:Src/main.c    ****       lastInteractionTime = HAL_GetTick();
 216:Src/main.c    ****       if(buttonIsPressed != 1)
 217:Src/main.c    ****       {
 218:Src/main.c    ****         if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2) == 0)
 219:Src/main.c    ****         {	
 220:Src/main.c    ****           if(selectedElemIndex !=0)
 221:Src/main.c    ****           {
 222:Src/main.c    ****             selectedElemIndex--;
 223:Src/main.c    ****           }else {
 224:Src/main.c    ****             selectedElemIndex = 3;
 225:Src/main.c    ****           }
 226:Src/main.c    ****           RefreshLCDAnim(0);
 227:Src/main.c    ****         }
 228:Src/main.c    ****         if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2) == 1)
 229:Src/main.c    ****         {				
 230:Src/main.c    ****           if(selectedElemIndex != 3)
 231:Src/main.c    ****           {
 232:Src/main.c    ****             selectedElemIndex++;
 233:Src/main.c    ****           }else {
 234:Src/main.c    ****             selectedElemIndex = 0;
 235:Src/main.c    ****           }
 236:Src/main.c    ****           RefreshLCDAnim(1);	
 237:Src/main.c    ****           
 238:Src/main.c    ****         }
 239:Src/main.c    ****       }else
 240:Src/main.c    ****       {
 241:Src/main.c    ****         lcd_put_cur(0,7);
 242:Src/main.c    ****         if(((TIM2->CR1) & 0x10) == 0x00)
 243:Src/main.c    ****         {	
 244:Src/main.c    ****           if(daysScroll !=0 && daysScroll != 1)
 245:Src/main.c    ****           {
 246:Src/main.c    ****             daysScroll--;
 247:Src/main.c    ****             char daysStr[7];
 248:Src/main.c    ****             sprintf(daysStr, "%u", daysScroll); 
 249:Src/main.c    ****             strcat(daysStr, "d bef:");
 250:Src/main.c    ****             lcd_send_string(daysStr);	
 251:Src/main.c    ****           }else if(daysScroll ==1)
 252:Src/main.c    ****           {
 253:Src/main.c    ****             daysScroll = 0;
 254:Src/main.c    ****             lcd_send_string("today: ");
 255:Src/main.c    ****           }else
 256:Src/main.c    ****           {
 257:Src/main.c    ****             daysScroll = 6;
 258:Src/main.c    ****             lcd_send_string("6d bef:");	
 259:Src/main.c    ****           }
 260:Src/main.c    ****         }
 261:Src/main.c    ****         if(((TIM2->CR1) & 0x10) == 0x10)
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 6


 262:Src/main.c    ****         {
 263:Src/main.c    ****           if(daysScroll !=6)
 264:Src/main.c    ****           {
 265:Src/main.c    ****             daysScroll++;
 266:Src/main.c    ****             char daysStr[7];
 267:Src/main.c    ****             sprintf(daysStr, "%u", daysScroll); 
 268:Src/main.c    ****             strcat(daysStr, "d bef:");
 269:Src/main.c    ****             lcd_send_string(daysStr);	
 270:Src/main.c    ****           }else
 271:Src/main.c    ****           {
 272:Src/main.c    ****             daysScroll = 0;
 273:Src/main.c    ****             lcd_send_string("today: ");
 274:Src/main.c    ****           }
 275:Src/main.c    ****         }
 276:Src/main.c    ****       }
 277:Src/main.c    ****       HAL_Delay(200);	
 278:Src/main.c    ****       __HAL_TIM_SET_COUNTER(&htim2, 0);
 279:Src/main.c    ****       DataRequest();
 280:Src/main.c    ****     }
 281:Src/main.c    ****     
 282:Src/main.c    ****     if(HAL_GetTick() - lastReqTime > 5000)
 283:Src/main.c    ****     {
 284:Src/main.c    ****       DataRequest();
 285:Src/main.c    ****     }
 286:Src/main.c    **** 
 287:Src/main.c    ****     // char hourStr[6] = {0};
 288:Src/main.c    ****     // sprintf(hourStr, "%u", realTime.Hours);
 289:Src/main.c    ****     // char minStr[5] = {0};
 290:Src/main.c    ****     // sprintf(minStr, "%u", realTime.Minutes);
 291:Src/main.c    ****     // strcat(hourStr, minStr);
 292:Src/main.c    ****     // lcd_clear();
 293:Src/main.c    ****     // lcd_put_cur(0,0);
 294:Src/main.c    ****     // lcd_send_string(hourStr);
 295:Src/main.c    ****     // HAL_Delay(200);
 296:Src/main.c    ****     
 297:Src/main.c    ****     // If there is no interection for more then interactionAbsenceMaxTime, go to sleep...
 298:Src/main.c    ****     if(HAL_GetTick() - lastInteractionTime > interactionAbsenceMaxTime)
 299:Src/main.c    ****     {
 300:Src/main.c    ****       sleepBegin(&hrtc, &realTime, &huart3, &selectedElemIndex, &scrollCount, &buttonIsPressed, &la
 301:Src/main.c    ****     }
 302:Src/main.c    **** 		
 303:Src/main.c    ****     /* USER CODE END WHILE */
 304:Src/main.c    **** 
 305:Src/main.c    ****     /* USER CODE BEGIN 3 */
 306:Src/main.c    ****   }
 307:Src/main.c    ****   /* USER CODE END 3 */
 308:Src/main.c    **** }
 309:Src/main.c    **** 
 310:Src/main.c    **** /**
 311:Src/main.c    ****   * @brief System Clock Configuration
 312:Src/main.c    ****   * @retval None
 313:Src/main.c    ****   */
 314:Src/main.c    **** void SystemClock_Config(void)
 315:Src/main.c    **** {
 316:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 317:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 318:Src/main.c    ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 7


 319:Src/main.c    **** 
 320:Src/main.c    ****   /** Initializes the CPU, AHB and APB busses clocks 
 321:Src/main.c    ****   */
 322:Src/main.c    ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 323:Src/main.c    ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 324:Src/main.c    ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 325:Src/main.c    ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 326:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 327:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 328:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 329:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 330:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 331:Src/main.c    ****   {
 332:Src/main.c    ****     Error_Handler();
 333:Src/main.c    ****   }
 334:Src/main.c    ****   /** Initializes the CPU, AHB and APB busses clocks 
 335:Src/main.c    ****   */
 336:Src/main.c    ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 337:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 338:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 339:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 340:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 341:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 342:Src/main.c    **** 
 343:Src/main.c    ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 344:Src/main.c    ****   {
 345:Src/main.c    ****     Error_Handler();
 346:Src/main.c    ****   }
 347:Src/main.c    ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 348:Src/main.c    ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 349:Src/main.c    ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 350:Src/main.c    ****   {
 351:Src/main.c    ****     Error_Handler();
 352:Src/main.c    ****   }
 353:Src/main.c    **** }
 354:Src/main.c    **** 
 355:Src/main.c    **** /**
 356:Src/main.c    ****   * @brief I2C1 Initialization Function
 357:Src/main.c    ****   * @param None
 358:Src/main.c    ****   * @retval None
 359:Src/main.c    ****   */
 360:Src/main.c    **** static void MX_I2C1_Init(void)
 361:Src/main.c    **** {
 362:Src/main.c    **** 
 363:Src/main.c    ****   /* USER CODE BEGIN I2C1_Init 0 */
 364:Src/main.c    **** 
 365:Src/main.c    ****   /* USER CODE END I2C1_Init 0 */
 366:Src/main.c    **** 
 367:Src/main.c    ****   /* USER CODE BEGIN I2C1_Init 1 */
 368:Src/main.c    **** 
 369:Src/main.c    ****   /* USER CODE END I2C1_Init 1 */
 370:Src/main.c    ****   hi2c1.Instance = I2C1;
 371:Src/main.c    ****   hi2c1.Init.ClockSpeed = 100000;
 372:Src/main.c    ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 373:Src/main.c    ****   hi2c1.Init.OwnAddress1 = 0;
 374:Src/main.c    ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 375:Src/main.c    ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 8


 376:Src/main.c    ****   hi2c1.Init.OwnAddress2 = 0;
 377:Src/main.c    ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 378:Src/main.c    ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 379:Src/main.c    ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 380:Src/main.c    ****   {
 381:Src/main.c    ****     Error_Handler();
 382:Src/main.c    ****   }
 383:Src/main.c    ****   /* USER CODE BEGIN I2C1_Init 2 */
 384:Src/main.c    **** 
 385:Src/main.c    ****   /* USER CODE END I2C1_Init 2 */
 386:Src/main.c    **** 
 387:Src/main.c    **** }
 388:Src/main.c    **** 
 389:Src/main.c    **** /**
 390:Src/main.c    ****   * @brief RTC Initialization Function
 391:Src/main.c    ****   * @param None
 392:Src/main.c    ****   * @retval None
 393:Src/main.c    ****   */
 394:Src/main.c    **** static void MX_RTC_Init(void)
 395:Src/main.c    **** {
 396:Src/main.c    **** 
 397:Src/main.c    ****   /* USER CODE BEGIN RTC_Init 0 */
 398:Src/main.c    **** 
 399:Src/main.c    ****   /* USER CODE END RTC_Init 0 */
 400:Src/main.c    **** 
 401:Src/main.c    ****   RTC_TimeTypeDef sTime = {0};
 402:Src/main.c    ****   RTC_DateTypeDef DateToUpdate = {0};
 403:Src/main.c    ****   RTC_AlarmTypeDef sAlarm = {0};
 404:Src/main.c    **** 
 405:Src/main.c    ****   /* USER CODE BEGIN RTC_Init 1 */
 406:Src/main.c    **** 
 407:Src/main.c    ****   /* USER CODE END RTC_Init 1 */
 408:Src/main.c    ****   /** Initialize RTC Only 
 409:Src/main.c    ****   */
 410:Src/main.c    ****   hrtc.Instance = RTC;
 411:Src/main.c    ****   hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 412:Src/main.c    ****   hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 413:Src/main.c    ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 414:Src/main.c    ****   {
 415:Src/main.c    ****     Error_Handler();
 416:Src/main.c    ****   }
 417:Src/main.c    **** 
 418:Src/main.c    ****   /* USER CODE BEGIN Check_RTC_BKUP */
 419:Src/main.c    ****     
 420:Src/main.c    ****   /* USER CODE END Check_RTC_BKUP */
 421:Src/main.c    **** 
 422:Src/main.c    ****   /** Initialize RTC and set the Time and Date 
 423:Src/main.c    ****   */
 424:Src/main.c    ****   sTime.Hours = 4;
 425:Src/main.c    ****   sTime.Minutes = 55;
 426:Src/main.c    ****   sTime.Seconds = 0;
 427:Src/main.c    **** 
 428:Src/main.c    ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 429:Src/main.c    ****   {
 430:Src/main.c    ****     Error_Handler();
 431:Src/main.c    ****   }
 432:Src/main.c    ****   DateToUpdate.WeekDay = RTC_WEEKDAY_TUESDAY;
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 9


 433:Src/main.c    ****   DateToUpdate.Month = RTC_MONTH_SEPTEMBER;
 434:Src/main.c    ****   DateToUpdate.Date = 22;
 435:Src/main.c    ****   DateToUpdate.Year = 20;
 436:Src/main.c    **** 
 437:Src/main.c    ****   if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN) != HAL_OK)
 438:Src/main.c    ****   {
 439:Src/main.c    ****     Error_Handler();
 440:Src/main.c    ****   }
 441:Src/main.c    ****   /** Enable the Alarm A 
 442:Src/main.c    ****   */
 443:Src/main.c    ****   sAlarm.AlarmTime.Hours = 0;
 444:Src/main.c    ****   sAlarm.AlarmTime.Minutes = 0;
 445:Src/main.c    ****   sAlarm.AlarmTime.Seconds = 0;
 446:Src/main.c    ****   sAlarm.Alarm = RTC_ALARM_A;
 447:Src/main.c    ****   if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 448:Src/main.c    ****   {
 449:Src/main.c    ****     Error_Handler();
 450:Src/main.c    ****   }
 451:Src/main.c    ****   /* USER CODE BEGIN RTC_Init 2 */
 452:Src/main.c    **** 
 453:Src/main.c    ****   /* USER CODE END RTC_Init 2 */
 454:Src/main.c    **** 
 455:Src/main.c    **** }
 456:Src/main.c    **** 
 457:Src/main.c    **** /**
 458:Src/main.c    ****   * @brief TIM2 Initialization Function
 459:Src/main.c    ****   * @param None
 460:Src/main.c    ****   * @retval None
 461:Src/main.c    ****   */
 462:Src/main.c    **** static void MX_TIM2_Init(void)
 463:Src/main.c    **** {
 464:Src/main.c    **** 
 465:Src/main.c    ****   /* USER CODE BEGIN TIM2_Init 0 */
 466:Src/main.c    **** 
 467:Src/main.c    ****   /* USER CODE END TIM2_Init 0 */
 468:Src/main.c    **** 
 469:Src/main.c    ****   TIM_Encoder_InitTypeDef sConfig = {0};
 470:Src/main.c    ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 471:Src/main.c    **** 
 472:Src/main.c    ****   /* USER CODE BEGIN TIM2_Init 1 */
 473:Src/main.c    **** 
 474:Src/main.c    ****   /* USER CODE END TIM2_Init 1 */
 475:Src/main.c    ****   htim2.Instance = TIM2;
 476:Src/main.c    ****   htim2.Init.Prescaler = 0;
 477:Src/main.c    ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 478:Src/main.c    ****   htim2.Init.Period = 1;
 479:Src/main.c    ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 480:Src/main.c    ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 481:Src/main.c    ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 482:Src/main.c    ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 483:Src/main.c    ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 484:Src/main.c    ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 485:Src/main.c    ****   sConfig.IC1Filter = 0;
 486:Src/main.c    ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 487:Src/main.c    ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 488:Src/main.c    ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 489:Src/main.c    ****   sConfig.IC2Filter = 0;
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 10


 490:Src/main.c    ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 491:Src/main.c    ****   {
 492:Src/main.c    ****     Error_Handler();
 493:Src/main.c    ****   }
 494:Src/main.c    ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 495:Src/main.c    ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 496:Src/main.c    ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 497:Src/main.c    ****   {
 498:Src/main.c    ****     Error_Handler();
 499:Src/main.c    ****   }
 500:Src/main.c    ****   /* USER CODE BEGIN TIM2_Init 2 */
 501:Src/main.c    **** 
 502:Src/main.c    ****   /* USER CODE END TIM2_Init 2 */
 503:Src/main.c    **** 
 504:Src/main.c    **** }
 505:Src/main.c    **** 
 506:Src/main.c    **** /**
 507:Src/main.c    ****   * @brief TIM3 Initialization Function
 508:Src/main.c    ****   * @param None
 509:Src/main.c    ****   * @retval None
 510:Src/main.c    ****   */
 511:Src/main.c    **** static void MX_TIM3_Init(void)
 512:Src/main.c    **** {
 513:Src/main.c    **** 
 514:Src/main.c    ****   /* USER CODE BEGIN TIM3_Init 0 */
 515:Src/main.c    **** 
 516:Src/main.c    ****   /* USER CODE END TIM3_Init 0 */
 517:Src/main.c    **** 
 518:Src/main.c    ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 519:Src/main.c    ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 520:Src/main.c    **** 
 521:Src/main.c    ****   /* USER CODE BEGIN TIM3_Init 1 */
 522:Src/main.c    **** 
 523:Src/main.c    ****   /* USER CODE END TIM3_Init 1 */
 524:Src/main.c    ****   htim3.Instance = TIM3;
 525:Src/main.c    ****   htim3.Init.Prescaler = 83;
 526:Src/main.c    ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 527:Src/main.c    ****   htim3.Init.Period = 49;
 528:Src/main.c    ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 529:Src/main.c    ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 530:Src/main.c    ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 531:Src/main.c    ****   {
 532:Src/main.c    ****     Error_Handler();
 533:Src/main.c    ****   }
 534:Src/main.c    ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 535:Src/main.c    ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 536:Src/main.c    ****   {
 537:Src/main.c    ****     Error_Handler();
 538:Src/main.c    ****   }
 539:Src/main.c    ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 540:Src/main.c    ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 541:Src/main.c    ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 542:Src/main.c    ****   {
 543:Src/main.c    ****     Error_Handler();
 544:Src/main.c    ****   }
 545:Src/main.c    ****   /* USER CODE BEGIN TIM3_Init 2 */
 546:Src/main.c    **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 11


 547:Src/main.c    ****   /* USER CODE END TIM3_Init 2 */
 548:Src/main.c    **** 
 549:Src/main.c    **** }
 550:Src/main.c    **** 
 551:Src/main.c    **** /**
 552:Src/main.c    ****   * @brief TIM4 Initialization Function
 553:Src/main.c    ****   * @param None
 554:Src/main.c    ****   * @retval None
 555:Src/main.c    ****   */
 556:Src/main.c    **** static void MX_TIM4_Init(void)
 557:Src/main.c    **** {
 558:Src/main.c    **** 
 559:Src/main.c    ****   /* USER CODE BEGIN TIM4_Init 0 */
 560:Src/main.c    **** 
 561:Src/main.c    ****   /* USER CODE END TIM4_Init 0 */
 562:Src/main.c    **** 
 563:Src/main.c    ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 564:Src/main.c    ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 565:Src/main.c    **** 
 566:Src/main.c    ****   /* USER CODE BEGIN TIM4_Init 1 */
 567:Src/main.c    **** 
 568:Src/main.c    ****   /* USER CODE END TIM4_Init 1 */
 569:Src/main.c    ****   htim4.Instance = TIM4;
 570:Src/main.c    ****   htim4.Init.Prescaler = 3000;
 571:Src/main.c    ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 572:Src/main.c    ****   htim4.Init.Period = 10000;
 573:Src/main.c    ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 574:Src/main.c    ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 575:Src/main.c    ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 576:Src/main.c    ****   {
 577:Src/main.c    ****     Error_Handler();
 578:Src/main.c    ****   }
 579:Src/main.c    ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 580:Src/main.c    ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 581:Src/main.c    ****   {
 582:Src/main.c    ****     Error_Handler();
 583:Src/main.c    ****   }
 584:Src/main.c    ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 585:Src/main.c    ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 586:Src/main.c    ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 587:Src/main.c    ****   {
 588:Src/main.c    ****     Error_Handler();
 589:Src/main.c    ****   }
 590:Src/main.c    ****   /* USER CODE BEGIN TIM4_Init 2 */
 591:Src/main.c    **** 
 592:Src/main.c    ****   /* USER CODE END TIM4_Init 2 */
 593:Src/main.c    **** 
 594:Src/main.c    **** }
 595:Src/main.c    **** 
 596:Src/main.c    **** /**
 597:Src/main.c    ****   * @brief USART1 Initialization Function
 598:Src/main.c    ****   * @param None
 599:Src/main.c    ****   * @retval None
 600:Src/main.c    ****   */
 601:Src/main.c    **** static void MX_USART1_UART_Init(void)
 602:Src/main.c    **** {
 603:Src/main.c    **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 12


 604:Src/main.c    ****   /* USER CODE BEGIN USART1_Init 0 */
 605:Src/main.c    **** 
 606:Src/main.c    ****   /* USER CODE END USART1_Init 0 */
 607:Src/main.c    **** 
 608:Src/main.c    ****   /* USER CODE BEGIN USART1_Init 1 */
 609:Src/main.c    **** 
 610:Src/main.c    ****   /* USER CODE END USART1_Init 1 */
 611:Src/main.c    ****   huart1.Instance = USART1;
 612:Src/main.c    ****   huart1.Init.BaudRate = 9600;
 613:Src/main.c    ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 614:Src/main.c    ****   huart1.Init.StopBits = UART_STOPBITS_1;
 615:Src/main.c    ****   huart1.Init.Parity = UART_PARITY_NONE;
 616:Src/main.c    ****   huart1.Init.Mode = UART_MODE_TX_RX;
 617:Src/main.c    ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 618:Src/main.c    ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 619:Src/main.c    ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 620:Src/main.c    ****   {
 621:Src/main.c    ****     Error_Handler();
 622:Src/main.c    ****   }
 623:Src/main.c    ****   /* USER CODE BEGIN USART1_Init 2 */
 624:Src/main.c    **** 
 625:Src/main.c    ****   /* USER CODE END USART1_Init 2 */
 626:Src/main.c    **** 
 627:Src/main.c    **** }
 628:Src/main.c    **** 
 629:Src/main.c    **** /**
 630:Src/main.c    ****   * @brief USART2 Initialization Function
 631:Src/main.c    ****   * @param None
 632:Src/main.c    ****   * @retval None
 633:Src/main.c    ****   */
 634:Src/main.c    **** static void MX_USART2_UART_Init(void)
 635:Src/main.c    **** {
 636:Src/main.c    **** 
 637:Src/main.c    ****   /* USER CODE BEGIN USART2_Init 0 */
 638:Src/main.c    **** 
 639:Src/main.c    ****   /* USER CODE END USART2_Init 0 */
 640:Src/main.c    **** 
 641:Src/main.c    ****   /* USER CODE BEGIN USART2_Init 1 */
 642:Src/main.c    **** 
 643:Src/main.c    ****   /* USER CODE END USART2_Init 1 */
 644:Src/main.c    ****   huart2.Instance = USART2;
 645:Src/main.c    ****   huart2.Init.BaudRate = 9600;
 646:Src/main.c    ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 647:Src/main.c    ****   huart2.Init.StopBits = UART_STOPBITS_1;
 648:Src/main.c    ****   huart2.Init.Parity = UART_PARITY_NONE;
 649:Src/main.c    ****   huart2.Init.Mode = UART_MODE_TX;
 650:Src/main.c    ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 651:Src/main.c    ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 652:Src/main.c    ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 653:Src/main.c    ****   {
 654:Src/main.c    ****     Error_Handler();
 655:Src/main.c    ****   }
 656:Src/main.c    ****   /* USER CODE BEGIN USART2_Init 2 */
 657:Src/main.c    **** 
 658:Src/main.c    ****   /* USER CODE END USART2_Init 2 */
 659:Src/main.c    **** 
 660:Src/main.c    **** }
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 13


 661:Src/main.c    **** 
 662:Src/main.c    **** /**
 663:Src/main.c    ****   * @brief USART3 Initialization Function
 664:Src/main.c    ****   * @param None
 665:Src/main.c    ****   * @retval None
 666:Src/main.c    ****   */
 667:Src/main.c    **** static void MX_USART3_UART_Init(void)
 668:Src/main.c    **** {
 669:Src/main.c    **** 
 670:Src/main.c    ****   /* USER CODE BEGIN USART3_Init 0 */
 671:Src/main.c    **** 
 672:Src/main.c    ****   /* USER CODE END USART3_Init 0 */
 673:Src/main.c    **** 
 674:Src/main.c    ****   /* USER CODE BEGIN USART3_Init 1 */
 675:Src/main.c    **** 
 676:Src/main.c    ****   /* USER CODE END USART3_Init 1 */
 677:Src/main.c    ****   huart3.Instance = USART3;
 678:Src/main.c    ****   huart3.Init.BaudRate = 115200;
 679:Src/main.c    ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 680:Src/main.c    ****   huart3.Init.StopBits = UART_STOPBITS_1;
 681:Src/main.c    ****   huart3.Init.Parity = UART_PARITY_NONE;
 682:Src/main.c    ****   huart3.Init.Mode = UART_MODE_TX_RX;
 683:Src/main.c    ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 684:Src/main.c    ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 685:Src/main.c    ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 686:Src/main.c    ****   {
 687:Src/main.c    ****     Error_Handler();
 688:Src/main.c    ****   }
 689:Src/main.c    ****   /* USER CODE BEGIN USART3_Init 2 */
 690:Src/main.c    **** 
 691:Src/main.c    ****   /* USER CODE END USART3_Init 2 */
 692:Src/main.c    **** 
 693:Src/main.c    **** }
 694:Src/main.c    **** 
 695:Src/main.c    **** /**
 696:Src/main.c    ****   * @brief GPIO Initialization Function
 697:Src/main.c    ****   * @param None
 698:Src/main.c    ****   * @retval None
 699:Src/main.c    ****   */
 700:Src/main.c    **** static void MX_GPIO_Init(void)
 701:Src/main.c    **** {
  26              		.loc 1 701 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 28
  33              		.cfi_offset 4, -28
  34              		.cfi_offset 5, -24
  35              		.cfi_offset 6, -20
  36              		.cfi_offset 7, -16
  37              		.cfi_offset 8, -12
  38              		.cfi_offset 9, -8
  39              		.cfi_offset 14, -4
  40 0004 89B0     		sub	sp, sp, #36
  41              	.LCFI1:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 14


  42              		.cfi_def_cfa_offset 64
 702:Src/main.c    ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 702 3 view .LVU1
  44              		.loc 1 702 20 is_stmt 0 view .LVU2
  45 0006 0024     		movs	r4, #0
  46 0008 0494     		str	r4, [sp, #16]
  47 000a 0594     		str	r4, [sp, #20]
  48 000c 0694     		str	r4, [sp, #24]
  49 000e 0794     		str	r4, [sp, #28]
 703:Src/main.c    **** 
 704:Src/main.c    ****   /* GPIO Ports Clock Enable */
 705:Src/main.c    ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  50              		.loc 1 705 3 is_stmt 1 view .LVU3
  51              	.LBB4:
  52              		.loc 1 705 3 view .LVU4
  53              		.loc 1 705 3 view .LVU5
  54 0010 3E4B     		ldr	r3, .L3
  55 0012 9A69     		ldr	r2, [r3, #24]
  56 0014 42F01002 		orr	r2, r2, #16
  57 0018 9A61     		str	r2, [r3, #24]
  58              		.loc 1 705 3 view .LVU6
  59 001a 9A69     		ldr	r2, [r3, #24]
  60 001c 02F01002 		and	r2, r2, #16
  61 0020 0092     		str	r2, [sp]
  62              		.loc 1 705 3 view .LVU7
  63 0022 009A     		ldr	r2, [sp]
  64              	.LBE4:
  65              		.loc 1 705 3 view .LVU8
 706:Src/main.c    ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  66              		.loc 1 706 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 706 3 view .LVU10
  69              		.loc 1 706 3 view .LVU11
  70 0024 9A69     		ldr	r2, [r3, #24]
  71 0026 42F02002 		orr	r2, r2, #32
  72 002a 9A61     		str	r2, [r3, #24]
  73              		.loc 1 706 3 view .LVU12
  74 002c 9A69     		ldr	r2, [r3, #24]
  75 002e 02F02002 		and	r2, r2, #32
  76 0032 0192     		str	r2, [sp, #4]
  77              		.loc 1 706 3 view .LVU13
  78 0034 019A     		ldr	r2, [sp, #4]
  79              	.LBE5:
  80              		.loc 1 706 3 view .LVU14
 707:Src/main.c    ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  81              		.loc 1 707 3 view .LVU15
  82              	.LBB6:
  83              		.loc 1 707 3 view .LVU16
  84              		.loc 1 707 3 view .LVU17
  85 0036 9A69     		ldr	r2, [r3, #24]
  86 0038 42F00402 		orr	r2, r2, #4
  87 003c 9A61     		str	r2, [r3, #24]
  88              		.loc 1 707 3 view .LVU18
  89 003e 9A69     		ldr	r2, [r3, #24]
  90 0040 02F00402 		and	r2, r2, #4
  91 0044 0292     		str	r2, [sp, #8]
  92              		.loc 1 707 3 view .LVU19
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 15


  93 0046 029A     		ldr	r2, [sp, #8]
  94              	.LBE6:
  95              		.loc 1 707 3 view .LVU20
 708:Src/main.c    ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  96              		.loc 1 708 3 view .LVU21
  97              	.LBB7:
  98              		.loc 1 708 3 view .LVU22
  99              		.loc 1 708 3 view .LVU23
 100 0048 9A69     		ldr	r2, [r3, #24]
 101 004a 42F00802 		orr	r2, r2, #8
 102 004e 9A61     		str	r2, [r3, #24]
 103              		.loc 1 708 3 view .LVU24
 104 0050 9B69     		ldr	r3, [r3, #24]
 105 0052 03F00803 		and	r3, r3, #8
 106 0056 0393     		str	r3, [sp, #12]
 107              		.loc 1 708 3 view .LVU25
 108 0058 039B     		ldr	r3, [sp, #12]
 109              	.LBE7:
 110              		.loc 1 708 3 view .LVU26
 709:Src/main.c    **** 
 710:Src/main.c    ****   /*Configure GPIO pin Output Level */
 711:Src/main.c    ****   HAL_GPIO_WritePin(GPIOA, Buzzer_Pin|RS485_RTS_Pin, GPIO_PIN_RESET);
 111              		.loc 1 711 3 view .LVU27
 112 005a 2D4F     		ldr	r7, .L3+4
 113 005c 2246     		mov	r2, r4
 114 005e 4FF49071 		mov	r1, #288
 115 0062 3846     		mov	r0, r7
 116 0064 FFF7FEFF 		bl	HAL_GPIO_WritePin
 117              	.LVL0:
 712:Src/main.c    **** 
 713:Src/main.c    ****   /*Configure GPIO pin Output Level */
 714:Src/main.c    ****   HAL_GPIO_WritePin(ESP_Reset_GPIO_Port, ESP_Reset_Pin, GPIO_PIN_SET);
 118              		.loc 1 714 3 view .LVU28
 119 0068 0122     		movs	r2, #1
 120 006a 4021     		movs	r1, #64
 121 006c 3846     		mov	r0, r7
 122 006e FFF7FEFF 		bl	HAL_GPIO_WritePin
 123              	.LVL1:
 715:Src/main.c    **** 
 716:Src/main.c    ****   /*Configure GPIO pin Output Level */
 717:Src/main.c    ****   HAL_GPIO_WritePin(ESP_Wakeup_GPIO_Port, ESP_Wakeup_Pin, GPIO_PIN_SET);
 124              		.loc 1 717 3 view .LVU29
 125 0072 DFF8A480 		ldr	r8, .L3+12
 126 0076 0122     		movs	r2, #1
 127 0078 2021     		movs	r1, #32
 128 007a 4046     		mov	r0, r8
 129 007c FFF7FEFF 		bl	HAL_GPIO_WritePin
 130              	.LVL2:
 718:Src/main.c    **** 
 719:Src/main.c    ****   /*Configure GPIO pin : Buzzer_Pin */
 720:Src/main.c    ****   GPIO_InitStruct.Pin = Buzzer_Pin;
 131              		.loc 1 720 3 view .LVU30
 132              		.loc 1 720 23 is_stmt 0 view .LVU31
 133 0080 4FF02009 		mov	r9, #32
 134 0084 CDF81090 		str	r9, [sp, #16]
 721:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 135              		.loc 1 721 3 is_stmt 1 view .LVU32
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 16


 136              		.loc 1 721 24 is_stmt 0 view .LVU33
 137 0088 0125     		movs	r5, #1
 138 008a 0595     		str	r5, [sp, #20]
 722:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 139              		.loc 1 722 3 is_stmt 1 view .LVU34
 140              		.loc 1 722 24 is_stmt 0 view .LVU35
 141 008c 0694     		str	r4, [sp, #24]
 723:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 142              		.loc 1 723 3 is_stmt 1 view .LVU36
 143              		.loc 1 723 25 is_stmt 0 view .LVU37
 144 008e 0226     		movs	r6, #2
 145 0090 0796     		str	r6, [sp, #28]
 724:Src/main.c    ****   HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 146              		.loc 1 724 3 is_stmt 1 view .LVU38
 147 0092 04A9     		add	r1, sp, #16
 148 0094 3846     		mov	r0, r7
 149 0096 FFF7FEFF 		bl	HAL_GPIO_Init
 150              	.LVL3:
 725:Src/main.c    **** 
 726:Src/main.c    ****   /*Configure GPIO pin : ESP_Reset_Pin */
 727:Src/main.c    ****   GPIO_InitStruct.Pin = ESP_Reset_Pin;
 151              		.loc 1 727 3 view .LVU39
 152              		.loc 1 727 23 is_stmt 0 view .LVU40
 153 009a 4023     		movs	r3, #64
 154 009c 0493     		str	r3, [sp, #16]
 728:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 155              		.loc 1 728 3 is_stmt 1 view .LVU41
 156              		.loc 1 728 24 is_stmt 0 view .LVU42
 157 009e 0595     		str	r5, [sp, #20]
 729:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 158              		.loc 1 729 3 is_stmt 1 view .LVU43
 159              		.loc 1 729 24 is_stmt 0 view .LVU44
 160 00a0 0695     		str	r5, [sp, #24]
 730:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 161              		.loc 1 730 3 is_stmt 1 view .LVU45
 162              		.loc 1 730 25 is_stmt 0 view .LVU46
 163 00a2 0796     		str	r6, [sp, #28]
 731:Src/main.c    ****   HAL_GPIO_Init(ESP_Reset_GPIO_Port, &GPIO_InitStruct);
 164              		.loc 1 731 3 is_stmt 1 view .LVU47
 165 00a4 04A9     		add	r1, sp, #16
 166 00a6 3846     		mov	r0, r7
 167 00a8 FFF7FEFF 		bl	HAL_GPIO_Init
 168              	.LVL4:
 732:Src/main.c    **** 
 733:Src/main.c    ****   /*Configure GPIO pin : RS485_RTS_Pin */
 734:Src/main.c    ****   GPIO_InitStruct.Pin = RS485_RTS_Pin;
 169              		.loc 1 734 3 view .LVU48
 170              		.loc 1 734 23 is_stmt 0 view .LVU49
 171 00ac 4FF48073 		mov	r3, #256
 172 00b0 0493     		str	r3, [sp, #16]
 735:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 173              		.loc 1 735 3 is_stmt 1 view .LVU50
 174              		.loc 1 735 24 is_stmt 0 view .LVU51
 175 00b2 0595     		str	r5, [sp, #20]
 736:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 176              		.loc 1 736 3 is_stmt 1 view .LVU52
 177              		.loc 1 736 24 is_stmt 0 view .LVU53
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 17


 178 00b4 0696     		str	r6, [sp, #24]
 737:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 179              		.loc 1 737 3 is_stmt 1 view .LVU54
 180              		.loc 1 737 25 is_stmt 0 view .LVU55
 181 00b6 0796     		str	r6, [sp, #28]
 738:Src/main.c    ****   HAL_GPIO_Init(RS485_RTS_GPIO_Port, &GPIO_InitStruct);
 182              		.loc 1 738 3 is_stmt 1 view .LVU56
 183 00b8 04A9     		add	r1, sp, #16
 184 00ba 3846     		mov	r0, r7
 185 00bc FFF7FEFF 		bl	HAL_GPIO_Init
 186              	.LVL5:
 739:Src/main.c    **** 
 740:Src/main.c    ****   /*Configure GPIO pins : PB3 PB4 */
 741:Src/main.c    ****   GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 187              		.loc 1 741 3 view .LVU57
 188              		.loc 1 741 23 is_stmt 0 view .LVU58
 189 00c0 1823     		movs	r3, #24
 190 00c2 0493     		str	r3, [sp, #16]
 742:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 191              		.loc 1 742 3 is_stmt 1 view .LVU59
 192              		.loc 1 742 24 is_stmt 0 view .LVU60
 193 00c4 134B     		ldr	r3, .L3+8
 194 00c6 0593     		str	r3, [sp, #20]
 743:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 195              		.loc 1 743 3 is_stmt 1 view .LVU61
 196              		.loc 1 743 24 is_stmt 0 view .LVU62
 197 00c8 0695     		str	r5, [sp, #24]
 744:Src/main.c    ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 198              		.loc 1 744 3 is_stmt 1 view .LVU63
 199 00ca 04A9     		add	r1, sp, #16
 200 00cc 4046     		mov	r0, r8
 201 00ce FFF7FEFF 		bl	HAL_GPIO_Init
 202              	.LVL6:
 745:Src/main.c    **** 
 746:Src/main.c    ****   /*Configure GPIO pin : ESP_Wakeup_Pin */
 747:Src/main.c    ****   GPIO_InitStruct.Pin = ESP_Wakeup_Pin;
 203              		.loc 1 747 3 view .LVU64
 204              		.loc 1 747 23 is_stmt 0 view .LVU65
 205 00d2 CDF81090 		str	r9, [sp, #16]
 748:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 206              		.loc 1 748 3 is_stmt 1 view .LVU66
 207              		.loc 1 748 24 is_stmt 0 view .LVU67
 208 00d6 0595     		str	r5, [sp, #20]
 749:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 209              		.loc 1 749 3 is_stmt 1 view .LVU68
 210              		.loc 1 749 24 is_stmt 0 view .LVU69
 211 00d8 0695     		str	r5, [sp, #24]
 750:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 212              		.loc 1 750 3 is_stmt 1 view .LVU70
 213              		.loc 1 750 25 is_stmt 0 view .LVU71
 214 00da 0796     		str	r6, [sp, #28]
 751:Src/main.c    ****   HAL_GPIO_Init(ESP_Wakeup_GPIO_Port, &GPIO_InitStruct);
 215              		.loc 1 751 3 is_stmt 1 view .LVU72
 216 00dc 04A9     		add	r1, sp, #16
 217 00de 4046     		mov	r0, r8
 218 00e0 FFF7FEFF 		bl	HAL_GPIO_Init
 219              	.LVL7:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 18


 752:Src/main.c    **** 
 753:Src/main.c    ****   /* EXTI interrupt init*/
 754:Src/main.c    ****   HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 220              		.loc 1 754 3 view .LVU73
 221 00e4 2246     		mov	r2, r4
 222 00e6 2146     		mov	r1, r4
 223 00e8 0920     		movs	r0, #9
 224 00ea FFF7FEFF 		bl	HAL_NVIC_SetPriority
 225              	.LVL8:
 755:Src/main.c    ****   HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 226              		.loc 1 755 3 view .LVU74
 227 00ee 0920     		movs	r0, #9
 228 00f0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 229              	.LVL9:
 756:Src/main.c    **** 
 757:Src/main.c    ****   HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 230              		.loc 1 757 3 view .LVU75
 231 00f4 2246     		mov	r2, r4
 232 00f6 2146     		mov	r1, r4
 233 00f8 0A20     		movs	r0, #10
 234 00fa FFF7FEFF 		bl	HAL_NVIC_SetPriority
 235              	.LVL10:
 758:Src/main.c    ****   HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 236              		.loc 1 758 3 view .LVU76
 237 00fe 0A20     		movs	r0, #10
 238 0100 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 239              	.LVL11:
 759:Src/main.c    **** 
 760:Src/main.c    **** }
 240              		.loc 1 760 1 is_stmt 0 view .LVU77
 241 0104 09B0     		add	sp, sp, #36
 242              	.LCFI2:
 243              		.cfi_def_cfa_offset 28
 244              		@ sp needed
 245 0106 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 246              	.L4:
 247 010a 00BF     		.align	2
 248              	.L3:
 249 010c 00100240 		.word	1073876992
 250 0110 00080140 		.word	1073809408
 251 0114 00002110 		.word	270598144
 252 0118 000C0140 		.word	1073810432
 253              		.cfi_endproc
 254              	.LFE78:
 256              		.section	.text.MX_I2C1_Init,"ax",%progbits
 257              		.align	1
 258              		.syntax unified
 259              		.thumb
 260              		.thumb_func
 261              		.fpu softvfp
 263              	MX_I2C1_Init:
 264              	.LFB70:
 361:Src/main.c    **** 
 265              		.loc 1 361 1 is_stmt 1 view -0
 266              		.cfi_startproc
 267              		@ args = 0, pretend = 0, frame = 0
 268              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 19


 269 0000 08B5     		push	{r3, lr}
 270              	.LCFI3:
 271              		.cfi_def_cfa_offset 8
 272              		.cfi_offset 3, -8
 273              		.cfi_offset 14, -4
 370:Src/main.c    ****   hi2c1.Init.ClockSpeed = 100000;
 274              		.loc 1 370 3 view .LVU79
 370:Src/main.c    ****   hi2c1.Init.ClockSpeed = 100000;
 275              		.loc 1 370 18 is_stmt 0 view .LVU80
 276 0002 0948     		ldr	r0, .L7
 277 0004 094B     		ldr	r3, .L7+4
 278 0006 0360     		str	r3, [r0]
 371:Src/main.c    ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 279              		.loc 1 371 3 is_stmt 1 view .LVU81
 371:Src/main.c    ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 280              		.loc 1 371 25 is_stmt 0 view .LVU82
 281 0008 094B     		ldr	r3, .L7+8
 282 000a 4360     		str	r3, [r0, #4]
 372:Src/main.c    ****   hi2c1.Init.OwnAddress1 = 0;
 283              		.loc 1 372 3 is_stmt 1 view .LVU83
 372:Src/main.c    ****   hi2c1.Init.OwnAddress1 = 0;
 284              		.loc 1 372 24 is_stmt 0 view .LVU84
 285 000c 0023     		movs	r3, #0
 286 000e 8360     		str	r3, [r0, #8]
 373:Src/main.c    ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 287              		.loc 1 373 3 is_stmt 1 view .LVU85
 373:Src/main.c    ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 288              		.loc 1 373 26 is_stmt 0 view .LVU86
 289 0010 C360     		str	r3, [r0, #12]
 374:Src/main.c    ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 290              		.loc 1 374 3 is_stmt 1 view .LVU87
 374:Src/main.c    ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 291              		.loc 1 374 29 is_stmt 0 view .LVU88
 292 0012 4FF48042 		mov	r2, #16384
 293 0016 0261     		str	r2, [r0, #16]
 375:Src/main.c    ****   hi2c1.Init.OwnAddress2 = 0;
 294              		.loc 1 375 3 is_stmt 1 view .LVU89
 375:Src/main.c    ****   hi2c1.Init.OwnAddress2 = 0;
 295              		.loc 1 375 30 is_stmt 0 view .LVU90
 296 0018 4361     		str	r3, [r0, #20]
 376:Src/main.c    ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 297              		.loc 1 376 3 is_stmt 1 view .LVU91
 376:Src/main.c    ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 298              		.loc 1 376 26 is_stmt 0 view .LVU92
 299 001a 8361     		str	r3, [r0, #24]
 377:Src/main.c    ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 300              		.loc 1 377 3 is_stmt 1 view .LVU93
 377:Src/main.c    ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 301              		.loc 1 377 30 is_stmt 0 view .LVU94
 302 001c C361     		str	r3, [r0, #28]
 378:Src/main.c    ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 303              		.loc 1 378 3 is_stmt 1 view .LVU95
 378:Src/main.c    ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 304              		.loc 1 378 28 is_stmt 0 view .LVU96
 305 001e 0362     		str	r3, [r0, #32]
 379:Src/main.c    ****   {
 306              		.loc 1 379 3 is_stmt 1 view .LVU97
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 20


 379:Src/main.c    ****   {
 307              		.loc 1 379 7 is_stmt 0 view .LVU98
 308 0020 FFF7FEFF 		bl	HAL_I2C_Init
 309              	.LVL12:
 387:Src/main.c    **** 
 310              		.loc 1 387 1 view .LVU99
 311 0024 08BD     		pop	{r3, pc}
 312              	.L8:
 313 0026 00BF     		.align	2
 314              	.L7:
 315 0028 00000000 		.word	hi2c1
 316 002c 00540040 		.word	1073763328
 317 0030 A0860100 		.word	100000
 318              		.cfi_endproc
 319              	.LFE70:
 321              		.section	.text.MX_TIM2_Init,"ax",%progbits
 322              		.align	1
 323              		.syntax unified
 324              		.thumb
 325              		.thumb_func
 326              		.fpu softvfp
 328              	MX_TIM2_Init:
 329              	.LFB72:
 463:Src/main.c    **** 
 330              		.loc 1 463 1 is_stmt 1 view -0
 331              		.cfi_startproc
 332              		@ args = 0, pretend = 0, frame = 48
 333              		@ frame_needed = 0, uses_anonymous_args = 0
 334 0000 30B5     		push	{r4, r5, lr}
 335              	.LCFI4:
 336              		.cfi_def_cfa_offset 12
 337              		.cfi_offset 4, -12
 338              		.cfi_offset 5, -8
 339              		.cfi_offset 14, -4
 340 0002 8DB0     		sub	sp, sp, #52
 341              	.LCFI5:
 342              		.cfi_def_cfa_offset 64
 469:Src/main.c    ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 343              		.loc 1 469 3 view .LVU101
 470:Src/main.c    **** 
 344              		.loc 1 470 3 view .LVU102
 470:Src/main.c    **** 
 345              		.loc 1 470 27 is_stmt 0 view .LVU103
 346 0004 0024     		movs	r4, #0
 347 0006 0194     		str	r4, [sp, #4]
 348 0008 0294     		str	r4, [sp, #8]
 475:Src/main.c    ****   htim2.Init.Prescaler = 0;
 349              		.loc 1 475 3 is_stmt 1 view .LVU104
 475:Src/main.c    ****   htim2.Init.Prescaler = 0;
 350              		.loc 1 475 18 is_stmt 0 view .LVU105
 351 000a 0F4D     		ldr	r5, .L11
 352 000c 4FF08043 		mov	r3, #1073741824
 353 0010 2B60     		str	r3, [r5]
 476:Src/main.c    ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 354              		.loc 1 476 3 is_stmt 1 view .LVU106
 476:Src/main.c    ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 355              		.loc 1 476 24 is_stmt 0 view .LVU107
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 21


 356 0012 6C60     		str	r4, [r5, #4]
 477:Src/main.c    ****   htim2.Init.Period = 1;
 357              		.loc 1 477 3 is_stmt 1 view .LVU108
 477:Src/main.c    ****   htim2.Init.Period = 1;
 358              		.loc 1 477 26 is_stmt 0 view .LVU109
 359 0014 AC60     		str	r4, [r5, #8]
 478:Src/main.c    ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 360              		.loc 1 478 3 is_stmt 1 view .LVU110
 478:Src/main.c    ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 361              		.loc 1 478 21 is_stmt 0 view .LVU111
 362 0016 0123     		movs	r3, #1
 363 0018 EB60     		str	r3, [r5, #12]
 479:Src/main.c    ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 364              		.loc 1 479 3 is_stmt 1 view .LVU112
 479:Src/main.c    ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 365              		.loc 1 479 28 is_stmt 0 view .LVU113
 366 001a 2C61     		str	r4, [r5, #16]
 480:Src/main.c    ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 367              		.loc 1 480 3 is_stmt 1 view .LVU114
 480:Src/main.c    ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 368              		.loc 1 480 32 is_stmt 0 view .LVU115
 369 001c AC61     		str	r4, [r5, #24]
 481:Src/main.c    ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 370              		.loc 1 481 3 is_stmt 1 view .LVU116
 481:Src/main.c    ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 371              		.loc 1 481 23 is_stmt 0 view .LVU117
 372 001e 0393     		str	r3, [sp, #12]
 482:Src/main.c    ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 373              		.loc 1 482 3 is_stmt 1 view .LVU118
 482:Src/main.c    ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 374              		.loc 1 482 23 is_stmt 0 view .LVU119
 375 0020 0494     		str	r4, [sp, #16]
 483:Src/main.c    ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 376              		.loc 1 483 3 is_stmt 1 view .LVU120
 483:Src/main.c    ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 377              		.loc 1 483 24 is_stmt 0 view .LVU121
 378 0022 0593     		str	r3, [sp, #20]
 484:Src/main.c    ****   sConfig.IC1Filter = 0;
 379              		.loc 1 484 3 is_stmt 1 view .LVU122
 484:Src/main.c    ****   sConfig.IC1Filter = 0;
 380              		.loc 1 484 24 is_stmt 0 view .LVU123
 381 0024 0694     		str	r4, [sp, #24]
 485:Src/main.c    ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 382              		.loc 1 485 3 is_stmt 1 view .LVU124
 485:Src/main.c    ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 383              		.loc 1 485 21 is_stmt 0 view .LVU125
 384 0026 0794     		str	r4, [sp, #28]
 486:Src/main.c    ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 385              		.loc 1 486 3 is_stmt 1 view .LVU126
 486:Src/main.c    ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 386              		.loc 1 486 23 is_stmt 0 view .LVU127
 387 0028 0894     		str	r4, [sp, #32]
 487:Src/main.c    ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 388              		.loc 1 487 3 is_stmt 1 view .LVU128
 487:Src/main.c    ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 389              		.loc 1 487 24 is_stmt 0 view .LVU129
 390 002a 0993     		str	r3, [sp, #36]
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 22


 488:Src/main.c    ****   sConfig.IC2Filter = 0;
 391              		.loc 1 488 3 is_stmt 1 view .LVU130
 488:Src/main.c    ****   sConfig.IC2Filter = 0;
 392              		.loc 1 488 24 is_stmt 0 view .LVU131
 393 002c 0A94     		str	r4, [sp, #40]
 489:Src/main.c    ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 394              		.loc 1 489 3 is_stmt 1 view .LVU132
 489:Src/main.c    ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 395              		.loc 1 489 21 is_stmt 0 view .LVU133
 396 002e 0B94     		str	r4, [sp, #44]
 490:Src/main.c    ****   {
 397              		.loc 1 490 3 is_stmt 1 view .LVU134
 490:Src/main.c    ****   {
 398              		.loc 1 490 7 is_stmt 0 view .LVU135
 399 0030 03A9     		add	r1, sp, #12
 400 0032 2846     		mov	r0, r5
 401 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 402              	.LVL13:
 494:Src/main.c    ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 403              		.loc 1 494 3 is_stmt 1 view .LVU136
 494:Src/main.c    ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 404              		.loc 1 494 37 is_stmt 0 view .LVU137
 405 0038 0194     		str	r4, [sp, #4]
 495:Src/main.c    ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 406              		.loc 1 495 3 is_stmt 1 view .LVU138
 495:Src/main.c    ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 407              		.loc 1 495 33 is_stmt 0 view .LVU139
 408 003a 0294     		str	r4, [sp, #8]
 496:Src/main.c    ****   {
 409              		.loc 1 496 3 is_stmt 1 view .LVU140
 496:Src/main.c    ****   {
 410              		.loc 1 496 7 is_stmt 0 view .LVU141
 411 003c 01A9     		add	r1, sp, #4
 412 003e 2846     		mov	r0, r5
 413 0040 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 414              	.LVL14:
 504:Src/main.c    **** 
 415              		.loc 1 504 1 view .LVU142
 416 0044 0DB0     		add	sp, sp, #52
 417              	.LCFI6:
 418              		.cfi_def_cfa_offset 12
 419              		@ sp needed
 420 0046 30BD     		pop	{r4, r5, pc}
 421              	.L12:
 422              		.align	2
 423              	.L11:
 424 0048 00000000 		.word	htim2
 425              		.cfi_endproc
 426              	.LFE72:
 428              		.section	.text.MX_RTC_Init,"ax",%progbits
 429              		.align	1
 430              		.syntax unified
 431              		.thumb
 432              		.thumb_func
 433              		.fpu softvfp
 435              	MX_RTC_Init:
 436              	.LFB71:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 23


 395:Src/main.c    **** 
 437              		.loc 1 395 1 is_stmt 1 view -0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 16
 440              		@ frame_needed = 0, uses_anonymous_args = 0
 441 0000 30B5     		push	{r4, r5, lr}
 442              	.LCFI7:
 443              		.cfi_def_cfa_offset 12
 444              		.cfi_offset 4, -12
 445              		.cfi_offset 5, -8
 446              		.cfi_offset 14, -4
 447 0002 85B0     		sub	sp, sp, #20
 448              	.LCFI8:
 449              		.cfi_def_cfa_offset 32
 401:Src/main.c    ****   RTC_DateTypeDef DateToUpdate = {0};
 450              		.loc 1 401 3 view .LVU144
 401:Src/main.c    ****   RTC_DateTypeDef DateToUpdate = {0};
 451              		.loc 1 401 19 is_stmt 0 view .LVU145
 452 0004 0024     		movs	r4, #0
 453 0006 ADF80C40 		strh	r4, [sp, #12]	@ movhi
 454 000a 8DF80E40 		strb	r4, [sp, #14]
 402:Src/main.c    ****   RTC_AlarmTypeDef sAlarm = {0};
 455              		.loc 1 402 3 is_stmt 1 view .LVU146
 402:Src/main.c    ****   RTC_AlarmTypeDef sAlarm = {0};
 456              		.loc 1 402 19 is_stmt 0 view .LVU147
 457 000e 0294     		str	r4, [sp, #8]
 403:Src/main.c    **** 
 458              		.loc 1 403 3 is_stmt 1 view .LVU148
 403:Src/main.c    **** 
 459              		.loc 1 403 20 is_stmt 0 view .LVU149
 460 0010 0094     		str	r4, [sp]
 461 0012 0194     		str	r4, [sp, #4]
 410:Src/main.c    ****   hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 462              		.loc 1 410 3 is_stmt 1 view .LVU150
 410:Src/main.c    ****   hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 463              		.loc 1 410 17 is_stmt 0 view .LVU151
 464 0014 1B4D     		ldr	r5, .L15
 465 0016 1C4B     		ldr	r3, .L15+4
 466 0018 2B60     		str	r3, [r5]
 411:Src/main.c    ****   hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 467              		.loc 1 411 3 is_stmt 1 view .LVU152
 411:Src/main.c    ****   hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 468              		.loc 1 411 26 is_stmt 0 view .LVU153
 469 001a 4FF0FF33 		mov	r3, #-1
 470 001e 6B60     		str	r3, [r5, #4]
 412:Src/main.c    ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 471              		.loc 1 412 3 is_stmt 1 view .LVU154
 412:Src/main.c    ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 472              		.loc 1 412 20 is_stmt 0 view .LVU155
 473 0020 4FF48073 		mov	r3, #256
 474 0024 AB60     		str	r3, [r5, #8]
 413:Src/main.c    ****   {
 475              		.loc 1 413 3 is_stmt 1 view .LVU156
 413:Src/main.c    ****   {
 476              		.loc 1 413 7 is_stmt 0 view .LVU157
 477 0026 2846     		mov	r0, r5
 478 0028 FFF7FEFF 		bl	HAL_RTC_Init
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 24


 479              	.LVL15:
 424:Src/main.c    ****   sTime.Minutes = 55;
 480              		.loc 1 424 3 is_stmt 1 view .LVU158
 424:Src/main.c    ****   sTime.Minutes = 55;
 481              		.loc 1 424 15 is_stmt 0 view .LVU159
 482 002c 0423     		movs	r3, #4
 483 002e 8DF80C30 		strb	r3, [sp, #12]
 425:Src/main.c    ****   sTime.Seconds = 0;
 484              		.loc 1 425 3 is_stmt 1 view .LVU160
 425:Src/main.c    ****   sTime.Seconds = 0;
 485              		.loc 1 425 17 is_stmt 0 view .LVU161
 486 0032 3723     		movs	r3, #55
 487 0034 8DF80D30 		strb	r3, [sp, #13]
 426:Src/main.c    **** 
 488              		.loc 1 426 3 is_stmt 1 view .LVU162
 426:Src/main.c    **** 
 489              		.loc 1 426 17 is_stmt 0 view .LVU163
 490 0038 8DF80E40 		strb	r4, [sp, #14]
 428:Src/main.c    ****   {
 491              		.loc 1 428 3 is_stmt 1 view .LVU164
 428:Src/main.c    ****   {
 492              		.loc 1 428 7 is_stmt 0 view .LVU165
 493 003c 2246     		mov	r2, r4
 494 003e 03A9     		add	r1, sp, #12
 495 0040 2846     		mov	r0, r5
 496 0042 FFF7FEFF 		bl	HAL_RTC_SetTime
 497              	.LVL16:
 432:Src/main.c    ****   DateToUpdate.Month = RTC_MONTH_SEPTEMBER;
 498              		.loc 1 432 3 is_stmt 1 view .LVU166
 432:Src/main.c    ****   DateToUpdate.Month = RTC_MONTH_SEPTEMBER;
 499              		.loc 1 432 24 is_stmt 0 view .LVU167
 500 0046 0223     		movs	r3, #2
 501 0048 8DF80830 		strb	r3, [sp, #8]
 433:Src/main.c    ****   DateToUpdate.Date = 22;
 502              		.loc 1 433 3 is_stmt 1 view .LVU168
 433:Src/main.c    ****   DateToUpdate.Date = 22;
 503              		.loc 1 433 22 is_stmt 0 view .LVU169
 504 004c 0923     		movs	r3, #9
 505 004e 8DF80930 		strb	r3, [sp, #9]
 434:Src/main.c    ****   DateToUpdate.Year = 20;
 506              		.loc 1 434 3 is_stmt 1 view .LVU170
 434:Src/main.c    ****   DateToUpdate.Year = 20;
 507              		.loc 1 434 21 is_stmt 0 view .LVU171
 508 0052 1623     		movs	r3, #22
 509 0054 8DF80A30 		strb	r3, [sp, #10]
 435:Src/main.c    **** 
 510              		.loc 1 435 3 is_stmt 1 view .LVU172
 435:Src/main.c    **** 
 511              		.loc 1 435 21 is_stmt 0 view .LVU173
 512 0058 1423     		movs	r3, #20
 513 005a 8DF80B30 		strb	r3, [sp, #11]
 437:Src/main.c    ****   {
 514              		.loc 1 437 3 is_stmt 1 view .LVU174
 437:Src/main.c    ****   {
 515              		.loc 1 437 7 is_stmt 0 view .LVU175
 516 005e 2246     		mov	r2, r4
 517 0060 02A9     		add	r1, sp, #8
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 25


 518 0062 2846     		mov	r0, r5
 519 0064 FFF7FEFF 		bl	HAL_RTC_SetDate
 520              	.LVL17:
 443:Src/main.c    ****   sAlarm.AlarmTime.Minutes = 0;
 521              		.loc 1 443 3 is_stmt 1 view .LVU176
 443:Src/main.c    ****   sAlarm.AlarmTime.Minutes = 0;
 522              		.loc 1 443 26 is_stmt 0 view .LVU177
 523 0068 8DF80040 		strb	r4, [sp]
 444:Src/main.c    ****   sAlarm.AlarmTime.Seconds = 0;
 524              		.loc 1 444 3 is_stmt 1 view .LVU178
 444:Src/main.c    ****   sAlarm.AlarmTime.Seconds = 0;
 525              		.loc 1 444 28 is_stmt 0 view .LVU179
 526 006c 8DF80140 		strb	r4, [sp, #1]
 445:Src/main.c    ****   sAlarm.Alarm = RTC_ALARM_A;
 527              		.loc 1 445 3 is_stmt 1 view .LVU180
 445:Src/main.c    ****   sAlarm.Alarm = RTC_ALARM_A;
 528              		.loc 1 445 28 is_stmt 0 view .LVU181
 529 0070 8DF80240 		strb	r4, [sp, #2]
 446:Src/main.c    ****   if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 530              		.loc 1 446 3 is_stmt 1 view .LVU182
 446:Src/main.c    ****   if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 531              		.loc 1 446 16 is_stmt 0 view .LVU183
 532 0074 0194     		str	r4, [sp, #4]
 447:Src/main.c    ****   {
 533              		.loc 1 447 3 is_stmt 1 view .LVU184
 447:Src/main.c    ****   {
 534              		.loc 1 447 7 is_stmt 0 view .LVU185
 535 0076 2246     		mov	r2, r4
 536 0078 6946     		mov	r1, sp
 537 007a 2846     		mov	r0, r5
 538 007c FFF7FEFF 		bl	HAL_RTC_SetAlarm_IT
 539              	.LVL18:
 455:Src/main.c    **** 
 540              		.loc 1 455 1 view .LVU186
 541 0080 05B0     		add	sp, sp, #20
 542              	.LCFI9:
 543              		.cfi_def_cfa_offset 12
 544              		@ sp needed
 545 0082 30BD     		pop	{r4, r5, pc}
 546              	.L16:
 547              		.align	2
 548              	.L15:
 549 0084 00000000 		.word	hrtc
 550 0088 00280040 		.word	1073752064
 551              		.cfi_endproc
 552              	.LFE71:
 554              		.section	.text.MX_TIM3_Init,"ax",%progbits
 555              		.align	1
 556              		.syntax unified
 557              		.thumb
 558              		.thumb_func
 559              		.fpu softvfp
 561              	MX_TIM3_Init:
 562              	.LFB73:
 512:Src/main.c    **** 
 563              		.loc 1 512 1 is_stmt 1 view -0
 564              		.cfi_startproc
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 26


 565              		@ args = 0, pretend = 0, frame = 24
 566              		@ frame_needed = 0, uses_anonymous_args = 0
 567 0000 30B5     		push	{r4, r5, lr}
 568              	.LCFI10:
 569              		.cfi_def_cfa_offset 12
 570              		.cfi_offset 4, -12
 571              		.cfi_offset 5, -8
 572              		.cfi_offset 14, -4
 573 0002 87B0     		sub	sp, sp, #28
 574              	.LCFI11:
 575              		.cfi_def_cfa_offset 40
 518:Src/main.c    ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 576              		.loc 1 518 3 view .LVU188
 518:Src/main.c    ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 577              		.loc 1 518 26 is_stmt 0 view .LVU189
 578 0004 0024     		movs	r4, #0
 579 0006 0294     		str	r4, [sp, #8]
 580 0008 0394     		str	r4, [sp, #12]
 581 000a 0494     		str	r4, [sp, #16]
 582 000c 0594     		str	r4, [sp, #20]
 519:Src/main.c    **** 
 583              		.loc 1 519 3 is_stmt 1 view .LVU190
 519:Src/main.c    **** 
 584              		.loc 1 519 27 is_stmt 0 view .LVU191
 585 000e 0094     		str	r4, [sp]
 586 0010 0194     		str	r4, [sp, #4]
 524:Src/main.c    ****   htim3.Init.Prescaler = 83;
 587              		.loc 1 524 3 is_stmt 1 view .LVU192
 524:Src/main.c    ****   htim3.Init.Prescaler = 83;
 588              		.loc 1 524 18 is_stmt 0 view .LVU193
 589 0012 0E4D     		ldr	r5, .L19
 590 0014 0E4B     		ldr	r3, .L19+4
 591 0016 2B60     		str	r3, [r5]
 525:Src/main.c    ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 592              		.loc 1 525 3 is_stmt 1 view .LVU194
 525:Src/main.c    ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 593              		.loc 1 525 24 is_stmt 0 view .LVU195
 594 0018 5323     		movs	r3, #83
 595 001a 6B60     		str	r3, [r5, #4]
 526:Src/main.c    ****   htim3.Init.Period = 49;
 596              		.loc 1 526 3 is_stmt 1 view .LVU196
 526:Src/main.c    ****   htim3.Init.Period = 49;
 597              		.loc 1 526 26 is_stmt 0 view .LVU197
 598 001c AC60     		str	r4, [r5, #8]
 527:Src/main.c    ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 599              		.loc 1 527 3 is_stmt 1 view .LVU198
 527:Src/main.c    ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 600              		.loc 1 527 21 is_stmt 0 view .LVU199
 601 001e 3123     		movs	r3, #49
 602 0020 EB60     		str	r3, [r5, #12]
 528:Src/main.c    ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 603              		.loc 1 528 3 is_stmt 1 view .LVU200
 528:Src/main.c    ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 604              		.loc 1 528 28 is_stmt 0 view .LVU201
 605 0022 2C61     		str	r4, [r5, #16]
 529:Src/main.c    ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 606              		.loc 1 529 3 is_stmt 1 view .LVU202
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 27


 529:Src/main.c    ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 607              		.loc 1 529 32 is_stmt 0 view .LVU203
 608 0024 AC61     		str	r4, [r5, #24]
 530:Src/main.c    ****   {
 609              		.loc 1 530 3 is_stmt 1 view .LVU204
 530:Src/main.c    ****   {
 610              		.loc 1 530 7 is_stmt 0 view .LVU205
 611 0026 2846     		mov	r0, r5
 612 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 613              	.LVL19:
 534:Src/main.c    ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 614              		.loc 1 534 3 is_stmt 1 view .LVU206
 534:Src/main.c    ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 615              		.loc 1 534 34 is_stmt 0 view .LVU207
 616 002c 4FF48053 		mov	r3, #4096
 617 0030 0293     		str	r3, [sp, #8]
 535:Src/main.c    ****   {
 618              		.loc 1 535 3 is_stmt 1 view .LVU208
 535:Src/main.c    ****   {
 619              		.loc 1 535 7 is_stmt 0 view .LVU209
 620 0032 02A9     		add	r1, sp, #8
 621 0034 2846     		mov	r0, r5
 622 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 623              	.LVL20:
 539:Src/main.c    ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 624              		.loc 1 539 3 is_stmt 1 view .LVU210
 539:Src/main.c    ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 625              		.loc 1 539 37 is_stmt 0 view .LVU211
 626 003a 0094     		str	r4, [sp]
 540:Src/main.c    ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 627              		.loc 1 540 3 is_stmt 1 view .LVU212
 540:Src/main.c    ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 628              		.loc 1 540 33 is_stmt 0 view .LVU213
 629 003c 0194     		str	r4, [sp, #4]
 541:Src/main.c    ****   {
 630              		.loc 1 541 3 is_stmt 1 view .LVU214
 541:Src/main.c    ****   {
 631              		.loc 1 541 7 is_stmt 0 view .LVU215
 632 003e 6946     		mov	r1, sp
 633 0040 2846     		mov	r0, r5
 634 0042 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 635              	.LVL21:
 549:Src/main.c    **** 
 636              		.loc 1 549 1 view .LVU216
 637 0046 07B0     		add	sp, sp, #28
 638              	.LCFI12:
 639              		.cfi_def_cfa_offset 12
 640              		@ sp needed
 641 0048 30BD     		pop	{r4, r5, pc}
 642              	.L20:
 643 004a 00BF     		.align	2
 644              	.L19:
 645 004c 00000000 		.word	htim3
 646 0050 00040040 		.word	1073742848
 647              		.cfi_endproc
 648              	.LFE73:
 650              		.section	.text.MX_TIM4_Init,"ax",%progbits
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 28


 651              		.align	1
 652              		.syntax unified
 653              		.thumb
 654              		.thumb_func
 655              		.fpu softvfp
 657              	MX_TIM4_Init:
 658              	.LFB74:
 557:Src/main.c    **** 
 659              		.loc 1 557 1 is_stmt 1 view -0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 24
 662              		@ frame_needed = 0, uses_anonymous_args = 0
 663 0000 30B5     		push	{r4, r5, lr}
 664              	.LCFI13:
 665              		.cfi_def_cfa_offset 12
 666              		.cfi_offset 4, -12
 667              		.cfi_offset 5, -8
 668              		.cfi_offset 14, -4
 669 0002 87B0     		sub	sp, sp, #28
 670              	.LCFI14:
 671              		.cfi_def_cfa_offset 40
 563:Src/main.c    ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 672              		.loc 1 563 3 view .LVU218
 563:Src/main.c    ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 673              		.loc 1 563 26 is_stmt 0 view .LVU219
 674 0004 0024     		movs	r4, #0
 675 0006 0294     		str	r4, [sp, #8]
 676 0008 0394     		str	r4, [sp, #12]
 677 000a 0494     		str	r4, [sp, #16]
 678 000c 0594     		str	r4, [sp, #20]
 564:Src/main.c    **** 
 679              		.loc 1 564 3 is_stmt 1 view .LVU220
 564:Src/main.c    **** 
 680              		.loc 1 564 27 is_stmt 0 view .LVU221
 681 000e 0094     		str	r4, [sp]
 682 0010 0194     		str	r4, [sp, #4]
 569:Src/main.c    ****   htim4.Init.Prescaler = 3000;
 683              		.loc 1 569 3 is_stmt 1 view .LVU222
 569:Src/main.c    ****   htim4.Init.Prescaler = 3000;
 684              		.loc 1 569 18 is_stmt 0 view .LVU223
 685 0012 0F4D     		ldr	r5, .L23
 686 0014 0F4B     		ldr	r3, .L23+4
 687 0016 2B60     		str	r3, [r5]
 570:Src/main.c    ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 688              		.loc 1 570 3 is_stmt 1 view .LVU224
 570:Src/main.c    ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 689              		.loc 1 570 24 is_stmt 0 view .LVU225
 690 0018 40F6B833 		movw	r3, #3000
 691 001c 6B60     		str	r3, [r5, #4]
 571:Src/main.c    ****   htim4.Init.Period = 10000;
 692              		.loc 1 571 3 is_stmt 1 view .LVU226
 571:Src/main.c    ****   htim4.Init.Period = 10000;
 693              		.loc 1 571 26 is_stmt 0 view .LVU227
 694 001e AC60     		str	r4, [r5, #8]
 572:Src/main.c    ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 695              		.loc 1 572 3 is_stmt 1 view .LVU228
 572:Src/main.c    ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 29


 696              		.loc 1 572 21 is_stmt 0 view .LVU229
 697 0020 42F21073 		movw	r3, #10000
 698 0024 EB60     		str	r3, [r5, #12]
 573:Src/main.c    ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 699              		.loc 1 573 3 is_stmt 1 view .LVU230
 573:Src/main.c    ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 700              		.loc 1 573 28 is_stmt 0 view .LVU231
 701 0026 2C61     		str	r4, [r5, #16]
 574:Src/main.c    ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 702              		.loc 1 574 3 is_stmt 1 view .LVU232
 574:Src/main.c    ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 703              		.loc 1 574 32 is_stmt 0 view .LVU233
 704 0028 AC61     		str	r4, [r5, #24]
 575:Src/main.c    ****   {
 705              		.loc 1 575 3 is_stmt 1 view .LVU234
 575:Src/main.c    ****   {
 706              		.loc 1 575 7 is_stmt 0 view .LVU235
 707 002a 2846     		mov	r0, r5
 708 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
 709              	.LVL22:
 579:Src/main.c    ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 710              		.loc 1 579 3 is_stmt 1 view .LVU236
 579:Src/main.c    ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 711              		.loc 1 579 34 is_stmt 0 view .LVU237
 712 0030 4FF48053 		mov	r3, #4096
 713 0034 0293     		str	r3, [sp, #8]
 580:Src/main.c    ****   {
 714              		.loc 1 580 3 is_stmt 1 view .LVU238
 580:Src/main.c    ****   {
 715              		.loc 1 580 7 is_stmt 0 view .LVU239
 716 0036 02A9     		add	r1, sp, #8
 717 0038 2846     		mov	r0, r5
 718 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 719              	.LVL23:
 584:Src/main.c    ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 720              		.loc 1 584 3 is_stmt 1 view .LVU240
 584:Src/main.c    ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 721              		.loc 1 584 37 is_stmt 0 view .LVU241
 722 003e 0094     		str	r4, [sp]
 585:Src/main.c    ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 723              		.loc 1 585 3 is_stmt 1 view .LVU242
 585:Src/main.c    ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 724              		.loc 1 585 33 is_stmt 0 view .LVU243
 725 0040 0194     		str	r4, [sp, #4]
 586:Src/main.c    ****   {
 726              		.loc 1 586 3 is_stmt 1 view .LVU244
 586:Src/main.c    ****   {
 727              		.loc 1 586 7 is_stmt 0 view .LVU245
 728 0042 6946     		mov	r1, sp
 729 0044 2846     		mov	r0, r5
 730 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 731              	.LVL24:
 594:Src/main.c    **** 
 732              		.loc 1 594 1 view .LVU246
 733 004a 07B0     		add	sp, sp, #28
 734              	.LCFI15:
 735              		.cfi_def_cfa_offset 12
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 30


 736              		@ sp needed
 737 004c 30BD     		pop	{r4, r5, pc}
 738              	.L24:
 739 004e 00BF     		.align	2
 740              	.L23:
 741 0050 00000000 		.word	htim4
 742 0054 00080040 		.word	1073743872
 743              		.cfi_endproc
 744              	.LFE74:
 746              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 747              		.align	1
 748              		.syntax unified
 749              		.thumb
 750              		.thumb_func
 751              		.fpu softvfp
 753              	MX_USART1_UART_Init:
 754              	.LFB75:
 602:Src/main.c    **** 
 755              		.loc 1 602 1 is_stmt 1 view -0
 756              		.cfi_startproc
 757              		@ args = 0, pretend = 0, frame = 0
 758              		@ frame_needed = 0, uses_anonymous_args = 0
 759 0000 08B5     		push	{r3, lr}
 760              	.LCFI16:
 761              		.cfi_def_cfa_offset 8
 762              		.cfi_offset 3, -8
 763              		.cfi_offset 14, -4
 611:Src/main.c    ****   huart1.Init.BaudRate = 9600;
 764              		.loc 1 611 3 view .LVU248
 611:Src/main.c    ****   huart1.Init.BaudRate = 9600;
 765              		.loc 1 611 19 is_stmt 0 view .LVU249
 766 0002 0848     		ldr	r0, .L27
 767 0004 084B     		ldr	r3, .L27+4
 768 0006 0360     		str	r3, [r0]
 612:Src/main.c    ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 769              		.loc 1 612 3 is_stmt 1 view .LVU250
 612:Src/main.c    ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 770              		.loc 1 612 24 is_stmt 0 view .LVU251
 771 0008 4FF41653 		mov	r3, #9600
 772 000c 4360     		str	r3, [r0, #4]
 613:Src/main.c    ****   huart1.Init.StopBits = UART_STOPBITS_1;
 773              		.loc 1 613 3 is_stmt 1 view .LVU252
 613:Src/main.c    ****   huart1.Init.StopBits = UART_STOPBITS_1;
 774              		.loc 1 613 26 is_stmt 0 view .LVU253
 775 000e 0023     		movs	r3, #0
 776 0010 8360     		str	r3, [r0, #8]
 614:Src/main.c    ****   huart1.Init.Parity = UART_PARITY_NONE;
 777              		.loc 1 614 3 is_stmt 1 view .LVU254
 614:Src/main.c    ****   huart1.Init.Parity = UART_PARITY_NONE;
 778              		.loc 1 614 24 is_stmt 0 view .LVU255
 779 0012 C360     		str	r3, [r0, #12]
 615:Src/main.c    ****   huart1.Init.Mode = UART_MODE_TX_RX;
 780              		.loc 1 615 3 is_stmt 1 view .LVU256
 615:Src/main.c    ****   huart1.Init.Mode = UART_MODE_TX_RX;
 781              		.loc 1 615 22 is_stmt 0 view .LVU257
 782 0014 0361     		str	r3, [r0, #16]
 616:Src/main.c    ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 31


 783              		.loc 1 616 3 is_stmt 1 view .LVU258
 616:Src/main.c    ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 784              		.loc 1 616 20 is_stmt 0 view .LVU259
 785 0016 0C22     		movs	r2, #12
 786 0018 4261     		str	r2, [r0, #20]
 617:Src/main.c    ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 787              		.loc 1 617 3 is_stmt 1 view .LVU260
 617:Src/main.c    ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 788              		.loc 1 617 25 is_stmt 0 view .LVU261
 789 001a 8361     		str	r3, [r0, #24]
 618:Src/main.c    ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 790              		.loc 1 618 3 is_stmt 1 view .LVU262
 618:Src/main.c    ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 791              		.loc 1 618 28 is_stmt 0 view .LVU263
 792 001c C361     		str	r3, [r0, #28]
 619:Src/main.c    ****   {
 793              		.loc 1 619 3 is_stmt 1 view .LVU264
 619:Src/main.c    ****   {
 794              		.loc 1 619 7 is_stmt 0 view .LVU265
 795 001e FFF7FEFF 		bl	HAL_UART_Init
 796              	.LVL25:
 627:Src/main.c    **** 
 797              		.loc 1 627 1 view .LVU266
 798 0022 08BD     		pop	{r3, pc}
 799              	.L28:
 800              		.align	2
 801              	.L27:
 802 0024 00000000 		.word	huart1
 803 0028 00380140 		.word	1073821696
 804              		.cfi_endproc
 805              	.LFE75:
 807              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 808              		.align	1
 809              		.syntax unified
 810              		.thumb
 811              		.thumb_func
 812              		.fpu softvfp
 814              	MX_USART3_UART_Init:
 815              	.LFB77:
 668:Src/main.c    **** 
 816              		.loc 1 668 1 is_stmt 1 view -0
 817              		.cfi_startproc
 818              		@ args = 0, pretend = 0, frame = 0
 819              		@ frame_needed = 0, uses_anonymous_args = 0
 820 0000 08B5     		push	{r3, lr}
 821              	.LCFI17:
 822              		.cfi_def_cfa_offset 8
 823              		.cfi_offset 3, -8
 824              		.cfi_offset 14, -4
 677:Src/main.c    ****   huart3.Init.BaudRate = 115200;
 825              		.loc 1 677 3 view .LVU268
 677:Src/main.c    ****   huart3.Init.BaudRate = 115200;
 826              		.loc 1 677 19 is_stmt 0 view .LVU269
 827 0002 0848     		ldr	r0, .L31
 828 0004 084B     		ldr	r3, .L31+4
 829 0006 0360     		str	r3, [r0]
 678:Src/main.c    ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 32


 830              		.loc 1 678 3 is_stmt 1 view .LVU270
 678:Src/main.c    ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 831              		.loc 1 678 24 is_stmt 0 view .LVU271
 832 0008 4FF4E133 		mov	r3, #115200
 833 000c 4360     		str	r3, [r0, #4]
 679:Src/main.c    ****   huart3.Init.StopBits = UART_STOPBITS_1;
 834              		.loc 1 679 3 is_stmt 1 view .LVU272
 679:Src/main.c    ****   huart3.Init.StopBits = UART_STOPBITS_1;
 835              		.loc 1 679 26 is_stmt 0 view .LVU273
 836 000e 0023     		movs	r3, #0
 837 0010 8360     		str	r3, [r0, #8]
 680:Src/main.c    ****   huart3.Init.Parity = UART_PARITY_NONE;
 838              		.loc 1 680 3 is_stmt 1 view .LVU274
 680:Src/main.c    ****   huart3.Init.Parity = UART_PARITY_NONE;
 839              		.loc 1 680 24 is_stmt 0 view .LVU275
 840 0012 C360     		str	r3, [r0, #12]
 681:Src/main.c    ****   huart3.Init.Mode = UART_MODE_TX_RX;
 841              		.loc 1 681 3 is_stmt 1 view .LVU276
 681:Src/main.c    ****   huart3.Init.Mode = UART_MODE_TX_RX;
 842              		.loc 1 681 22 is_stmt 0 view .LVU277
 843 0014 0361     		str	r3, [r0, #16]
 682:Src/main.c    ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 844              		.loc 1 682 3 is_stmt 1 view .LVU278
 682:Src/main.c    ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 845              		.loc 1 682 20 is_stmt 0 view .LVU279
 846 0016 0C22     		movs	r2, #12
 847 0018 4261     		str	r2, [r0, #20]
 683:Src/main.c    ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 848              		.loc 1 683 3 is_stmt 1 view .LVU280
 683:Src/main.c    ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 849              		.loc 1 683 25 is_stmt 0 view .LVU281
 850 001a 8361     		str	r3, [r0, #24]
 684:Src/main.c    ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 851              		.loc 1 684 3 is_stmt 1 view .LVU282
 684:Src/main.c    ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 852              		.loc 1 684 28 is_stmt 0 view .LVU283
 853 001c C361     		str	r3, [r0, #28]
 685:Src/main.c    ****   {
 854              		.loc 1 685 3 is_stmt 1 view .LVU284
 685:Src/main.c    ****   {
 855              		.loc 1 685 7 is_stmt 0 view .LVU285
 856 001e FFF7FEFF 		bl	HAL_UART_Init
 857              	.LVL26:
 693:Src/main.c    **** 
 858              		.loc 1 693 1 view .LVU286
 859 0022 08BD     		pop	{r3, pc}
 860              	.L32:
 861              		.align	2
 862              	.L31:
 863 0024 00000000 		.word	huart3
 864 0028 00480040 		.word	1073760256
 865              		.cfi_endproc
 866              	.LFE77:
 868              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 869              		.align	1
 870              		.syntax unified
 871              		.thumb
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 33


 872              		.thumb_func
 873              		.fpu softvfp
 875              	MX_USART2_UART_Init:
 876              	.LFB76:
 635:Src/main.c    **** 
 877              		.loc 1 635 1 is_stmt 1 view -0
 878              		.cfi_startproc
 879              		@ args = 0, pretend = 0, frame = 0
 880              		@ frame_needed = 0, uses_anonymous_args = 0
 881 0000 08B5     		push	{r3, lr}
 882              	.LCFI18:
 883              		.cfi_def_cfa_offset 8
 884              		.cfi_offset 3, -8
 885              		.cfi_offset 14, -4
 644:Src/main.c    ****   huart2.Init.BaudRate = 9600;
 886              		.loc 1 644 3 view .LVU288
 644:Src/main.c    ****   huart2.Init.BaudRate = 9600;
 887              		.loc 1 644 19 is_stmt 0 view .LVU289
 888 0002 0848     		ldr	r0, .L35
 889 0004 084B     		ldr	r3, .L35+4
 890 0006 0360     		str	r3, [r0]
 645:Src/main.c    ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 891              		.loc 1 645 3 is_stmt 1 view .LVU290
 645:Src/main.c    ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 892              		.loc 1 645 24 is_stmt 0 view .LVU291
 893 0008 4FF41653 		mov	r3, #9600
 894 000c 4360     		str	r3, [r0, #4]
 646:Src/main.c    ****   huart2.Init.StopBits = UART_STOPBITS_1;
 895              		.loc 1 646 3 is_stmt 1 view .LVU292
 646:Src/main.c    ****   huart2.Init.StopBits = UART_STOPBITS_1;
 896              		.loc 1 646 26 is_stmt 0 view .LVU293
 897 000e 0023     		movs	r3, #0
 898 0010 8360     		str	r3, [r0, #8]
 647:Src/main.c    ****   huart2.Init.Parity = UART_PARITY_NONE;
 899              		.loc 1 647 3 is_stmt 1 view .LVU294
 647:Src/main.c    ****   huart2.Init.Parity = UART_PARITY_NONE;
 900              		.loc 1 647 24 is_stmt 0 view .LVU295
 901 0012 C360     		str	r3, [r0, #12]
 648:Src/main.c    ****   huart2.Init.Mode = UART_MODE_TX;
 902              		.loc 1 648 3 is_stmt 1 view .LVU296
 648:Src/main.c    ****   huart2.Init.Mode = UART_MODE_TX;
 903              		.loc 1 648 22 is_stmt 0 view .LVU297
 904 0014 0361     		str	r3, [r0, #16]
 649:Src/main.c    ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 905              		.loc 1 649 3 is_stmt 1 view .LVU298
 649:Src/main.c    ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 906              		.loc 1 649 20 is_stmt 0 view .LVU299
 907 0016 0822     		movs	r2, #8
 908 0018 4261     		str	r2, [r0, #20]
 650:Src/main.c    ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 909              		.loc 1 650 3 is_stmt 1 view .LVU300
 650:Src/main.c    ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 910              		.loc 1 650 25 is_stmt 0 view .LVU301
 911 001a 8361     		str	r3, [r0, #24]
 651:Src/main.c    ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 912              		.loc 1 651 3 is_stmt 1 view .LVU302
 651:Src/main.c    ****   if (HAL_UART_Init(&huart2) != HAL_OK)
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 34


 913              		.loc 1 651 28 is_stmt 0 view .LVU303
 914 001c C361     		str	r3, [r0, #28]
 652:Src/main.c    ****   {
 915              		.loc 1 652 3 is_stmt 1 view .LVU304
 652:Src/main.c    ****   {
 916              		.loc 1 652 7 is_stmt 0 view .LVU305
 917 001e FFF7FEFF 		bl	HAL_UART_Init
 918              	.LVL27:
 660:Src/main.c    **** 
 919              		.loc 1 660 1 view .LVU306
 920 0022 08BD     		pop	{r3, pc}
 921              	.L36:
 922              		.align	2
 923              	.L35:
 924 0024 00000000 		.word	huart2
 925 0028 00440040 		.word	1073759232
 926              		.cfi_endproc
 927              	.LFE76:
 929              		.section	.text.SystemClock_Config,"ax",%progbits
 930              		.align	1
 931              		.global	SystemClock_Config
 932              		.syntax unified
 933              		.thumb
 934              		.thumb_func
 935              		.fpu softvfp
 937              	SystemClock_Config:
 938              	.LFB69:
 315:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 939              		.loc 1 315 1 is_stmt 1 view -0
 940              		.cfi_startproc
 941              		@ args = 0, pretend = 0, frame = 80
 942              		@ frame_needed = 0, uses_anonymous_args = 0
 943 0000 70B5     		push	{r4, r5, r6, lr}
 944              	.LCFI19:
 945              		.cfi_def_cfa_offset 16
 946              		.cfi_offset 4, -16
 947              		.cfi_offset 5, -12
 948              		.cfi_offset 6, -8
 949              		.cfi_offset 14, -4
 950 0002 94B0     		sub	sp, sp, #80
 951              	.LCFI20:
 952              		.cfi_def_cfa_offset 96
 316:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 953              		.loc 1 316 3 view .LVU308
 316:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 954              		.loc 1 316 22 is_stmt 0 view .LVU309
 955 0004 0024     		movs	r4, #0
 956 0006 0F94     		str	r4, [sp, #60]
 957 0008 1094     		str	r4, [sp, #64]
 317:Src/main.c    ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 958              		.loc 1 317 3 is_stmt 1 view .LVU310
 317:Src/main.c    ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 959              		.loc 1 317 22 is_stmt 0 view .LVU311
 960 000a 0594     		str	r4, [sp, #20]
 961 000c 0694     		str	r4, [sp, #24]
 962 000e 0794     		str	r4, [sp, #28]
 963 0010 0894     		str	r4, [sp, #32]
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 35


 964 0012 0994     		str	r4, [sp, #36]
 318:Src/main.c    **** 
 965              		.loc 1 318 3 is_stmt 1 view .LVU312
 318:Src/main.c    **** 
 966              		.loc 1 318 28 is_stmt 0 view .LVU313
 967 0014 0194     		str	r4, [sp, #4]
 968 0016 0294     		str	r4, [sp, #8]
 969 0018 0394     		str	r4, [sp, #12]
 970 001a 0494     		str	r4, [sp, #16]
 322:Src/main.c    ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 971              		.loc 1 322 3 is_stmt 1 view .LVU314
 322:Src/main.c    ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 972              		.loc 1 322 36 is_stmt 0 view .LVU315
 973 001c 0523     		movs	r3, #5
 974 001e 0A93     		str	r3, [sp, #40]
 323:Src/main.c    ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 975              		.loc 1 323 3 is_stmt 1 view .LVU316
 323:Src/main.c    ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 976              		.loc 1 323 30 is_stmt 0 view .LVU317
 977 0020 4FF48033 		mov	r3, #65536
 978 0024 0B93     		str	r3, [sp, #44]
 324:Src/main.c    ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 979              		.loc 1 324 3 is_stmt 1 view .LVU318
 324:Src/main.c    ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 980              		.loc 1 324 36 is_stmt 0 view .LVU319
 981 0026 0C94     		str	r4, [sp, #48]
 325:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 982              		.loc 1 325 3 is_stmt 1 view .LVU320
 325:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 983              		.loc 1 325 30 is_stmt 0 view .LVU321
 984 0028 0125     		movs	r5, #1
 985 002a 0D95     		str	r5, [sp, #52]
 326:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 986              		.loc 1 326 3 is_stmt 1 view .LVU322
 326:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 987              		.loc 1 326 30 is_stmt 0 view .LVU323
 988 002c 0E95     		str	r5, [sp, #56]
 327:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 989              		.loc 1 327 3 is_stmt 1 view .LVU324
 327:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 990              		.loc 1 327 34 is_stmt 0 view .LVU325
 991 002e 0226     		movs	r6, #2
 992 0030 1196     		str	r6, [sp, #68]
 328:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 993              		.loc 1 328 3 is_stmt 1 view .LVU326
 328:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 994              		.loc 1 328 35 is_stmt 0 view .LVU327
 995 0032 1293     		str	r3, [sp, #72]
 329:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 996              		.loc 1 329 3 is_stmt 1 view .LVU328
 329:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 997              		.loc 1 329 32 is_stmt 0 view .LVU329
 998 0034 4FF48013 		mov	r3, #1048576
 999 0038 1393     		str	r3, [sp, #76]
 330:Src/main.c    ****   {
 1000              		.loc 1 330 3 is_stmt 1 view .LVU330
 330:Src/main.c    ****   {
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 36


 1001              		.loc 1 330 7 is_stmt 0 view .LVU331
 1002 003a 0AA8     		add	r0, sp, #40
 1003 003c FFF7FEFF 		bl	HAL_RCC_OscConfig
 1004              	.LVL28:
 336:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1005              		.loc 1 336 3 is_stmt 1 view .LVU332
 336:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1006              		.loc 1 336 31 is_stmt 0 view .LVU333
 1007 0040 0F23     		movs	r3, #15
 1008 0042 0593     		str	r3, [sp, #20]
 338:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1009              		.loc 1 338 3 is_stmt 1 view .LVU334
 338:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1010              		.loc 1 338 34 is_stmt 0 view .LVU335
 1011 0044 0696     		str	r6, [sp, #24]
 339:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1012              		.loc 1 339 3 is_stmt 1 view .LVU336
 339:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1013              		.loc 1 339 35 is_stmt 0 view .LVU337
 1014 0046 0794     		str	r4, [sp, #28]
 340:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1015              		.loc 1 340 3 is_stmt 1 view .LVU338
 340:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1016              		.loc 1 340 36 is_stmt 0 view .LVU339
 1017 0048 4FF48063 		mov	r3, #1024
 1018 004c 0893     		str	r3, [sp, #32]
 341:Src/main.c    **** 
 1019              		.loc 1 341 3 is_stmt 1 view .LVU340
 341:Src/main.c    **** 
 1020              		.loc 1 341 36 is_stmt 0 view .LVU341
 1021 004e 0994     		str	r4, [sp, #36]
 343:Src/main.c    ****   {
 1022              		.loc 1 343 3 is_stmt 1 view .LVU342
 343:Src/main.c    ****   {
 1023              		.loc 1 343 7 is_stmt 0 view .LVU343
 1024 0050 2946     		mov	r1, r5
 1025 0052 05A8     		add	r0, sp, #20
 1026 0054 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1027              	.LVL29:
 347:Src/main.c    ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 1028              		.loc 1 347 3 is_stmt 1 view .LVU344
 347:Src/main.c    ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 1029              		.loc 1 347 38 is_stmt 0 view .LVU345
 1030 0058 0195     		str	r5, [sp, #4]
 348:Src/main.c    ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1031              		.loc 1 348 3 is_stmt 1 view .LVU346
 348:Src/main.c    ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1032              		.loc 1 348 35 is_stmt 0 view .LVU347
 1033 005a 4FF48073 		mov	r3, #256
 1034 005e 0293     		str	r3, [sp, #8]
 349:Src/main.c    ****   {
 1035              		.loc 1 349 3 is_stmt 1 view .LVU348
 349:Src/main.c    ****   {
 1036              		.loc 1 349 7 is_stmt 0 view .LVU349
 1037 0060 01A8     		add	r0, sp, #4
 1038 0062 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1039              	.LVL30:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 37


 353:Src/main.c    **** 
 1040              		.loc 1 353 1 view .LVU350
 1041 0066 14B0     		add	sp, sp, #80
 1042              	.LCFI21:
 1043              		.cfi_def_cfa_offset 16
 1044              		@ sp needed
 1045 0068 70BD     		pop	{r4, r5, r6, pc}
 1046              		.cfi_endproc
 1047              	.LFE69:
 1049              		.section	.text.ExceptionExists,"ax",%progbits
 1050              		.align	1
 1051              		.global	ExceptionExists
 1052              		.syntax unified
 1053              		.thumb
 1054              		.thumb_func
 1055              		.fpu softvfp
 1057              	ExceptionExists:
 1058              	.LVL31:
 1059              	.LFB79:
 761:Src/main.c    **** 
 762:Src/main.c    **** /* USER CODE BEGIN 4 */
 763:Src/main.c    **** 
 764:Src/main.c    **** uint8_t ExceptionExists(const char exceptionCode)
 765:Src/main.c    **** {
 1060              		.loc 1 765 1 is_stmt 1 view -0
 1061              		.cfi_startproc
 1062              		@ args = 0, pretend = 0, frame = 0
 1063              		@ frame_needed = 0, uses_anonymous_args = 0
 1064              		@ link register save eliminated.
 1065              		.loc 1 765 1 is_stmt 0 view .LVU352
 1066 0000 0246     		mov	r2, r0
 766:Src/main.c    ****   uint8_t i = 0, pos = 100;
 1067              		.loc 1 766 3 is_stmt 1 view .LVU353
 1068              	.LVL32:
 767:Src/main.c    ****   while(ExceptionArr[i] != '\0'){
 1069              		.loc 1 767 3 view .LVU354
 766:Src/main.c    ****   uint8_t i = 0, pos = 100;
 1070              		.loc 1 766 11 is_stmt 0 view .LVU355
 1071 0002 0020     		movs	r0, #0
 1072              	.LVL33:
 1073              	.L40:
 1074              		.loc 1 767 8 is_stmt 1 view .LVU356
 1075              		.loc 1 767 21 is_stmt 0 view .LVU357
 1076 0004 044B     		ldr	r3, .L44
 1077 0006 1B5C     		ldrb	r3, [r3, r0]	@ zero_extendqisi2
 1078              		.loc 1 767 8 view .LVU358
 1079 0008 23B1     		cbz	r3, .L43
 768:Src/main.c    ****     if(ExceptionArr[i] == exceptionCode) {
 1080              		.loc 1 768 5 is_stmt 1 view .LVU359
 1081              		.loc 1 768 7 is_stmt 0 view .LVU360
 1082 000a 9342     		cmp	r3, r2
 1083 000c 03D0     		beq	.L41
 769:Src/main.c    ****       pos = i;
 770:Src/main.c    ****       break;
 771:Src/main.c    ****     }
 772:Src/main.c    ****     i++;
 1084              		.loc 1 772 5 is_stmt 1 view .LVU361
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 38


 1085              		.loc 1 772 6 is_stmt 0 view .LVU362
 1086 000e 0130     		adds	r0, r0, #1
 1087              	.LVL34:
 1088              		.loc 1 772 6 view .LVU363
 1089 0010 C0B2     		uxtb	r0, r0
 1090              	.LVL35:
 1091              		.loc 1 772 6 view .LVU364
 1092 0012 F7E7     		b	.L40
 1093              	.L43:
 766:Src/main.c    ****   while(ExceptionArr[i] != '\0'){
 1094              		.loc 1 766 18 view .LVU365
 1095 0014 6420     		movs	r0, #100
 1096              	.LVL36:
 1097              	.L41:
 773:Src/main.c    ****   }
 774:Src/main.c    ****   return pos;
 1098              		.loc 1 774 3 is_stmt 1 view .LVU366
 775:Src/main.c    **** }
 1099              		.loc 1 775 1 is_stmt 0 view .LVU367
 1100 0016 7047     		bx	lr
 1101              	.L45:
 1102              		.align	2
 1103              	.L44:
 1104 0018 00000000 		.word	.LANCHOR0
 1105              		.cfi_endproc
 1106              	.LFE79:
 1108              		.section	.text.DelAllExceptions,"ax",%progbits
 1109              		.align	1
 1110              		.global	DelAllExceptions
 1111              		.syntax unified
 1112              		.thumb
 1113              		.thumb_func
 1114              		.fpu softvfp
 1116              	DelAllExceptions:
 1117              	.LFB82:
 776:Src/main.c    **** 
 777:Src/main.c    **** void AddException(const char exceptionCode)
 778:Src/main.c    **** {
 779:Src/main.c    ****   uint8_t pos = ExceptionExists(exceptionCode);
 780:Src/main.c    ****   if(pos == 100){
 781:Src/main.c    ****     
 782:Src/main.c    ****     char mess[10] = {0};
 783:Src/main.c    ****     strcpy(mess, "Error ");
 784:Src/main.c    ****     mess[6] = exceptionCode;
 785:Src/main.c    ****     HAL_UART_Transmit(&huart2, (uint8_t *) mess, 10, 0xFFFF);
 786:Src/main.c    **** 
 787:Src/main.c    ****     ExceptionArr[strlen(ExceptionArr)] = exceptionCode;
 788:Src/main.c    ****     ExceptionNum++;
 789:Src/main.c    ****     RefreshLCD();
 790:Src/main.c    ****   }
 791:Src/main.c    **** }
 792:Src/main.c    **** 
 793:Src/main.c    **** void DelException(const char exceptionCode)
 794:Src/main.c    **** {
 795:Src/main.c    ****   uint8_t pos = ExceptionExists(exceptionCode);
 796:Src/main.c    ****   if(pos != 100){
 797:Src/main.c    ****     while(ExceptionArr[pos] != '\0')
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 39


 798:Src/main.c    ****     {
 799:Src/main.c    ****       ExceptionArr[pos] = ExceptionArr[pos+1];
 800:Src/main.c    ****       pos++;
 801:Src/main.c    ****     }
 802:Src/main.c    ****     ExceptionNum--;
 803:Src/main.c    ****     RefreshLCD();
 804:Src/main.c    ****   }
 805:Src/main.c    ****   if(ExceptionNum == 0)
 806:Src/main.c    ****     HAL_GPIO_WritePin(GPIOA, Buzzer_Pin, GPIO_PIN_RESET);
 807:Src/main.c    **** }
 808:Src/main.c    **** 
 809:Src/main.c    **** void DelAllExceptions()
 810:Src/main.c    **** {
 1118              		.loc 1 810 1 is_stmt 1 view -0
 1119              		.cfi_startproc
 1120              		@ args = 0, pretend = 0, frame = 0
 1121              		@ frame_needed = 0, uses_anonymous_args = 0
 1122 0000 08B5     		push	{r3, lr}
 1123              	.LCFI22:
 1124              		.cfi_def_cfa_offset 8
 1125              		.cfi_offset 3, -8
 1126              		.cfi_offset 14, -4
 811:Src/main.c    ****   uint8_t i = 0;
 1127              		.loc 1 811 3 view .LVU369
 1128              	.LVL37:
 812:Src/main.c    ****   while(ExceptionArr[i] != '\0')
 1129              		.loc 1 812 3 view .LVU370
 811:Src/main.c    ****   uint8_t i = 0;
 1130              		.loc 1 811 11 is_stmt 0 view .LVU371
 1131 0002 0023     		movs	r3, #0
 1132              	.LVL38:
 1133              	.L47:
 1134              		.loc 1 812 8 is_stmt 1 view .LVU372
 1135              		.loc 1 812 21 is_stmt 0 view .LVU373
 1136 0004 074A     		ldr	r2, .L51
 1137 0006 D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 1138              		.loc 1 812 8 view .LVU374
 1139 0008 2AB1     		cbz	r2, .L50
 813:Src/main.c    ****   {
 814:Src/main.c    ****     ExceptionArr[i] = '\0';
 1140              		.loc 1 814 5 is_stmt 1 view .LVU375
 1141              		.loc 1 814 21 is_stmt 0 view .LVU376
 1142 000a 064A     		ldr	r2, .L51
 1143 000c 0021     		movs	r1, #0
 1144 000e D154     		strb	r1, [r2, r3]
 815:Src/main.c    ****     i++;
 1145              		.loc 1 815 5 is_stmt 1 view .LVU377
 1146              		.loc 1 815 6 is_stmt 0 view .LVU378
 1147 0010 0133     		adds	r3, r3, #1
 1148              	.LVL39:
 1149              		.loc 1 815 6 view .LVU379
 1150 0012 DBB2     		uxtb	r3, r3
 1151              	.LVL40:
 1152              		.loc 1 815 6 view .LVU380
 1153 0014 F6E7     		b	.L47
 1154              	.L50:
 816:Src/main.c    ****   }
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 40


 817:Src/main.c    ****   ExceptionNum = 0;
 1155              		.loc 1 817 3 is_stmt 1 view .LVU381
 1156              		.loc 1 817 16 is_stmt 0 view .LVU382
 1157 0016 044B     		ldr	r3, .L51+4
 1158              	.LVL41:
 1159              		.loc 1 817 16 view .LVU383
 1160 0018 1A70     		strb	r2, [r3]
 818:Src/main.c    ****   HAL_GPIO_WritePin(GPIOA, Buzzer_Pin, GPIO_PIN_RESET);
 1161              		.loc 1 818 3 is_stmt 1 view .LVU384
 1162 001a 2021     		movs	r1, #32
 1163 001c 0348     		ldr	r0, .L51+8
 1164 001e FFF7FEFF 		bl	HAL_GPIO_WritePin
 1165              	.LVL42:
 819:Src/main.c    **** }
 1166              		.loc 1 819 1 is_stmt 0 view .LVU385
 1167 0022 08BD     		pop	{r3, pc}
 1168              	.L52:
 1169              		.align	2
 1170              	.L51:
 1171 0024 00000000 		.word	.LANCHOR0
 1172 0028 00000000 		.word	.LANCHOR1
 1173 002c 00080140 		.word	1073809408
 1174              		.cfi_endproc
 1175              	.LFE82:
 1177              		.section	.rodata.LoadingScreen.str1.4,"aMS",%progbits,1
 1178              		.align	2
 1179              	.LC0:
 1180 0000 4C6F6164 		.ascii	"Loading...\000"
 1180      696E672E 
 1180      2E2E00
 1181              		.section	.text.LoadingScreen,"ax",%progbits
 1182              		.align	1
 1183              		.global	LoadingScreen
 1184              		.syntax unified
 1185              		.thumb
 1186              		.thumb_func
 1187              		.fpu softvfp
 1189              	LoadingScreen:
 1190              	.LFB85:
 820:Src/main.c    **** 
 821:Src/main.c    **** void DataRequest()
 822:Src/main.c    **** {
 823:Src/main.c    ****   char* getRX;
 824:Src/main.c    **** 
 825:Src/main.c    **** 	if(selectedElemIndex == 0)
 826:Src/main.c    **** 	{
 827:Src/main.c    **** 		getRX =  MBGetQuery(&huart1, 2050, 1);
 828:Src/main.c    ****     if(strcmp(Data[selectedElemIndex], getRX) != 0)
 829:Src/main.c    ****     {
 830:Src/main.c    ****       strcpy(Data[selectedElemIndex], getRX);
 831:Src/main.c    ****       RefreshLCD();
 832:Src/main.c    ****     }
 833:Src/main.c    **** 	}else if(selectedElemIndex == 1){			
 834:Src/main.c    **** 		getRX = MBGetQuery(&huart1, 2052+(daysScroll*2), 2);
 835:Src/main.c    ****     if(strcmp(EnergyData[daysScroll], getRX) != 0)
 836:Src/main.c    ****     {
 837:Src/main.c    ****       if(buttonIsPressed != 1)
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 41


 838:Src/main.c    ****       {
 839:Src/main.c    ****         strcpy(EnergyData[daysScroll], getRX);
 840:Src/main.c    ****         RefreshLCD();
 841:Src/main.c    ****       }
 842:Src/main.c    ****     }
 843:Src/main.c    **** 	}else if(selectedElemIndex == 2)
 844:Src/main.c    **** 	{
 845:Src/main.c    **** 		double summ = 0; 
 846:Src/main.c    **** 		for(int i=0; i<7; i++)
 847:Src/main.c    **** 		{
 848:Src/main.c    **** 			getRX = MBGetQuery(&huart1, 2052+i*2, 2);
 849:Src/main.c    ****       summ += atof(getRX); 	
 850:Src/main.c    **** 		}
 851:Src/main.c    **** 		char middVal[12] = {0};
 852:Src/main.c    ****     summ /= 7;
 853:Src/main.c    **** 		snprintf(middVal, sizeof middVal, "%.1lf", summ);
 854:Src/main.c    ****     if(strcmp(Data[selectedElemIndex], middVal) != 0)
 855:Src/main.c    ****     {
 856:Src/main.c    ****       strcpy(Data[selectedElemIndex], middVal);
 857:Src/main.c    ****       RefreshLCD();
 858:Src/main.c    ****     }
 859:Src/main.c    **** 	}
 860:Src/main.c    **** 	lastReqTime = HAL_GetTick();
 861:Src/main.c    **** }
 862:Src/main.c    **** 
 863:Src/main.c    **** void sendEnergyDelta()
 864:Src/main.c    **** {
 865:Src/main.c    ****   // Get and calculate energy delta
 866:Src/main.c    ****   char* getRX;
 867:Src/main.c    **** 	double TotalEnergy = 0.0;
 868:Src/main.c    **** 
 869:Src/main.c    **** 	getRX = MBGetQuery(&huart1, 2050, 2);
 870:Src/main.c    ****   TotalEnergy = atof(getRX);
 871:Src/main.c    **** 
 872:Src/main.c    ****   // Send energy delta to the server
 873:Src/main.c    ****   char commandToSend[25];
 874:Src/main.c    ****   snprintf(commandToSend, sizeof commandToSend, "2 %.1lf", TotalEnergy);
 875:Src/main.c    **** 
 876:Src/main.c    ****   char responseRx[15];
 877:Src/main.c    ****   TxESP(&huart3, commandToSend, responseRx, 15);
 878:Src/main.c    ****   if(strcmp(responseRx, "Error 3") != 0 && strcmp(responseRx, "0") != 0) {
 879:Src/main.c    ****     DelException('3');
 880:Src/main.c    ****   } else
 881:Src/main.c    ****     AddException('3');
 882:Src/main.c    **** }
 883:Src/main.c    **** 
 884:Src/main.c    **** void LoadingScreen()
 885:Src/main.c    **** {
 1191              		.loc 1 885 1 is_stmt 1 view -0
 1192              		.cfi_startproc
 1193              		@ args = 0, pretend = 0, frame = 0
 1194              		@ frame_needed = 0, uses_anonymous_args = 0
 1195 0000 08B5     		push	{r3, lr}
 1196              	.LCFI23:
 1197              		.cfi_def_cfa_offset 8
 1198              		.cfi_offset 3, -8
 1199              		.cfi_offset 14, -4
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 42


 886:Src/main.c    ****   lcd_clear();
 1200              		.loc 1 886 3 view .LVU387
 1201 0002 FFF7FEFF 		bl	lcd_clear
 1202              	.LVL43:
 887:Src/main.c    ****   lcd_put_cur(0, 0);
 1203              		.loc 1 887 3 view .LVU388
 1204 0006 0021     		movs	r1, #0
 1205 0008 0846     		mov	r0, r1
 1206 000a FFF7FEFF 		bl	lcd_put_cur
 1207              	.LVL44:
 888:Src/main.c    ****   lcd_send_string("Loading...");
 1208              		.loc 1 888 3 view .LVU389
 1209 000e 0248     		ldr	r0, .L55
 1210 0010 FFF7FEFF 		bl	lcd_send_string
 1211              	.LVL45:
 889:Src/main.c    **** }
 1212              		.loc 1 889 1 is_stmt 0 view .LVU390
 1213 0014 08BD     		pop	{r3, pc}
 1214              	.L56:
 1215 0016 00BF     		.align	2
 1216              	.L55:
 1217 0018 00000000 		.word	.LC0
 1218              		.cfi_endproc
 1219              	.LFE85:
 1221              		.section	.rodata.DayChangeLCD.str1.4,"aMS",%progbits,1
 1222              		.align	2
 1223              	.LC1:
 1224 0000 257500   		.ascii	"%u\000"
 1225 0003 00       		.align	2
 1226              	.LC2:
 1227 0004 64206265 		.ascii	"d bef:\000"
 1227      663A00
 1228 000b 00       		.align	2
 1229              	.LC3:
 1230 000c 746F6461 		.ascii	"today: \000"
 1230      793A2000 
 1231              		.section	.text.DayChangeLCD,"ax",%progbits
 1232              		.align	1
 1233              		.global	DayChangeLCD
 1234              		.syntax unified
 1235              		.thumb
 1236              		.thumb_func
 1237              		.fpu softvfp
 1239              	DayChangeLCD:
 1240              	.LFB88:
 890:Src/main.c    **** 
 891:Src/main.c    **** void RefreshLCD()
 892:Src/main.c    **** {
 893:Src/main.c    **** 	lcd_clear();
 894:Src/main.c    **** 	lcd_put_cur(0,0);
 895:Src/main.c    ****   if(ExceptionNum == 0) {
 896:Src/main.c    ****     lcd_send_string(MenuElements[selectedElemIndex]);
 897:Src/main.c    ****     if(selectedElemIndex == 1)
 898:Src/main.c    ****     {
 899:Src/main.c    ****       DayChangeLCD();
 900:Src/main.c    ****     }else
 901:Src/main.c    ****     {
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 43


 902:Src/main.c    ****       lcd_put_cur(1,0);
 903:Src/main.c    ****       char DataStr[16] = {0}; 
 904:Src/main.c    ****       strcpy(DataStr, Data[selectedElemIndex]);  
 905:Src/main.c    ****       strcat(DataStr, ElementsUnits[selectedElemIndex]); 
 906:Src/main.c    ****       lcd_send_string(DataStr);
 907:Src/main.c    ****     }
 908:Src/main.c    ****   } else {
 909:Src/main.c    ****     char tempStr[10] = "Error #";
 910:Src/main.c    ****     tempStr[7] = ExceptionArr[0];
 911:Src/main.c    ****     lcd_send_string(tempStr);
 912:Src/main.c    ****   }
 913:Src/main.c    **** }
 914:Src/main.c    **** 
 915:Src/main.c    **** void RefreshLCDAnim(uint8_t Left)
 916:Src/main.c    **** {
 917:Src/main.c    **** 	uint8_t steps = 16;
 918:Src/main.c    **** 	if(selectedElemIndex==2 && Left==1)
 919:Src/main.c    **** 	{
 920:Src/main.c    **** 		steps = 25;
 921:Src/main.c    **** 	}
 922:Src/main.c    **** 	for(int i = 0; i< steps ; i++)
 923:Src/main.c    **** 	{
 924:Src/main.c    **** 		if(Left == 1)
 925:Src/main.c    **** 		{
 926:Src/main.c    **** 			scrollDiaplayLeft();
 927:Src/main.c    **** 		}else{
 928:Src/main.c    **** 			scrollDiaplayRight();
 929:Src/main.c    **** 		}
 930:Src/main.c    **** 		
 931:Src/main.c    **** 		if(i==15)
 932:Src/main.c    **** 		{	
 933:Src/main.c    **** 			lcd_clear();
 934:Src/main.c    **** 		}else
 935:Src/main.c    **** 		{	
 936:Src/main.c    **** 			HAL_Delay(40);
 937:Src/main.c    **** 		}
 938:Src/main.c    **** 	}
 939:Src/main.c    **** 	for(int i = 0; i<steps ; i++)
 940:Src/main.c    **** 	{
 941:Src/main.c    **** 		if(Left==1)
 942:Src/main.c    **** 		{
 943:Src/main.c    **** 			scrollDiaplayRight();
 944:Src/main.c    **** 		}else {
 945:Src/main.c    **** 			scrollDiaplayLeft();
 946:Src/main.c    **** 		}
 947:Src/main.c    **** 	}
 948:Src/main.c    **** 	HAL_Delay(200);
 949:Src/main.c    **** 	lcd_put_cur(0,0);
 950:Src/main.c    **** 	lcd_send_string(MenuElements[selectedElemIndex]);
 951:Src/main.c    **** 	if(selectedElemIndex == 1)
 952:Src/main.c    **** 	{
 953:Src/main.c    **** 		DayChangeLCD();
 954:Src/main.c    **** 	}else
 955:Src/main.c    **** 	{
 956:Src/main.c    **** 		lcd_put_cur(1,0);
 957:Src/main.c    ****     char DataStr[16] = {0}; 
 958:Src/main.c    **** 		strcpy(DataStr, Data[selectedElemIndex]);  
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 44


 959:Src/main.c    **** 		strcat(DataStr, ElementsUnits[selectedElemIndex]); 
 960:Src/main.c    **** 		lcd_send_string(DataStr);
 961:Src/main.c    **** 	}
 962:Src/main.c    **** 	
 963:Src/main.c    **** }
 964:Src/main.c    **** 
 965:Src/main.c    **** void DayChangeLCD(void)
 966:Src/main.c    **** {
 1241              		.loc 1 966 1 is_stmt 1 view -0
 1242              		.cfi_startproc
 1243              		@ args = 0, pretend = 0, frame = 24
 1244              		@ frame_needed = 0, uses_anonymous_args = 0
 1245 0000 00B5     		push	{lr}
 1246              	.LCFI24:
 1247              		.cfi_def_cfa_offset 4
 1248              		.cfi_offset 14, -4
 1249 0002 87B0     		sub	sp, sp, #28
 1250              	.LCFI25:
 1251              		.cfi_def_cfa_offset 32
 967:Src/main.c    **** 	lcd_put_cur(0,7);
 1252              		.loc 1 967 2 view .LVU392
 1253 0004 0721     		movs	r1, #7
 1254 0006 0020     		movs	r0, #0
 1255 0008 FFF7FEFF 		bl	lcd_put_cur
 1256              	.LVL46:
 968:Src/main.c    **** 	if(daysScroll !=0)
 1257              		.loc 1 968 2 view .LVU393
 1258              		.loc 1 968 16 is_stmt 0 view .LVU394
 1259 000c 1F4B     		ldr	r3, .L61
 1260 000e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1261              		.loc 1 968 4 view .LVU395
 1262 0010 002A     		cmp	r2, #0
 1263 0012 37D0     		beq	.L58
 1264              	.LBB8:
 969:Src/main.c    **** 	{
 970:Src/main.c    **** 		char daysStr[7];
 1265              		.loc 1 970 3 is_stmt 1 view .LVU396
 971:Src/main.c    **** 		sprintf(daysStr, "%u", daysScroll); 
 1266              		.loc 1 971 3 view .LVU397
 1267 0014 1E49     		ldr	r1, .L61+4
 1268 0016 6846     		mov	r0, sp
 1269 0018 FFF7FEFF 		bl	sprintf
 1270              	.LVL47:
 972:Src/main.c    **** 		strcat(daysStr, "d bef:");
 1271              		.loc 1 972 3 view .LVU398
 1272 001c 6846     		mov	r0, sp
 1273 001e FFF7FEFF 		bl	strlen
 1274              	.LVL48:
 1275 0022 0346     		mov	r3, r0
 1276 0024 0DEB0001 		add	r1, sp, r0
 1277 0028 1A4A     		ldr	r2, .L61+8
 1278 002a 1068     		ldr	r0, [r2]
 1279 002c 4DF80300 		str	r0, [sp, r3]	@ unaligned
 1280 0030 9088     		ldrh	r0, [r2, #4]	@ unaligned
 1281 0032 9379     		ldrb	r3, [r2, #6]	@ zero_extendqisi2
 1282 0034 8880     		strh	r0, [r1, #4]	@ unaligned
 1283 0036 8B71     		strb	r3, [r1, #6]
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 45


 973:Src/main.c    **** 		lcd_send_string(daysStr);	
 1284              		.loc 1 973 3 view .LVU399
 1285 0038 6846     		mov	r0, sp
 1286 003a FFF7FEFF 		bl	lcd_send_string
 1287              	.LVL49:
 1288              	.L59:
 1289              	.LBE8:
 974:Src/main.c    **** 	}else{
 975:Src/main.c    **** 		lcd_send_string("today: ");	
 976:Src/main.c    **** 	}
 977:Src/main.c    **** 	lcd_put_cur(1,0);
 1290              		.loc 1 977 2 view .LVU400
 1291 003e 0021     		movs	r1, #0
 1292 0040 0120     		movs	r0, #1
 1293 0042 FFF7FEFF 		bl	lcd_put_cur
 1294              	.LVL50:
 978:Src/main.c    ****   char DataStr[16] = {0}; 
 1295              		.loc 1 978 3 view .LVU401
 1296              		.loc 1 978 8 is_stmt 0 view .LVU402
 1297 0046 0023     		movs	r3, #0
 1298 0048 0293     		str	r3, [sp, #8]
 1299 004a 0393     		str	r3, [sp, #12]
 1300 004c 0493     		str	r3, [sp, #16]
 1301 004e 0593     		str	r3, [sp, #20]
 979:Src/main.c    **** 	strcpy(DataStr, EnergyData[daysScroll]);   
 1302              		.loc 1 979 2 is_stmt 1 view .LVU403
 1303              		.loc 1 979 28 is_stmt 0 view .LVU404
 1304 0050 0E4B     		ldr	r3, .L61
 1305 0052 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 1306 0054 01EB4101 		add	r1, r1, r1, lsl #1
 1307              		.loc 1 979 2 view .LVU405
 1308 0058 0F4B     		ldr	r3, .L61+12
 1309 005a 03EB8101 		add	r1, r3, r1, lsl #2
 1310 005e 02A8     		add	r0, sp, #8
 1311 0060 FFF7FEFF 		bl	strcpy
 1312              	.LVL51:
 980:Src/main.c    **** 	strcat(DataStr, ElementsUnits[selectedElemIndex]); 
 1313              		.loc 1 980 2 is_stmt 1 view .LVU406
 1314              		.loc 1 980 31 is_stmt 0 view .LVU407
 1315 0064 0D4B     		ldr	r3, .L61+16
 1316 0066 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 1317 0068 01EB4101 		add	r1, r1, r1, lsl #1
 1318              		.loc 1 980 2 view .LVU408
 1319 006c 0C4B     		ldr	r3, .L61+20
 1320 006e 03EB4101 		add	r1, r3, r1, lsl #1
 1321 0072 02A8     		add	r0, sp, #8
 1322 0074 FFF7FEFF 		bl	strcat
 1323              	.LVL52:
 981:Src/main.c    **** 	lcd_send_string(DataStr);
 1324              		.loc 1 981 2 is_stmt 1 view .LVU409
 1325 0078 02A8     		add	r0, sp, #8
 1326 007a FFF7FEFF 		bl	lcd_send_string
 1327              	.LVL53:
 982:Src/main.c    **** }
 1328              		.loc 1 982 1 is_stmt 0 view .LVU410
 1329 007e 07B0     		add	sp, sp, #28
 1330              	.LCFI26:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 46


 1331              		.cfi_remember_state
 1332              		.cfi_def_cfa_offset 4
 1333              		@ sp needed
 1334 0080 5DF804FB 		ldr	pc, [sp], #4
 1335              	.L58:
 1336              	.LCFI27:
 1337              		.cfi_restore_state
 975:Src/main.c    **** 	}
 1338              		.loc 1 975 3 is_stmt 1 view .LVU411
 1339 0084 0748     		ldr	r0, .L61+24
 1340 0086 FFF7FEFF 		bl	lcd_send_string
 1341              	.LVL54:
 1342 008a D8E7     		b	.L59
 1343              	.L62:
 1344              		.align	2
 1345              	.L61:
 1346 008c 00000000 		.word	.LANCHOR2
 1347 0090 00000000 		.word	.LC1
 1348 0094 04000000 		.word	.LC2
 1349 0098 00000000 		.word	.LANCHOR3
 1350 009c 00000000 		.word	.LANCHOR5
 1351 00a0 00000000 		.word	.LANCHOR4
 1352 00a4 0C000000 		.word	.LC3
 1353              		.cfi_endproc
 1354              	.LFE88:
 1356              		.section	.text.RefreshLCD,"ax",%progbits
 1357              		.align	1
 1358              		.global	RefreshLCD
 1359              		.syntax unified
 1360              		.thumb
 1361              		.thumb_func
 1362              		.fpu softvfp
 1364              	RefreshLCD:
 1365              	.LFB86:
 892:Src/main.c    **** 	lcd_clear();
 1366              		.loc 1 892 1 view -0
 1367              		.cfi_startproc
 1368              		@ args = 0, pretend = 0, frame = 16
 1369              		@ frame_needed = 0, uses_anonymous_args = 0
 1370 0000 10B5     		push	{r4, lr}
 1371              	.LCFI28:
 1372              		.cfi_def_cfa_offset 8
 1373              		.cfi_offset 4, -8
 1374              		.cfi_offset 14, -4
 1375 0002 84B0     		sub	sp, sp, #16
 1376              	.LCFI29:
 1377              		.cfi_def_cfa_offset 24
 893:Src/main.c    **** 	lcd_put_cur(0,0);
 1378              		.loc 1 893 2 view .LVU413
 1379 0004 FFF7FEFF 		bl	lcd_clear
 1380              	.LVL55:
 894:Src/main.c    ****   if(ExceptionNum == 0) {
 1381              		.loc 1 894 2 view .LVU414
 1382 0008 0021     		movs	r1, #0
 1383 000a 0846     		mov	r0, r1
 1384 000c FFF7FEFF 		bl	lcd_put_cur
 1385              	.LVL56:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 47


 895:Src/main.c    ****     lcd_send_string(MenuElements[selectedElemIndex]);
 1386              		.loc 1 895 3 view .LVU415
 895:Src/main.c    ****     lcd_send_string(MenuElements[selectedElemIndex]);
 1387              		.loc 1 895 19 is_stmt 0 view .LVU416
 1388 0010 1F4B     		ldr	r3, .L69
 1389 0012 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 895:Src/main.c    ****     lcd_send_string(MenuElements[selectedElemIndex]);
 1390              		.loc 1 895 5 view .LVU417
 1391 0014 53BB     		cbnz	r3, .L64
 896:Src/main.c    ****     if(selectedElemIndex == 1)
 1392              		.loc 1 896 5 is_stmt 1 view .LVU418
 896:Src/main.c    ****     if(selectedElemIndex == 1)
 1393              		.loc 1 896 33 is_stmt 0 view .LVU419
 1394 0016 1F4C     		ldr	r4, .L69+4
 1395 0018 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 896:Src/main.c    ****     if(selectedElemIndex == 1)
 1396              		.loc 1 896 5 view .LVU420
 1397 001a 1F4B     		ldr	r3, .L69+8
 1398 001c 03EB0010 		add	r0, r3, r0, lsl #4
 1399 0020 FFF7FEFF 		bl	lcd_send_string
 1400              	.LVL57:
 897:Src/main.c    ****     {
 1401              		.loc 1 897 5 is_stmt 1 view .LVU421
 897:Src/main.c    ****     {
 1402              		.loc 1 897 26 is_stmt 0 view .LVU422
 1403 0024 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 897:Src/main.c    ****     {
 1404              		.loc 1 897 7 view .LVU423
 1405 0026 012B     		cmp	r3, #1
 1406 0028 1DD0     		beq	.L68
 1407              	.LBB9:
 902:Src/main.c    ****       char DataStr[16] = {0}; 
 1408              		.loc 1 902 7 is_stmt 1 view .LVU424
 1409 002a 0021     		movs	r1, #0
 1410 002c 0120     		movs	r0, #1
 1411 002e FFF7FEFF 		bl	lcd_put_cur
 1412              	.LVL58:
 903:Src/main.c    ****       strcpy(DataStr, Data[selectedElemIndex]);  
 1413              		.loc 1 903 7 view .LVU425
 903:Src/main.c    ****       strcpy(DataStr, Data[selectedElemIndex]);  
 1414              		.loc 1 903 12 is_stmt 0 view .LVU426
 1415 0032 0023     		movs	r3, #0
 1416 0034 0093     		str	r3, [sp]
 1417 0036 0193     		str	r3, [sp, #4]
 1418 0038 0293     		str	r3, [sp, #8]
 1419 003a 0393     		str	r3, [sp, #12]
 904:Src/main.c    ****       strcat(DataStr, ElementsUnits[selectedElemIndex]); 
 1420              		.loc 1 904 7 is_stmt 1 view .LVU427
 904:Src/main.c    ****       strcat(DataStr, ElementsUnits[selectedElemIndex]); 
 1421              		.loc 1 904 27 is_stmt 0 view .LVU428
 1422 003c 154B     		ldr	r3, .L69+4
 1423 003e 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 1424 0040 01EB4104 		add	r4, r1, r1, lsl #1
 1425 0044 01EB8401 		add	r1, r1, r4, lsl #2
 904:Src/main.c    ****       strcat(DataStr, ElementsUnits[selectedElemIndex]); 
 1426              		.loc 1 904 7 view .LVU429
 1427 0048 144B     		ldr	r3, .L69+12
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 48


 1428 004a 1944     		add	r1, r1, r3
 1429 004c 6846     		mov	r0, sp
 1430 004e FFF7FEFF 		bl	strcpy
 1431              	.LVL59:
 905:Src/main.c    ****       lcd_send_string(DataStr);
 1432              		.loc 1 905 7 is_stmt 1 view .LVU430
 1433 0052 1349     		ldr	r1, .L69+16
 1434 0054 01EB4401 		add	r1, r1, r4, lsl #1
 1435 0058 6846     		mov	r0, sp
 1436 005a FFF7FEFF 		bl	strcat
 1437              	.LVL60:
 906:Src/main.c    ****     }
 1438              		.loc 1 906 7 view .LVU431
 1439 005e 6846     		mov	r0, sp
 1440 0060 FFF7FEFF 		bl	lcd_send_string
 1441              	.LVL61:
 1442 0064 12E0     		b	.L63
 1443              	.L68:
 1444              	.LBE9:
 899:Src/main.c    ****     }else
 1445              		.loc 1 899 7 view .LVU432
 1446 0066 FFF7FEFF 		bl	DayChangeLCD
 1447              	.LVL62:
 1448 006a 0FE0     		b	.L63
 1449              	.L64:
 1450              	.LBB10:
 909:Src/main.c    ****     tempStr[7] = ExceptionArr[0];
 1451              		.loc 1 909 5 view .LVU433
 909:Src/main.c    ****     tempStr[7] = ExceptionArr[0];
 1452              		.loc 1 909 10 is_stmt 0 view .LVU434
 1453 006c 0D4A     		ldr	r2, .L69+20
 1454 006e 6B46     		mov	r3, sp
 1455 0070 92E80300 		ldm	r2, {r0, r1}
 1456 0074 83E80300 		stm	r3, {r0, r1}
 1457 0078 0022     		movs	r2, #0
 1458 007a ADF80820 		strh	r2, [sp, #8]	@ movhi
 910:Src/main.c    ****     lcd_send_string(tempStr);
 1459              		.loc 1 910 5 is_stmt 1 view .LVU435
 910:Src/main.c    ****     lcd_send_string(tempStr);
 1460              		.loc 1 910 30 is_stmt 0 view .LVU436
 1461 007e 0A4A     		ldr	r2, .L69+24
 1462 0080 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 910:Src/main.c    ****     lcd_send_string(tempStr);
 1463              		.loc 1 910 16 view .LVU437
 1464 0082 8DF80720 		strb	r2, [sp, #7]
 911:Src/main.c    ****   }
 1465              		.loc 1 911 5 is_stmt 1 view .LVU438
 1466 0086 1846     		mov	r0, r3
 1467 0088 FFF7FEFF 		bl	lcd_send_string
 1468              	.LVL63:
 1469              	.L63:
 1470              	.LBE10:
 913:Src/main.c    **** 
 1471              		.loc 1 913 1 is_stmt 0 view .LVU439
 1472 008c 04B0     		add	sp, sp, #16
 1473              	.LCFI30:
 1474              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 49


 1475              		@ sp needed
 1476 008e 10BD     		pop	{r4, pc}
 1477              	.L70:
 1478              		.align	2
 1479              	.L69:
 1480 0090 00000000 		.word	.LANCHOR1
 1481 0094 00000000 		.word	.LANCHOR5
 1482 0098 00000000 		.word	.LANCHOR6
 1483 009c 00000000 		.word	.LANCHOR7
 1484 00a0 00000000 		.word	.LANCHOR4
 1485 00a4 00000000 		.word	.LANCHOR8
 1486 00a8 00000000 		.word	.LANCHOR0
 1487              		.cfi_endproc
 1488              	.LFE86:
 1490              		.section	.rodata.AddException.str1.4,"aMS",%progbits,1
 1491              		.align	2
 1492              	.LC5:
 1493 0000 4572726F 		.ascii	"Error \000"
 1493      722000
 1494              		.section	.text.AddException,"ax",%progbits
 1495              		.align	1
 1496              		.global	AddException
 1497              		.syntax unified
 1498              		.thumb
 1499              		.thumb_func
 1500              		.fpu softvfp
 1502              	AddException:
 1503              	.LVL64:
 1504              	.LFB80:
 778:Src/main.c    ****   uint8_t pos = ExceptionExists(exceptionCode);
 1505              		.loc 1 778 1 is_stmt 1 view -0
 1506              		.cfi_startproc
 1507              		@ args = 0, pretend = 0, frame = 16
 1508              		@ frame_needed = 0, uses_anonymous_args = 0
 778:Src/main.c    ****   uint8_t pos = ExceptionExists(exceptionCode);
 1509              		.loc 1 778 1 is_stmt 0 view .LVU441
 1510 0000 30B5     		push	{r4, r5, lr}
 1511              	.LCFI31:
 1512              		.cfi_def_cfa_offset 12
 1513              		.cfi_offset 4, -12
 1514              		.cfi_offset 5, -8
 1515              		.cfi_offset 14, -4
 1516 0002 85B0     		sub	sp, sp, #20
 1517              	.LCFI32:
 1518              		.cfi_def_cfa_offset 32
 1519 0004 0446     		mov	r4, r0
 779:Src/main.c    ****   if(pos == 100){
 1520              		.loc 1 779 3 is_stmt 1 view .LVU442
 779:Src/main.c    ****   if(pos == 100){
 1521              		.loc 1 779 17 is_stmt 0 view .LVU443
 1522 0006 FFF7FEFF 		bl	ExceptionExists
 1523              	.LVL65:
 780:Src/main.c    ****     
 1524              		.loc 1 780 3 is_stmt 1 view .LVU444
 780:Src/main.c    ****     
 1525              		.loc 1 780 5 is_stmt 0 view .LVU445
 1526 000a 6428     		cmp	r0, #100
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 50


 1527 000c 01D0     		beq	.L74
 1528              	.LVL66:
 1529              	.L71:
 791:Src/main.c    **** 
 1530              		.loc 1 791 1 view .LVU446
 1531 000e 05B0     		add	sp, sp, #20
 1532              	.LCFI33:
 1533              		.cfi_remember_state
 1534              		.cfi_def_cfa_offset 12
 1535              		@ sp needed
 1536 0010 30BD     		pop	{r4, r5, pc}
 1537              	.LVL67:
 1538              	.L74:
 1539              	.LCFI34:
 1540              		.cfi_restore_state
 1541              	.LBB11:
 782:Src/main.c    ****     strcpy(mess, "Error ");
 1542              		.loc 1 782 5 is_stmt 1 view .LVU447
 782:Src/main.c    ****     strcpy(mess, "Error ");
 1543              		.loc 1 782 10 is_stmt 0 view .LVU448
 1544 0012 0023     		movs	r3, #0
 1545 0014 0293     		str	r3, [sp, #8]
 1546 0016 ADF80C30 		strh	r3, [sp, #12]	@ movhi
 783:Src/main.c    ****     mess[6] = exceptionCode;
 1547              		.loc 1 783 5 is_stmt 1 view .LVU449
 1548 001a 0D4B     		ldr	r3, .L75
 1549 001c 93E80300 		ldm	r3, {r0, r1}
 1550              	.LVL68:
 783:Src/main.c    ****     mess[6] = exceptionCode;
 1551              		.loc 1 783 5 is_stmt 0 view .LVU450
 1552 0020 0190     		str	r0, [sp, #4]
 1553 0022 ADF80810 		strh	r1, [sp, #8]	@ movhi
 784:Src/main.c    ****     HAL_UART_Transmit(&huart2, (uint8_t *) mess, 10, 0xFFFF);
 1554              		.loc 1 784 5 is_stmt 1 view .LVU451
 784:Src/main.c    ****     HAL_UART_Transmit(&huart2, (uint8_t *) mess, 10, 0xFFFF);
 1555              		.loc 1 784 13 is_stmt 0 view .LVU452
 1556 0026 8DF80A40 		strb	r4, [sp, #10]
 785:Src/main.c    **** 
 1557              		.loc 1 785 5 is_stmt 1 view .LVU453
 1558 002a 4FF6FF73 		movw	r3, #65535
 1559 002e 0A22     		movs	r2, #10
 1560 0030 01A9     		add	r1, sp, #4
 1561 0032 0848     		ldr	r0, .L75+4
 1562 0034 FFF7FEFF 		bl	HAL_UART_Transmit
 1563              	.LVL69:
 787:Src/main.c    ****     ExceptionNum++;
 1564              		.loc 1 787 5 view .LVU454
 787:Src/main.c    ****     ExceptionNum++;
 1565              		.loc 1 787 18 is_stmt 0 view .LVU455
 1566 0038 074D     		ldr	r5, .L75+8
 1567 003a 2846     		mov	r0, r5
 1568 003c FFF7FEFF 		bl	strlen
 1569              	.LVL70:
 787:Src/main.c    ****     ExceptionNum++;
 1570              		.loc 1 787 40 view .LVU456
 1571 0040 2C54     		strb	r4, [r5, r0]
 788:Src/main.c    ****     RefreshLCD();
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 51


 1572              		.loc 1 788 5 is_stmt 1 view .LVU457
 788:Src/main.c    ****     RefreshLCD();
 1573              		.loc 1 788 17 is_stmt 0 view .LVU458
 1574 0042 064A     		ldr	r2, .L75+12
 1575 0044 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1576 0046 0133     		adds	r3, r3, #1
 1577 0048 1370     		strb	r3, [r2]
 789:Src/main.c    ****   }
 1578              		.loc 1 789 5 is_stmt 1 view .LVU459
 1579 004a FFF7FEFF 		bl	RefreshLCD
 1580              	.LVL71:
 1581              	.LBE11:
 791:Src/main.c    **** 
 1582              		.loc 1 791 1 is_stmt 0 view .LVU460
 1583 004e DEE7     		b	.L71
 1584              	.L76:
 1585              		.align	2
 1586              	.L75:
 1587 0050 00000000 		.word	.LC5
 1588 0054 00000000 		.word	huart2
 1589 0058 00000000 		.word	.LANCHOR0
 1590 005c 00000000 		.word	.LANCHOR1
 1591              		.cfi_endproc
 1592              	.LFE80:
 1594              		.section	.text.DelException,"ax",%progbits
 1595              		.align	1
 1596              		.global	DelException
 1597              		.syntax unified
 1598              		.thumb
 1599              		.thumb_func
 1600              		.fpu softvfp
 1602              	DelException:
 1603              	.LVL72:
 1604              	.LFB81:
 794:Src/main.c    ****   uint8_t pos = ExceptionExists(exceptionCode);
 1605              		.loc 1 794 1 is_stmt 1 view -0
 1606              		.cfi_startproc
 1607              		@ args = 0, pretend = 0, frame = 0
 1608              		@ frame_needed = 0, uses_anonymous_args = 0
 794:Src/main.c    ****   uint8_t pos = ExceptionExists(exceptionCode);
 1609              		.loc 1 794 1 is_stmt 0 view .LVU462
 1610 0000 08B5     		push	{r3, lr}
 1611              	.LCFI35:
 1612              		.cfi_def_cfa_offset 8
 1613              		.cfi_offset 3, -8
 1614              		.cfi_offset 14, -4
 795:Src/main.c    ****   if(pos != 100){
 1615              		.loc 1 795 3 is_stmt 1 view .LVU463
 795:Src/main.c    ****   if(pos != 100){
 1616              		.loc 1 795 17 is_stmt 0 view .LVU464
 1617 0002 FFF7FEFF 		bl	ExceptionExists
 1618              	.LVL73:
 796:Src/main.c    ****     while(ExceptionArr[pos] != '\0')
 1619              		.loc 1 796 3 is_stmt 1 view .LVU465
 796:Src/main.c    ****     while(ExceptionArr[pos] != '\0')
 1620              		.loc 1 796 5 is_stmt 0 view .LVU466
 1621 0006 6428     		cmp	r0, #100
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 52


 1622 0008 0FD0     		beq	.L79
 1623              	.L78:
 797:Src/main.c    ****     {
 1624              		.loc 1 797 10 is_stmt 1 view .LVU467
 797:Src/main.c    ****     {
 1625              		.loc 1 797 23 is_stmt 0 view .LVU468
 1626 000a 0D4B     		ldr	r3, .L85
 1627 000c 1B5C     		ldrb	r3, [r3, r0]	@ zero_extendqisi2
 797:Src/main.c    ****     {
 1628              		.loc 1 797 10 view .LVU469
 1629 000e 33B1     		cbz	r3, .L83
 799:Src/main.c    ****       pos++;
 1630              		.loc 1 799 7 is_stmt 1 view .LVU470
 799:Src/main.c    ****       pos++;
 1631              		.loc 1 799 43 is_stmt 0 view .LVU471
 1632 0010 421C     		adds	r2, r0, #1
 799:Src/main.c    ****       pos++;
 1633              		.loc 1 799 39 view .LVU472
 1634 0012 0B4B     		ldr	r3, .L85
 1635 0014 9A5C     		ldrb	r2, [r3, r2]	@ zero_extendqisi2
 799:Src/main.c    ****       pos++;
 1636              		.loc 1 799 25 view .LVU473
 1637 0016 1A54     		strb	r2, [r3, r0]
 800:Src/main.c    ****     }
 1638              		.loc 1 800 7 is_stmt 1 view .LVU474
 800:Src/main.c    ****     }
 1639              		.loc 1 800 10 is_stmt 0 view .LVU475
 1640 0018 0130     		adds	r0, r0, #1
 1641              	.LVL74:
 800:Src/main.c    ****     }
 1642              		.loc 1 800 10 view .LVU476
 1643 001a C0B2     		uxtb	r0, r0
 1644              	.LVL75:
 800:Src/main.c    ****     }
 1645              		.loc 1 800 10 view .LVU477
 1646 001c F5E7     		b	.L78
 1647              	.L83:
 802:Src/main.c    ****     RefreshLCD();
 1648              		.loc 1 802 5 is_stmt 1 view .LVU478
 802:Src/main.c    ****     RefreshLCD();
 1649              		.loc 1 802 17 is_stmt 0 view .LVU479
 1650 001e 094A     		ldr	r2, .L85+4
 1651 0020 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1652 0022 013B     		subs	r3, r3, #1
 1653 0024 1370     		strb	r3, [r2]
 803:Src/main.c    ****   }
 1654              		.loc 1 803 5 is_stmt 1 view .LVU480
 1655 0026 FFF7FEFF 		bl	RefreshLCD
 1656              	.LVL76:
 1657              	.L79:
 805:Src/main.c    ****     HAL_GPIO_WritePin(GPIOA, Buzzer_Pin, GPIO_PIN_RESET);
 1658              		.loc 1 805 3 view .LVU481
 805:Src/main.c    ****     HAL_GPIO_WritePin(GPIOA, Buzzer_Pin, GPIO_PIN_RESET);
 1659              		.loc 1 805 19 is_stmt 0 view .LVU482
 1660 002a 064B     		ldr	r3, .L85+4
 1661 002c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 805:Src/main.c    ****     HAL_GPIO_WritePin(GPIOA, Buzzer_Pin, GPIO_PIN_RESET);
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 53


 1662              		.loc 1 805 5 view .LVU483
 1663 002e 03B1     		cbz	r3, .L84
 1664              	.L77:
 807:Src/main.c    **** 
 1665              		.loc 1 807 1 view .LVU484
 1666 0030 08BD     		pop	{r3, pc}
 1667              	.L84:
 806:Src/main.c    **** }
 1668              		.loc 1 806 5 is_stmt 1 view .LVU485
 1669 0032 0022     		movs	r2, #0
 1670 0034 2021     		movs	r1, #32
 1671 0036 0448     		ldr	r0, .L85+8
 1672 0038 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1673              	.LVL77:
 807:Src/main.c    **** 
 1674              		.loc 1 807 1 is_stmt 0 view .LVU486
 1675 003c F8E7     		b	.L77
 1676              	.L86:
 1677 003e 00BF     		.align	2
 1678              	.L85:
 1679 0040 00000000 		.word	.LANCHOR0
 1680 0044 00000000 		.word	.LANCHOR1
 1681 0048 00080140 		.word	1073809408
 1682              		.cfi_endproc
 1683              	.LFE81:
 1685              		.section	.rodata.sendEnergyDelta.str1.4,"aMS",%progbits,1
 1686              		.align	2
 1687              	.LC6:
 1688 0000 3220252E 		.ascii	"2 %.1lf\000"
 1688      316C6600 
 1689              		.align	2
 1690              	.LC7:
 1691 0008 4572726F 		.ascii	"Error 3\000"
 1691      72203300 
 1692              		.align	2
 1693              	.LC8:
 1694 0010 3000     		.ascii	"0\000"
 1695              		.section	.text.sendEnergyDelta,"ax",%progbits
 1696              		.align	1
 1697              		.global	sendEnergyDelta
 1698              		.syntax unified
 1699              		.thumb
 1700              		.thumb_func
 1701              		.fpu softvfp
 1703              	sendEnergyDelta:
 1704              	.LFB84:
 864:Src/main.c    ****   // Get and calculate energy delta
 1705              		.loc 1 864 1 is_stmt 1 view -0
 1706              		.cfi_startproc
 1707              		@ args = 0, pretend = 0, frame = 48
 1708              		@ frame_needed = 0, uses_anonymous_args = 0
 1709 0000 00B5     		push	{lr}
 1710              	.LCFI36:
 1711              		.cfi_def_cfa_offset 4
 1712              		.cfi_offset 14, -4
 1713 0002 8FB0     		sub	sp, sp, #60
 1714              	.LCFI37:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 54


 1715              		.cfi_def_cfa_offset 64
 866:Src/main.c    **** 	double TotalEnergy = 0.0;
 1716              		.loc 1 866 3 view .LVU488
 867:Src/main.c    **** 
 1717              		.loc 1 867 2 view .LVU489
 1718              	.LVL78:
 869:Src/main.c    ****   TotalEnergy = atof(getRX);
 1719              		.loc 1 869 2 view .LVU490
 869:Src/main.c    ****   TotalEnergy = atof(getRX);
 1720              		.loc 1 869 10 is_stmt 0 view .LVU491
 1721 0004 0222     		movs	r2, #2
 1722 0006 40F60201 		movw	r1, #2050
 1723 000a 1348     		ldr	r0, .L92
 1724 000c FFF7FEFF 		bl	MBGetQuery
 1725              	.LVL79:
 870:Src/main.c    **** 
 1726              		.loc 1 870 3 is_stmt 1 view .LVU492
 870:Src/main.c    **** 
 1727              		.loc 1 870 17 is_stmt 0 view .LVU493
 1728 0010 FFF7FEFF 		bl	atof
 1729              	.LVL80:
 873:Src/main.c    ****   snprintf(commandToSend, sizeof commandToSend, "2 %.1lf", TotalEnergy);
 1730              		.loc 1 873 3 is_stmt 1 view .LVU494
 874:Src/main.c    **** 
 1731              		.loc 1 874 3 view .LVU495
 1732 0014 CDE90001 		strd	r0, [sp]
 1733 0018 104A     		ldr	r2, .L92+4
 1734 001a 1921     		movs	r1, #25
 1735 001c 07A8     		add	r0, sp, #28
 1736              	.LVL81:
 874:Src/main.c    **** 
 1737              		.loc 1 874 3 is_stmt 0 view .LVU496
 1738 001e FFF7FEFF 		bl	snprintf
 1739              	.LVL82:
 876:Src/main.c    ****   TxESP(&huart3, commandToSend, responseRx, 15);
 1740              		.loc 1 876 3 is_stmt 1 view .LVU497
 877:Src/main.c    ****   if(strcmp(responseRx, "Error 3") != 0 && strcmp(responseRx, "0") != 0) {
 1741              		.loc 1 877 3 view .LVU498
 1742 0022 0F23     		movs	r3, #15
 1743 0024 03AA     		add	r2, sp, #12
 1744 0026 07A9     		add	r1, sp, #28
 1745 0028 0D48     		ldr	r0, .L92+8
 1746 002a FFF7FEFF 		bl	TxESP
 1747              	.LVL83:
 878:Src/main.c    ****     DelException('3');
 1748              		.loc 1 878 3 view .LVU499
 878:Src/main.c    ****     DelException('3');
 1749              		.loc 1 878 6 is_stmt 0 view .LVU500
 1750 002e 0D49     		ldr	r1, .L92+12
 1751 0030 03A8     		add	r0, sp, #12
 1752 0032 FFF7FEFF 		bl	strcmp
 1753              	.LVL84:
 878:Src/main.c    ****     DelException('3');
 1754              		.loc 1 878 5 view .LVU501
 1755 0036 20B1     		cbz	r0, .L88
 878:Src/main.c    ****     DelException('3');
 1756              		.loc 1 878 44 discriminator 1 view .LVU502
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 55


 1757 0038 0B49     		ldr	r1, .L92+16
 1758 003a 03A8     		add	r0, sp, #12
 1759 003c FFF7FEFF 		bl	strcmp
 1760              	.LVL85:
 878:Src/main.c    ****     DelException('3');
 1761              		.loc 1 878 41 discriminator 1 view .LVU503
 1762 0040 28B9     		cbnz	r0, .L91
 1763              	.L88:
 881:Src/main.c    **** }
 1764              		.loc 1 881 5 is_stmt 1 view .LVU504
 1765 0042 3320     		movs	r0, #51
 1766 0044 FFF7FEFF 		bl	AddException
 1767              	.LVL86:
 1768              	.L87:
 882:Src/main.c    **** 
 1769              		.loc 1 882 1 is_stmt 0 view .LVU505
 1770 0048 0FB0     		add	sp, sp, #60
 1771              	.LCFI38:
 1772              		.cfi_remember_state
 1773              		.cfi_def_cfa_offset 4
 1774              		@ sp needed
 1775 004a 5DF804FB 		ldr	pc, [sp], #4
 1776              	.L91:
 1777              	.LCFI39:
 1778              		.cfi_restore_state
 879:Src/main.c    ****   } else
 1779              		.loc 1 879 5 is_stmt 1 view .LVU506
 1780 004e 3320     		movs	r0, #51
 1781 0050 FFF7FEFF 		bl	DelException
 1782              	.LVL87:
 1783 0054 F8E7     		b	.L87
 1784              	.L93:
 1785 0056 00BF     		.align	2
 1786              	.L92:
 1787 0058 00000000 		.word	huart1
 1788 005c 00000000 		.word	.LC6
 1789 0060 00000000 		.word	huart3
 1790 0064 08000000 		.word	.LC7
 1791 0068 10000000 		.word	.LC8
 1792              		.cfi_endproc
 1793              	.LFE84:
 1795              		.global	__aeabi_dadd
 1796              		.global	__aeabi_ddiv
 1797              		.section	.rodata.DataRequest.str1.4,"aMS",%progbits,1
 1798              		.align	2
 1799              	.LC9:
 1800 0000 252E316C 		.ascii	"%.1lf\000"
 1800      6600
 1801              		.section	.text.DataRequest,"ax",%progbits
 1802              		.align	1
 1803              		.global	DataRequest
 1804              		.syntax unified
 1805              		.thumb
 1806              		.thumb_func
 1807              		.fpu softvfp
 1809              	DataRequest:
 1810              	.LFB83:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 56


 822:Src/main.c    ****   char* getRX;
 1811              		.loc 1 822 1 view -0
 1812              		.cfi_startproc
 1813              		@ args = 0, pretend = 0, frame = 16
 1814              		@ frame_needed = 0, uses_anonymous_args = 0
 1815 0000 70B5     		push	{r4, r5, r6, lr}
 1816              	.LCFI40:
 1817              		.cfi_def_cfa_offset 16
 1818              		.cfi_offset 4, -16
 1819              		.cfi_offset 5, -12
 1820              		.cfi_offset 6, -8
 1821              		.cfi_offset 14, -4
 1822 0002 86B0     		sub	sp, sp, #24
 1823              	.LCFI41:
 1824              		.cfi_def_cfa_offset 40
 823:Src/main.c    **** 
 1825              		.loc 1 823 3 view .LVU508
 825:Src/main.c    **** 	{
 1826              		.loc 1 825 2 view .LVU509
 825:Src/main.c    **** 	{
 1827              		.loc 1 825 23 is_stmt 0 view .LVU510
 1828 0004 444B     		ldr	r3, .L106
 1829 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 825:Src/main.c    **** 	{
 1830              		.loc 1 825 4 view .LVU511
 1831 0008 4BB1     		cbz	r3, .L103
 833:Src/main.c    **** 		getRX = MBGetQuery(&huart1, 2052+(daysScroll*2), 2);
 1832              		.loc 1 833 8 is_stmt 1 view .LVU512
 833:Src/main.c    **** 		getRX = MBGetQuery(&huart1, 2052+(daysScroll*2), 2);
 1833              		.loc 1 833 10 is_stmt 0 view .LVU513
 1834 000a 012B     		cmp	r3, #1
 1835 000c 23D0     		beq	.L104
 843:Src/main.c    **** 	{
 1836              		.loc 1 843 8 is_stmt 1 view .LVU514
 843:Src/main.c    **** 	{
 1837              		.loc 1 843 10 is_stmt 0 view .LVU515
 1838 000e 022B     		cmp	r3, #2
 1839 0010 7ED0     		beq	.L105
 1840              	.L96:
 860:Src/main.c    **** }
 1841              		.loc 1 860 2 is_stmt 1 view .LVU516
 860:Src/main.c    **** }
 1842              		.loc 1 860 16 is_stmt 0 view .LVU517
 1843 0012 FFF7FEFF 		bl	HAL_GetTick
 1844              	.LVL88:
 860:Src/main.c    **** }
 1845              		.loc 1 860 14 view .LVU518
 1846 0016 414B     		ldr	r3, .L106+4
 1847 0018 1860     		str	r0, [r3]
 861:Src/main.c    **** 
 1848              		.loc 1 861 1 view .LVU519
 1849 001a 06B0     		add	sp, sp, #24
 1850              	.LCFI42:
 1851              		.cfi_remember_state
 1852              		.cfi_def_cfa_offset 16
 1853              		@ sp needed
 1854 001c 70BD     		pop	{r4, r5, r6, pc}
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 57


 1855              	.L103:
 1856              	.LCFI43:
 1857              		.cfi_restore_state
 827:Src/main.c    ****     if(strcmp(Data[selectedElemIndex], getRX) != 0)
 1858              		.loc 1 827 3 is_stmt 1 view .LVU520
 827:Src/main.c    ****     if(strcmp(Data[selectedElemIndex], getRX) != 0)
 1859              		.loc 1 827 12 is_stmt 0 view .LVU521
 1860 001e 0122     		movs	r2, #1
 1861 0020 40F60201 		movw	r1, #2050
 1862 0024 3E48     		ldr	r0, .L106+8
 1863 0026 FFF7FEFF 		bl	MBGetQuery
 1864              	.LVL89:
 1865 002a 0546     		mov	r5, r0
 1866              	.LVL90:
 828:Src/main.c    ****     {
 1867              		.loc 1 828 5 is_stmt 1 view .LVU522
 828:Src/main.c    ****     {
 1868              		.loc 1 828 19 is_stmt 0 view .LVU523
 1869 002c 3A4B     		ldr	r3, .L106
 1870 002e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1871 0030 03EB4302 		add	r2, r3, r3, lsl #1
 1872 0034 03EB8203 		add	r3, r3, r2, lsl #2
 1873 0038 3A4C     		ldr	r4, .L106+12
 1874 003a 1C44     		add	r4, r4, r3
 828:Src/main.c    ****     {
 1875              		.loc 1 828 8 view .LVU524
 1876 003c 0146     		mov	r1, r0
 1877 003e 2046     		mov	r0, r4
 1878              	.LVL91:
 828:Src/main.c    ****     {
 1879              		.loc 1 828 8 view .LVU525
 1880 0040 FFF7FEFF 		bl	strcmp
 1881              	.LVL92:
 828:Src/main.c    ****     {
 1882              		.loc 1 828 7 view .LVU526
 1883 0044 0028     		cmp	r0, #0
 1884 0046 E4D0     		beq	.L96
 830:Src/main.c    ****       RefreshLCD();
 1885              		.loc 1 830 7 is_stmt 1 view .LVU527
 1886 0048 2946     		mov	r1, r5
 1887 004a 2046     		mov	r0, r4
 1888 004c FFF7FEFF 		bl	strcpy
 1889              	.LVL93:
 831:Src/main.c    ****     }
 1890              		.loc 1 831 7 view .LVU528
 1891 0050 FFF7FEFF 		bl	RefreshLCD
 1892              	.LVL94:
 1893 0054 DDE7     		b	.L96
 1894              	.LVL95:
 1895              	.L104:
 834:Src/main.c    ****     if(strcmp(EnergyData[daysScroll], getRX) != 0)
 1896              		.loc 1 834 3 view .LVU529
 834:Src/main.c    ****     if(strcmp(EnergyData[daysScroll], getRX) != 0)
 1897              		.loc 1 834 35 is_stmt 0 view .LVU530
 1898 0056 344C     		ldr	r4, .L106+16
 1899 0058 2178     		ldrb	r1, [r4]	@ zero_extendqisi2
 1900 005a 01F20241 		addw	r1, r1, #1026
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 58


 834:Src/main.c    ****     if(strcmp(EnergyData[daysScroll], getRX) != 0)
 1901              		.loc 1 834 11 view .LVU531
 1902 005e 0222     		movs	r2, #2
 1903 0060 4900     		lsls	r1, r1, #1
 1904 0062 2F48     		ldr	r0, .L106+8
 1905 0064 FFF7FEFF 		bl	MBGetQuery
 1906              	.LVL96:
 1907 0068 0546     		mov	r5, r0
 1908              	.LVL97:
 835:Src/main.c    ****     {
 1909              		.loc 1 835 5 is_stmt 1 view .LVU532
 835:Src/main.c    ****     {
 1910              		.loc 1 835 25 is_stmt 0 view .LVU533
 1911 006a 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1912 006c 03EB4303 		add	r3, r3, r3, lsl #1
 1913 0070 2E4C     		ldr	r4, .L106+20
 1914 0072 04EB8304 		add	r4, r4, r3, lsl #2
 835:Src/main.c    ****     {
 1915              		.loc 1 835 8 view .LVU534
 1916 0076 0146     		mov	r1, r0
 1917 0078 2046     		mov	r0, r4
 1918              	.LVL98:
 835:Src/main.c    ****     {
 1919              		.loc 1 835 8 view .LVU535
 1920 007a FFF7FEFF 		bl	strcmp
 1921              	.LVL99:
 835:Src/main.c    ****     {
 1922              		.loc 1 835 7 view .LVU536
 1923 007e 0028     		cmp	r0, #0
 1924 0080 C7D0     		beq	.L96
 837:Src/main.c    ****       {
 1925              		.loc 1 837 7 is_stmt 1 view .LVU537
 837:Src/main.c    ****       {
 1926              		.loc 1 837 26 is_stmt 0 view .LVU538
 1927 0082 2B4B     		ldr	r3, .L106+24
 1928 0084 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 837:Src/main.c    ****       {
 1929              		.loc 1 837 9 view .LVU539
 1930 0086 012B     		cmp	r3, #1
 1931 0088 C3D0     		beq	.L96
 839:Src/main.c    ****         RefreshLCD();
 1932              		.loc 1 839 9 is_stmt 1 view .LVU540
 1933 008a 2946     		mov	r1, r5
 1934 008c 2046     		mov	r0, r4
 1935 008e FFF7FEFF 		bl	strcpy
 1936              	.LVL100:
 840:Src/main.c    ****       }
 1937              		.loc 1 840 9 view .LVU541
 1938 0092 FFF7FEFF 		bl	RefreshLCD
 1939              	.LVL101:
 1940 0096 BCE7     		b	.L96
 1941              	.LVL102:
 1942              	.L99:
 1943              	.LBB12:
 1944              	.LBB13:
 848:Src/main.c    ****       summ += atof(getRX); 	
 1945              		.loc 1 848 4 discriminator 3 view .LVU542
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 59


 848:Src/main.c    ****       summ += atof(getRX); 	
 1946              		.loc 1 848 36 is_stmt 0 discriminator 3 view .LVU543
 1947 0098 06F20241 		addw	r1, r6, #1026
 848:Src/main.c    ****       summ += atof(getRX); 	
 1948              		.loc 1 848 12 discriminator 3 view .LVU544
 1949 009c 4900     		lsls	r1, r1, #1
 1950 009e 89B2     		uxth	r1, r1
 1951 00a0 0222     		movs	r2, #2
 1952 00a2 1F48     		ldr	r0, .L106+8
 1953 00a4 FFF7FEFF 		bl	MBGetQuery
 1954              	.LVL103:
 849:Src/main.c    **** 		}
 1955              		.loc 1 849 7 is_stmt 1 discriminator 3 view .LVU545
 849:Src/main.c    **** 		}
 1956              		.loc 1 849 15 is_stmt 0 discriminator 3 view .LVU546
 1957 00a8 FFF7FEFF 		bl	atof
 1958              	.LVL104:
 849:Src/main.c    **** 		}
 1959              		.loc 1 849 15 discriminator 3 view .LVU547
 1960 00ac 0246     		mov	r2, r0
 1961 00ae 0B46     		mov	r3, r1
 849:Src/main.c    **** 		}
 1962              		.loc 1 849 12 discriminator 3 view .LVU548
 1963 00b0 2046     		mov	r0, r4
 1964 00b2 2946     		mov	r1, r5
 1965 00b4 FFF7FEFF 		bl	__aeabi_dadd
 1966              	.LVL105:
 1967 00b8 0446     		mov	r4, r0
 1968              	.LVL106:
 849:Src/main.c    **** 		}
 1969              		.loc 1 849 12 discriminator 3 view .LVU549
 1970 00ba 0D46     		mov	r5, r1
 1971              	.LVL107:
 846:Src/main.c    **** 		{
 1972              		.loc 1 846 21 is_stmt 1 discriminator 3 view .LVU550
 846:Src/main.c    **** 		{
 1973              		.loc 1 846 22 is_stmt 0 discriminator 3 view .LVU551
 1974 00bc 0136     		adds	r6, r6, #1
 1975              	.LVL108:
 1976              	.L98:
 846:Src/main.c    **** 		{
 1977              		.loc 1 846 16 is_stmt 1 discriminator 1 view .LVU552
 846:Src/main.c    **** 		{
 1978              		.loc 1 846 3 is_stmt 0 discriminator 1 view .LVU553
 1979 00be 062E     		cmp	r6, #6
 1980 00c0 EADD     		ble	.L99
 1981              	.LBE13:
 851:Src/main.c    ****     summ /= 7;
 1982              		.loc 1 851 3 is_stmt 1 view .LVU554
 851:Src/main.c    ****     summ /= 7;
 1983              		.loc 1 851 8 is_stmt 0 view .LVU555
 1984 00c2 0023     		movs	r3, #0
 1985 00c4 0393     		str	r3, [sp, #12]
 1986 00c6 0493     		str	r3, [sp, #16]
 1987 00c8 0593     		str	r3, [sp, #20]
 852:Src/main.c    **** 		snprintf(middVal, sizeof middVal, "%.1lf", summ);
 1988              		.loc 1 852 5 is_stmt 1 view .LVU556
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 60


 852:Src/main.c    **** 		snprintf(middVal, sizeof middVal, "%.1lf", summ);
 1989              		.loc 1 852 10 is_stmt 0 view .LVU557
 1990 00ca 0022     		movs	r2, #0
 1991 00cc 194B     		ldr	r3, .L106+28
 1992 00ce 2046     		mov	r0, r4
 1993 00d0 2946     		mov	r1, r5
 1994 00d2 FFF7FEFF 		bl	__aeabi_ddiv
 1995              	.LVL109:
 853:Src/main.c    ****     if(strcmp(Data[selectedElemIndex], middVal) != 0)
 1996              		.loc 1 853 3 is_stmt 1 view .LVU558
 1997 00d6 CDE90001 		strd	r0, [sp]
 1998 00da 174A     		ldr	r2, .L106+32
 1999 00dc 0C21     		movs	r1, #12
 2000 00de 0DEB0100 		add	r0, sp, r1
 2001              	.LVL110:
 853:Src/main.c    ****     if(strcmp(Data[selectedElemIndex], middVal) != 0)
 2002              		.loc 1 853 3 is_stmt 0 view .LVU559
 2003 00e2 FFF7FEFF 		bl	snprintf
 2004              	.LVL111:
 854:Src/main.c    ****     {
 2005              		.loc 1 854 5 is_stmt 1 view .LVU560
 854:Src/main.c    ****     {
 2006              		.loc 1 854 19 is_stmt 0 view .LVU561
 2007 00e6 0C4B     		ldr	r3, .L106
 2008 00e8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2009 00ea 03EB4302 		add	r2, r3, r3, lsl #1
 2010 00ee 03EB8203 		add	r3, r3, r2, lsl #2
 2011 00f2 0C4C     		ldr	r4, .L106+12
 2012 00f4 1C44     		add	r4, r4, r3
 854:Src/main.c    ****     {
 2013              		.loc 1 854 8 view .LVU562
 2014 00f6 03A9     		add	r1, sp, #12
 2015 00f8 2046     		mov	r0, r4
 2016 00fa FFF7FEFF 		bl	strcmp
 2017              	.LVL112:
 854:Src/main.c    ****     {
 2018              		.loc 1 854 7 view .LVU563
 2019 00fe 0028     		cmp	r0, #0
 2020 0100 87D0     		beq	.L96
 856:Src/main.c    ****       RefreshLCD();
 2021              		.loc 1 856 7 is_stmt 1 view .LVU564
 2022 0102 03A9     		add	r1, sp, #12
 2023 0104 2046     		mov	r0, r4
 2024 0106 FFF7FEFF 		bl	strcpy
 2025              	.LVL113:
 857:Src/main.c    ****     }
 2026              		.loc 1 857 7 view .LVU565
 2027 010a FFF7FEFF 		bl	RefreshLCD
 2028              	.LVL114:
 2029 010e 80E7     		b	.L96
 2030              	.LVL115:
 2031              	.L105:
 2032              	.LBB14:
 846:Src/main.c    **** 		{
 2033              		.loc 1 846 11 is_stmt 0 view .LVU566
 2034 0110 0026     		movs	r6, #0
 2035              	.LBE14:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 61


 845:Src/main.c    **** 		for(int i=0; i<7; i++)
 2036              		.loc 1 845 10 view .LVU567
 2037 0112 0024     		movs	r4, #0
 2038 0114 0025     		movs	r5, #0
 2039 0116 D2E7     		b	.L98
 2040              	.L107:
 2041              		.align	2
 2042              	.L106:
 2043 0118 00000000 		.word	.LANCHOR5
 2044 011c 00000000 		.word	lastReqTime
 2045 0120 00000000 		.word	huart1
 2046 0124 00000000 		.word	.LANCHOR7
 2047 0128 00000000 		.word	.LANCHOR2
 2048 012c 00000000 		.word	.LANCHOR3
 2049 0130 00000000 		.word	.LANCHOR9
 2050 0134 00001C40 		.word	1075576832
 2051 0138 00000000 		.word	.LC9
 2052              	.LBE12:
 2053              		.cfi_endproc
 2054              	.LFE83:
 2056              		.section	.text.RefreshLCDAnim,"ax",%progbits
 2057              		.align	1
 2058              		.global	RefreshLCDAnim
 2059              		.syntax unified
 2060              		.thumb
 2061              		.thumb_func
 2062              		.fpu softvfp
 2064              	RefreshLCDAnim:
 2065              	.LVL116:
 2066              	.LFB87:
 916:Src/main.c    **** 	uint8_t steps = 16;
 2067              		.loc 1 916 1 is_stmt 1 view -0
 2068              		.cfi_startproc
 2069              		@ args = 0, pretend = 0, frame = 16
 2070              		@ frame_needed = 0, uses_anonymous_args = 0
 916:Src/main.c    **** 	uint8_t steps = 16;
 2071              		.loc 1 916 1 is_stmt 0 view .LVU569
 2072 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2073              	.LCFI44:
 2074              		.cfi_def_cfa_offset 20
 2075              		.cfi_offset 4, -20
 2076              		.cfi_offset 5, -16
 2077              		.cfi_offset 6, -12
 2078              		.cfi_offset 7, -8
 2079              		.cfi_offset 14, -4
 2080 0002 85B0     		sub	sp, sp, #20
 2081              	.LCFI45:
 2082              		.cfi_def_cfa_offset 40
 2083 0004 0546     		mov	r5, r0
 917:Src/main.c    **** 	if(selectedElemIndex==2 && Left==1)
 2084              		.loc 1 917 2 is_stmt 1 view .LVU570
 2085              	.LVL117:
 918:Src/main.c    **** 	{
 2086              		.loc 1 918 2 view .LVU571
 918:Src/main.c    **** 	{
 2087              		.loc 1 918 22 is_stmt 0 view .LVU572
 2088 0006 2F4B     		ldr	r3, .L130
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 62


 2089 0008 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 918:Src/main.c    **** 	{
 2090              		.loc 1 918 4 view .LVU573
 2091 000a 022B     		cmp	r3, #2
 2092 000c 02D0     		beq	.L125
 917:Src/main.c    **** 	if(selectedElemIndex==2 && Left==1)
 2093              		.loc 1 917 10 view .LVU574
 2094 000e 1026     		movs	r6, #16
 2095              	.L109:
 2096              	.LVL118:
 922:Src/main.c    **** 	{
 2097              		.loc 1 922 2 is_stmt 1 view .LVU575
 2098              	.LBB15:
 922:Src/main.c    **** 	{
 2099              		.loc 1 922 6 view .LVU576
 922:Src/main.c    **** 	{
 2100              		.loc 1 922 10 is_stmt 0 view .LVU577
 2101 0010 0024     		movs	r4, #0
 922:Src/main.c    **** 	{
 2102              		.loc 1 922 2 view .LVU578
 2103 0012 0CE0     		b	.L110
 2104              	.LVL119:
 2105              	.L125:
 922:Src/main.c    **** 	{
 2106              		.loc 1 922 2 view .LVU579
 2107              	.LBE15:
 918:Src/main.c    **** 	{
 2108              		.loc 1 918 26 discriminator 1 view .LVU580
 2109 0014 0128     		cmp	r0, #1
 2110 0016 01D0     		beq	.L123
 917:Src/main.c    **** 	if(selectedElemIndex==2 && Left==1)
 2111              		.loc 1 917 10 view .LVU581
 2112 0018 1026     		movs	r6, #16
 2113 001a F9E7     		b	.L109
 2114              	.L123:
 920:Src/main.c    **** 	}
 2115              		.loc 1 920 9 view .LVU582
 2116 001c 1926     		movs	r6, #25
 2117 001e F7E7     		b	.L109
 2118              	.LVL120:
 2119              	.L127:
 2120              	.LBB16:
 926:Src/main.c    **** 		}else{
 2121              		.loc 1 926 4 is_stmt 1 view .LVU583
 2122 0020 FFF7FEFF 		bl	scrollDiaplayLeft
 2123              	.LVL121:
 2124 0024 0AE0     		b	.L112
 2125              	.L113:
 936:Src/main.c    **** 		}
 2126              		.loc 1 936 4 view .LVU584
 2127 0026 2820     		movs	r0, #40
 2128 0028 FFF7FEFF 		bl	HAL_Delay
 2129              	.LVL122:
 2130              	.L114:
 922:Src/main.c    **** 	{
 2131              		.loc 1 922 28 discriminator 2 view .LVU585
 922:Src/main.c    **** 	{
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 63


 2132              		.loc 1 922 29 is_stmt 0 discriminator 2 view .LVU586
 2133 002c 0134     		adds	r4, r4, #1
 2134              	.LVL123:
 2135              	.L110:
 922:Src/main.c    **** 	{
 2136              		.loc 1 922 17 is_stmt 1 discriminator 1 view .LVU587
 922:Src/main.c    **** 	{
 2137              		.loc 1 922 18 is_stmt 0 discriminator 1 view .LVU588
 2138 002e 3746     		mov	r7, r6
 922:Src/main.c    **** 	{
 2139              		.loc 1 922 2 discriminator 1 view .LVU589
 2140 0030 A642     		cmp	r6, r4
 2141 0032 08DD     		ble	.L126
 924:Src/main.c    **** 		{
 2142              		.loc 1 924 3 is_stmt 1 view .LVU590
 924:Src/main.c    **** 		{
 2143              		.loc 1 924 5 is_stmt 0 view .LVU591
 2144 0034 012D     		cmp	r5, #1
 2145 0036 F3D0     		beq	.L127
 928:Src/main.c    **** 		}
 2146              		.loc 1 928 4 is_stmt 1 view .LVU592
 2147 0038 FFF7FEFF 		bl	scrollDiaplayRight
 2148              	.LVL124:
 2149              	.L112:
 931:Src/main.c    **** 		{	
 2150              		.loc 1 931 3 view .LVU593
 931:Src/main.c    **** 		{	
 2151              		.loc 1 931 5 is_stmt 0 view .LVU594
 2152 003c 0F2C     		cmp	r4, #15
 2153 003e F2D1     		bne	.L113
 933:Src/main.c    **** 		}else
 2154              		.loc 1 933 4 is_stmt 1 view .LVU595
 2155 0040 FFF7FEFF 		bl	lcd_clear
 2156              	.LVL125:
 2157 0044 F2E7     		b	.L114
 2158              	.L126:
 933:Src/main.c    **** 		}else
 2159              		.loc 1 933 4 is_stmt 0 view .LVU596
 2160              	.LBE16:
 2161              	.LBB17:
 939:Src/main.c    **** 	{
 2162              		.loc 1 939 10 view .LVU597
 2163 0046 0024     		movs	r4, #0
 2164              	.LVL126:
 939:Src/main.c    **** 	{
 2165              		.loc 1 939 10 view .LVU598
 2166 0048 02E0     		b	.L116
 2167              	.LVL127:
 2168              	.L117:
 945:Src/main.c    **** 		}
 2169              		.loc 1 945 4 is_stmt 1 view .LVU599
 2170 004a FFF7FEFF 		bl	scrollDiaplayLeft
 2171              	.LVL128:
 2172              	.L118:
 939:Src/main.c    **** 	{
 2173              		.loc 1 939 27 discriminator 2 view .LVU600
 939:Src/main.c    **** 	{
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 64


 2174              		.loc 1 939 28 is_stmt 0 discriminator 2 view .LVU601
 2175 004e 0134     		adds	r4, r4, #1
 2176              	.LVL129:
 2177              	.L116:
 939:Src/main.c    **** 	{
 2178              		.loc 1 939 17 is_stmt 1 discriminator 1 view .LVU602
 939:Src/main.c    **** 	{
 2179              		.loc 1 939 2 is_stmt 0 discriminator 1 view .LVU603
 2180 0050 A742     		cmp	r7, r4
 2181 0052 04DD     		ble	.L128
 941:Src/main.c    **** 		{
 2182              		.loc 1 941 3 is_stmt 1 view .LVU604
 941:Src/main.c    **** 		{
 2183              		.loc 1 941 5 is_stmt 0 view .LVU605
 2184 0054 012D     		cmp	r5, #1
 2185 0056 F8D1     		bne	.L117
 943:Src/main.c    **** 		}else {
 2186              		.loc 1 943 4 is_stmt 1 view .LVU606
 2187 0058 FFF7FEFF 		bl	scrollDiaplayRight
 2188              	.LVL130:
 2189 005c F7E7     		b	.L118
 2190              	.L128:
 2191              	.LBE17:
 948:Src/main.c    **** 	lcd_put_cur(0,0);
 2192              		.loc 1 948 2 view .LVU607
 2193 005e C820     		movs	r0, #200
 2194 0060 FFF7FEFF 		bl	HAL_Delay
 2195              	.LVL131:
 949:Src/main.c    **** 	lcd_send_string(MenuElements[selectedElemIndex]);
 2196              		.loc 1 949 2 view .LVU608
 2197 0064 0021     		movs	r1, #0
 2198 0066 0846     		mov	r0, r1
 2199 0068 FFF7FEFF 		bl	lcd_put_cur
 2200              	.LVL132:
 950:Src/main.c    **** 	if(selectedElemIndex == 1)
 2201              		.loc 1 950 2 view .LVU609
 950:Src/main.c    **** 	if(selectedElemIndex == 1)
 2202              		.loc 1 950 30 is_stmt 0 view .LVU610
 2203 006c 154C     		ldr	r4, .L130
 2204              	.LVL133:
 950:Src/main.c    **** 	if(selectedElemIndex == 1)
 2205              		.loc 1 950 30 view .LVU611
 2206 006e 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 950:Src/main.c    **** 	if(selectedElemIndex == 1)
 2207              		.loc 1 950 2 view .LVU612
 2208 0070 154B     		ldr	r3, .L130+4
 2209 0072 03EB0010 		add	r0, r3, r0, lsl #4
 2210 0076 FFF7FEFF 		bl	lcd_send_string
 2211              	.LVL134:
 951:Src/main.c    **** 	{
 2212              		.loc 1 951 2 is_stmt 1 view .LVU613
 951:Src/main.c    **** 	{
 2213              		.loc 1 951 23 is_stmt 0 view .LVU614
 2214 007a 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 951:Src/main.c    **** 	{
 2215              		.loc 1 951 4 view .LVU615
 2216 007c 012B     		cmp	r3, #1
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 65


 2217 007e 1ED0     		beq	.L129
 2218              	.LBB18:
 956:Src/main.c    ****     char DataStr[16] = {0}; 
 2219              		.loc 1 956 3 is_stmt 1 view .LVU616
 2220 0080 0021     		movs	r1, #0
 2221 0082 0120     		movs	r0, #1
 2222 0084 FFF7FEFF 		bl	lcd_put_cur
 2223              	.LVL135:
 957:Src/main.c    **** 		strcpy(DataStr, Data[selectedElemIndex]);  
 2224              		.loc 1 957 5 view .LVU617
 957:Src/main.c    **** 		strcpy(DataStr, Data[selectedElemIndex]);  
 2225              		.loc 1 957 10 is_stmt 0 view .LVU618
 2226 0088 0023     		movs	r3, #0
 2227 008a 0093     		str	r3, [sp]
 2228 008c 0193     		str	r3, [sp, #4]
 2229 008e 0293     		str	r3, [sp, #8]
 2230 0090 0393     		str	r3, [sp, #12]
 958:Src/main.c    **** 		strcat(DataStr, ElementsUnits[selectedElemIndex]); 
 2231              		.loc 1 958 3 is_stmt 1 view .LVU619
 958:Src/main.c    **** 		strcat(DataStr, ElementsUnits[selectedElemIndex]); 
 2232              		.loc 1 958 23 is_stmt 0 view .LVU620
 2233 0092 0C4B     		ldr	r3, .L130
 2234 0094 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 2235 0096 01EB4104 		add	r4, r1, r1, lsl #1
 2236 009a 01EB8401 		add	r1, r1, r4, lsl #2
 958:Src/main.c    **** 		strcat(DataStr, ElementsUnits[selectedElemIndex]); 
 2237              		.loc 1 958 3 view .LVU621
 2238 009e 0B4B     		ldr	r3, .L130+8
 2239 00a0 1944     		add	r1, r1, r3
 2240 00a2 6846     		mov	r0, sp
 2241 00a4 FFF7FEFF 		bl	strcpy
 2242              	.LVL136:
 959:Src/main.c    **** 		lcd_send_string(DataStr);
 2243              		.loc 1 959 3 is_stmt 1 view .LVU622
 2244 00a8 0949     		ldr	r1, .L130+12
 2245 00aa 01EB4401 		add	r1, r1, r4, lsl #1
 2246 00ae 6846     		mov	r0, sp
 2247 00b0 FFF7FEFF 		bl	strcat
 2248              	.LVL137:
 960:Src/main.c    **** 	}
 2249              		.loc 1 960 3 view .LVU623
 2250 00b4 6846     		mov	r0, sp
 2251 00b6 FFF7FEFF 		bl	lcd_send_string
 2252              	.LVL138:
 2253              	.L108:
 2254              	.LBE18:
 963:Src/main.c    **** 
 2255              		.loc 1 963 1 is_stmt 0 view .LVU624
 2256 00ba 05B0     		add	sp, sp, #20
 2257              	.LCFI46:
 2258              		.cfi_remember_state
 2259              		.cfi_def_cfa_offset 20
 2260              		@ sp needed
 2261 00bc F0BD     		pop	{r4, r5, r6, r7, pc}
 2262              	.LVL139:
 2263              	.L129:
 2264              	.LCFI47:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 66


 2265              		.cfi_restore_state
 953:Src/main.c    **** 	}else
 2266              		.loc 1 953 3 is_stmt 1 view .LVU625
 2267 00be FFF7FEFF 		bl	DayChangeLCD
 2268              	.LVL140:
 2269 00c2 FAE7     		b	.L108
 2270              	.L131:
 2271              		.align	2
 2272              	.L130:
 2273 00c4 00000000 		.word	.LANCHOR5
 2274 00c8 00000000 		.word	.LANCHOR6
 2275 00cc 00000000 		.word	.LANCHOR7
 2276 00d0 00000000 		.word	.LANCHOR4
 2277              		.cfi_endproc
 2278              	.LFE87:
 2280              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 2281              		.align	2
 2282              	.LC10:
 2283 0000 44617461 		.ascii	"Data sent, Time: %u:%u\000"
 2283      2073656E 
 2283      742C2054 
 2283      696D653A 
 2283      2025753A 
 2284 0017 00       		.align	2
 2285              	.LC11:
 2286 0018 36642062 		.ascii	"6d bef:\000"
 2286      65663A00 
 2287              		.section	.text.main,"ax",%progbits
 2288              		.align	1
 2289              		.global	main
 2290              		.syntax unified
 2291              		.thumb
 2292              		.thumb_func
 2293              		.fpu softvfp
 2295              	main:
 2296              	.LFB68:
 112:Src/main.c    ****   /* USER CODE BEGIN 1 */
 2297              		.loc 1 112 1 view -0
 2298              		.cfi_startproc
 2299              		@ Volatile: function does not return.
 2300              		@ args = 0, pretend = 0, frame = 48
 2301              		@ frame_needed = 0, uses_anonymous_args = 0
 2302 0000 00B5     		push	{lr}
 2303              	.LCFI48:
 2304              		.cfi_def_cfa_offset 4
 2305              		.cfi_offset 14, -4
 2306 0002 91B0     		sub	sp, sp, #68
 2307              	.LCFI49:
 2308              		.cfi_def_cfa_offset 72
 120:Src/main.c    **** 
 2309              		.loc 1 120 3 view .LVU627
 2310 0004 FFF7FEFF 		bl	HAL_Init
 2311              	.LVL141:
 127:Src/main.c    **** 
 2312              		.loc 1 127 3 view .LVU628
 2313 0008 FFF7FEFF 		bl	SystemClock_Config
 2314              	.LVL142:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 67


 134:Src/main.c    ****   MX_I2C1_Init();
 2315              		.loc 1 134 3 view .LVU629
 2316 000c FFF7FEFF 		bl	MX_GPIO_Init
 2317              	.LVL143:
 135:Src/main.c    ****   MX_TIM2_Init();
 2318              		.loc 1 135 3 view .LVU630
 2319 0010 FFF7FEFF 		bl	MX_I2C1_Init
 2320              	.LVL144:
 136:Src/main.c    ****   MX_RTC_Init();
 2321              		.loc 1 136 3 view .LVU631
 2322 0014 FFF7FEFF 		bl	MX_TIM2_Init
 2323              	.LVL145:
 137:Src/main.c    ****   MX_TIM3_Init();
 2324              		.loc 1 137 3 view .LVU632
 2325 0018 FFF7FEFF 		bl	MX_RTC_Init
 2326              	.LVL146:
 138:Src/main.c    ****   MX_TIM4_Init();
 2327              		.loc 1 138 3 view .LVU633
 2328 001c FFF7FEFF 		bl	MX_TIM3_Init
 2329              	.LVL147:
 139:Src/main.c    ****   MX_USART1_UART_Init();
 2330              		.loc 1 139 3 view .LVU634
 2331 0020 FFF7FEFF 		bl	MX_TIM4_Init
 2332              	.LVL148:
 140:Src/main.c    ****   MX_USART3_UART_Init();
 2333              		.loc 1 140 3 view .LVU635
 2334 0024 FFF7FEFF 		bl	MX_USART1_UART_Init
 2335              	.LVL149:
 141:Src/main.c    ****   MX_USART2_UART_Init();
 2336              		.loc 1 141 3 view .LVU636
 2337 0028 FFF7FEFF 		bl	MX_USART3_UART_Init
 2338              	.LVL150:
 142:Src/main.c    ****   /* USER CODE BEGIN 2 */
 2339              		.loc 1 142 3 view .LVU637
 2340 002c FFF7FEFF 		bl	MX_USART2_UART_Init
 2341              	.LVL151:
 146:Src/main.c    **** 	HAL_Delay(1000);
 2342              		.loc 1 146 2 view .LVU638
 2343 0030 0421     		movs	r1, #4
 2344 0032 A748     		ldr	r0, .L159
 2345 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 2346              	.LVL152:
 147:Src/main.c    **** 
 2347              		.loc 1 147 2 view .LVU639
 2348 0038 4FF47A70 		mov	r0, #1000
 2349 003c FFF7FEFF 		bl	HAL_Delay
 2350              	.LVL153:
 150:Src/main.c    **** 	lcd_clear();
 2351              		.loc 1 150 2 view .LVU640
 2352 0040 FFF7FEFF 		bl	lcd_init
 2353              	.LVL154:
 151:Src/main.c    **** 	lcd_put_cur(0,0);
 2354              		.loc 1 151 2 view .LVU641
 2355 0044 FFF7FEFF 		bl	lcd_clear
 2356              	.LVL155:
 152:Src/main.c    **** 	lcd_send_string(MenuElements[selectedElemIndex]);
 2357              		.loc 1 152 2 view .LVU642
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 68


 2358 0048 0021     		movs	r1, #0
 2359 004a 0846     		mov	r0, r1
 2360 004c FFF7FEFF 		bl	lcd_put_cur
 2361              	.LVL156:
 153:Src/main.c    **** 	lcd_put_cur(1,0);
 2362              		.loc 1 153 2 view .LVU643
 153:Src/main.c    **** 	lcd_put_cur(1,0);
 2363              		.loc 1 153 30 is_stmt 0 view .LVU644
 2364 0050 A04C     		ldr	r4, .L159+4
 2365 0052 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 153:Src/main.c    **** 	lcd_put_cur(1,0);
 2366              		.loc 1 153 2 view .LVU645
 2367 0054 A04B     		ldr	r3, .L159+8
 2368 0056 03EB0010 		add	r0, r3, r0, lsl #4
 2369 005a FFF7FEFF 		bl	lcd_send_string
 2370              	.LVL157:
 154:Src/main.c    ****   char DataStr[16] = {0}; 
 2371              		.loc 1 154 2 is_stmt 1 view .LVU646
 2372 005e 0021     		movs	r1, #0
 2373 0060 0120     		movs	r0, #1
 2374 0062 FFF7FEFF 		bl	lcd_put_cur
 2375              	.LVL158:
 155:Src/main.c    **** 	strcpy(DataStr, Data[selectedElemIndex]);   
 2376              		.loc 1 155 3 view .LVU647
 155:Src/main.c    **** 	strcpy(DataStr, Data[selectedElemIndex]);   
 2377              		.loc 1 155 8 is_stmt 0 view .LVU648
 2378 0066 0023     		movs	r3, #0
 2379 0068 0C93     		str	r3, [sp, #48]
 2380 006a 0D93     		str	r3, [sp, #52]
 2381 006c 0E93     		str	r3, [sp, #56]
 2382 006e 0F93     		str	r3, [sp, #60]
 156:Src/main.c    **** 	strcat(DataStr, ElementsUnits[selectedElemIndex]); 
 2383              		.loc 1 156 2 is_stmt 1 view .LVU649
 156:Src/main.c    **** 	strcat(DataStr, ElementsUnits[selectedElemIndex]); 
 2384              		.loc 1 156 22 is_stmt 0 view .LVU650
 2385 0070 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 2386 0072 03EB4304 		add	r4, r3, r3, lsl #1
 2387 0076 03EB8403 		add	r3, r3, r4, lsl #2
 156:Src/main.c    **** 	strcat(DataStr, ElementsUnits[selectedElemIndex]); 
 2388              		.loc 1 156 2 view .LVU651
 2389 007a 9849     		ldr	r1, .L159+12
 2390 007c 1944     		add	r1, r1, r3
 2391 007e 0CA8     		add	r0, sp, #48
 2392 0080 FFF7FEFF 		bl	strcpy
 2393              	.LVL159:
 157:Src/main.c    **** 	lcd_send_string(DataStr);
 2394              		.loc 1 157 2 is_stmt 1 view .LVU652
 2395 0084 9649     		ldr	r1, .L159+16
 2396 0086 01EB4401 		add	r1, r1, r4, lsl #1
 2397 008a 0CA8     		add	r0, sp, #48
 2398 008c FFF7FEFF 		bl	strcat
 2399              	.LVL160:
 158:Src/main.c    **** 
 2400              		.loc 1 158 2 view .LVU653
 2401 0090 0CA8     		add	r0, sp, #48
 2402 0092 FFF7FEFF 		bl	lcd_send_string
 2403              	.LVL161:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 69


 161:Src/main.c    **** 
 2404              		.loc 1 161 2 view .LVU654
 2405 0096 9348     		ldr	r0, .L159+20
 2406 0098 FFF7FEFF 		bl	StartMB
 2407              	.LVL162:
 164:Src/main.c    ****   lastReqTime = lastInteractionTime;
 2408              		.loc 1 164 3 view .LVU655
 2409 009c FFF7FEFF 		bl	DataRequest
 2410              	.LVL163:
 165:Src/main.c    **** 	
 2411              		.loc 1 165 3 view .LVU656
 165:Src/main.c    **** 	
 2412              		.loc 1 165 15 is_stmt 0 view .LVU657
 2413 00a0 914C     		ldr	r4, .L159+24
 2414 00a2 2268     		ldr	r2, [r4]
 2415 00a4 914B     		ldr	r3, .L159+28
 2416 00a6 1A60     		str	r2, [r3]
 168:Src/main.c    ****   // char commandToSend[2] = "1";
 2417              		.loc 1 168 3 is_stmt 1 view .LVU658
 2418 00a8 914A     		ldr	r2, .L159+32
 2419 00aa 9249     		ldr	r1, .L159+36
 2420 00ac 9248     		ldr	r0, .L159+40
 2421 00ae FFF7FEFF 		bl	InitRealTime
 2422              	.LVL164:
 186:Src/main.c    **** 	
 2423              		.loc 1 186 2 view .LVU659
 186:Src/main.c    **** 	
 2424              		.loc 1 186 24 is_stmt 0 view .LVU660
 2425 00b2 FFF7FEFF 		bl	HAL_GetTick
 2426              	.LVL165:
 186:Src/main.c    **** 	
 2427              		.loc 1 186 22 view .LVU661
 2428 00b6 2060     		str	r0, [r4]
 2429 00b8 29E0     		b	.L149
 2430              	.L156:
 195:Src/main.c    **** 
 2431              		.loc 1 195 7 is_stmt 1 view .LVU662
 2432 00ba 0122     		movs	r2, #1
 2433 00bc 2021     		movs	r1, #32
 2434 00be 8F48     		ldr	r0, .L159+44
 2435 00c0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2436              	.LVL166:
 2437 00c4 27E0     		b	.L133
 2438              	.L135:
 201:Src/main.c    ****       {
 2439              		.loc 1 201 7 view .LVU663
 201:Src/main.c    ****       {
 2440              		.loc 1 201 18 is_stmt 0 view .LVU664
 2441 00c6 8A4B     		ldr	r3, .L159+32
 2442 00c8 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 201:Src/main.c    ****       {
 2443              		.loc 1 201 9 view .LVU665
 2444 00ca 322B     		cmp	r3, #50
 2445 00cc 03D8     		bhi	.L134
 201:Src/main.c    ****       {
 2446              		.loc 1 201 47 discriminator 1 view .LVU666
 2447 00ce 8C4B     		ldr	r3, .L159+48
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 70


 2448 00d0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 201:Src/main.c    ****       {
 2449              		.loc 1 201 31 discriminator 1 view .LVU667
 2450 00d2 9A42     		cmp	r2, r3
 2451 00d4 35D1     		bne	.L152
 2452              	.L134:
 212:Src/main.c    ****     if(scrollCount == 1)
 2453              		.loc 1 212 5 is_stmt 1 view .LVU668
 212:Src/main.c    ****     if(scrollCount == 1)
 2454              		.loc 1 212 19 is_stmt 0 view .LVU669
 2455 00d6 7E4B     		ldr	r3, .L159
 2456 00d8 1B68     		ldr	r3, [r3]
 2457 00da 5B6A     		ldr	r3, [r3, #36]
 212:Src/main.c    ****     if(scrollCount == 1)
 2458              		.loc 1 212 17 view .LVU670
 2459 00dc DBB2     		uxtb	r3, r3
 2460 00de 894A     		ldr	r2, .L159+52
 2461 00e0 1370     		strb	r3, [r2]
 213:Src/main.c    ****     {
 2462              		.loc 1 213 5 is_stmt 1 view .LVU671
 213:Src/main.c    ****     {
 2463              		.loc 1 213 7 is_stmt 0 view .LVU672
 2464 00e2 012B     		cmp	r3, #1
 2465 00e4 49D0     		beq	.L153
 2466              	.L136:
 282:Src/main.c    ****     {
 2467              		.loc 1 282 5 is_stmt 1 view .LVU673
 282:Src/main.c    ****     {
 2468              		.loc 1 282 8 is_stmt 0 view .LVU674
 2469 00e6 FFF7FEFF 		bl	HAL_GetTick
 2470              	.LVL167:
 282:Src/main.c    ****     {
 2471              		.loc 1 282 22 view .LVU675
 2472 00ea 804B     		ldr	r3, .L159+28
 2473 00ec 1B68     		ldr	r3, [r3]
 2474 00ee C01A     		subs	r0, r0, r3
 282:Src/main.c    ****     {
 2475              		.loc 1 282 7 view .LVU676
 2476 00f0 41F28833 		movw	r3, #5000
 2477 00f4 9842     		cmp	r0, r3
 2478 00f6 00F2D980 		bhi	.L154
 2479              	.L148:
 298:Src/main.c    ****     {
 2480              		.loc 1 298 5 is_stmt 1 view .LVU677
 298:Src/main.c    ****     {
 2481              		.loc 1 298 8 is_stmt 0 view .LVU678
 2482 00fa FFF7FEFF 		bl	HAL_GetTick
 2483              	.LVL168:
 298:Src/main.c    ****     {
 2484              		.loc 1 298 22 view .LVU679
 2485 00fe 7A4B     		ldr	r3, .L159+24
 2486 0100 1B68     		ldr	r3, [r3]
 2487 0102 C01A     		subs	r0, r0, r3
 298:Src/main.c    ****     {
 2488              		.loc 1 298 7 view .LVU680
 2489 0104 42F21073 		movw	r3, #10000
 2490 0108 9842     		cmp	r0, r3
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 71


 2491 010a 00F2D280 		bhi	.L155
 2492              	.L149:
 192:Src/main.c    ****   {	 
 2493              		.loc 1 192 3 is_stmt 1 view .LVU681
 194:Src/main.c    ****       HAL_GPIO_WritePin(GPIOA, Buzzer_Pin, GPIO_PIN_SET);
 2494              		.loc 1 194 5 view .LVU682
 194:Src/main.c    ****       HAL_GPIO_WritePin(GPIOA, Buzzer_Pin, GPIO_PIN_SET);
 2495              		.loc 1 194 21 is_stmt 0 view .LVU683
 2496 010e 7E4B     		ldr	r3, .L159+56
 2497 0110 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 194:Src/main.c    ****       HAL_GPIO_WritePin(GPIOA, Buzzer_Pin, GPIO_PIN_SET);
 2498              		.loc 1 194 7 view .LVU684
 2499 0112 002B     		cmp	r3, #0
 2500 0114 D1D1     		bne	.L156
 2501              	.L133:
 197:Src/main.c    **** 
 2502              		.loc 1 197 5 is_stmt 1 view .LVU685
 2503 0116 0022     		movs	r2, #0
 2504 0118 7549     		ldr	r1, .L159+32
 2505 011a 7648     		ldr	r0, .L159+36
 2506 011c FFF7FEFF 		bl	HAL_RTC_GetTime
 2507              	.LVL169:
 199:Src/main.c    ****     {
 2508              		.loc 1 199 5 view .LVU686
 199:Src/main.c    ****     {
 2509              		.loc 1 199 21 is_stmt 0 view .LVU687
 2510 0120 794B     		ldr	r3, .L159+56
 2511 0122 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 199:Src/main.c    ****     {
 2512              		.loc 1 199 7 view .LVU688
 2513 0124 002B     		cmp	r3, #0
 2514 0126 D6D1     		bne	.L134
 199:Src/main.c    ****     {
 2515              		.loc 1 199 39 discriminator 1 view .LVU689
 2516 0128 714B     		ldr	r3, .L159+32
 2517 012a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 199:Src/main.c    ****     {
 2518              		.loc 1 199 50 discriminator 1 view .LVU690
 2519 012c 531F     		subs	r3, r2, #5
 2520 012e DBB2     		uxtb	r3, r3
 199:Src/main.c    ****     {
 2521              		.loc 1 199 26 discriminator 1 view .LVU691
 2522 0130 112B     		cmp	r3, #17
 2523 0132 C8D9     		bls	.L135
 199:Src/main.c    ****     {
 2524              		.loc 1 199 75 discriminator 2 view .LVU692
 2525 0134 042A     		cmp	r2, #4
 2526 0136 CED1     		bne	.L134
 199:Src/main.c    ****     {
 2527              		.loc 1 199 110 discriminator 3 view .LVU693
 2528 0138 6D4B     		ldr	r3, .L159+32
 2529 013a 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 199:Src/main.c    ****     {
 2530              		.loc 1 199 99 discriminator 3 view .LVU694
 2531 013c 002B     		cmp	r3, #0
 2532 013e CAD0     		beq	.L134
 2533 0140 C1E7     		b	.L135
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 72


 2534              	.L152:
 2535              	.LBB19:
 203:Src/main.c    ****         lastSendHour = realTime.Hours;
 2536              		.loc 1 203 9 is_stmt 1 view .LVU695
 2537 0142 FFF7FEFF 		bl	sendEnergyDelta
 2538              	.LVL170:
 204:Src/main.c    ****         
 2539              		.loc 1 204 9 view .LVU696
 204:Src/main.c    ****         
 2540              		.loc 1 204 32 is_stmt 0 view .LVU697
 2541 0146 6A49     		ldr	r1, .L159+32
 2542 0148 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 204:Src/main.c    ****         
 2543              		.loc 1 204 22 view .LVU698
 2544 014a 6D4B     		ldr	r3, .L159+48
 2545 014c 1A70     		strb	r2, [r3]
 206:Src/main.c    ****         sprintf(mess, "Data sent, Time: %u:%u", realTime.Hours, realTime.Minutes);
 2546              		.loc 1 206 9 is_stmt 1 view .LVU699
 206:Src/main.c    ****         sprintf(mess, "Data sent, Time: %u:%u", realTime.Hours, realTime.Minutes);
 2547              		.loc 1 206 14 is_stmt 0 view .LVU700
 2548 014e 0023     		movs	r3, #0
 2549 0150 0593     		str	r3, [sp, #20]
 2550 0152 0693     		str	r3, [sp, #24]
 2551 0154 0793     		str	r3, [sp, #28]
 2552 0156 0893     		str	r3, [sp, #32]
 2553 0158 0993     		str	r3, [sp, #36]
 2554 015a 0A93     		str	r3, [sp, #40]
 2555 015c 8DF82C30 		strb	r3, [sp, #44]
 207:Src/main.c    ****         HAL_UART_Transmit(&huart2, (uint8_t *) mess, 25, 0xFFFF);
 2556              		.loc 1 207 9 is_stmt 1 view .LVU701
 2557 0160 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 2558 0162 6A49     		ldr	r1, .L159+60
 2559 0164 05A8     		add	r0, sp, #20
 2560 0166 FFF7FEFF 		bl	sprintf
 2561              	.LVL171:
 208:Src/main.c    ****       }
 2562              		.loc 1 208 9 view .LVU702
 2563 016a 4FF6FF73 		movw	r3, #65535
 2564 016e 1922     		movs	r2, #25
 2565 0170 05A9     		add	r1, sp, #20
 2566 0172 6748     		ldr	r0, .L159+64
 2567 0174 FFF7FEFF 		bl	HAL_UART_Transmit
 2568              	.LVL172:
 2569 0178 ADE7     		b	.L134
 2570              	.L153:
 2571              	.LBE19:
 215:Src/main.c    ****       if(buttonIsPressed != 1)
 2572              		.loc 1 215 7 view .LVU703
 215:Src/main.c    ****       if(buttonIsPressed != 1)
 2573              		.loc 1 215 29 is_stmt 0 view .LVU704
 2574 017a FFF7FEFF 		bl	HAL_GetTick
 2575              	.LVL173:
 215:Src/main.c    ****       if(buttonIsPressed != 1)
 2576              		.loc 1 215 27 view .LVU705
 2577 017e 5A4B     		ldr	r3, .L159+24
 2578 0180 1860     		str	r0, [r3]
 216:Src/main.c    ****       {
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 73


 2579              		.loc 1 216 7 is_stmt 1 view .LVU706
 216:Src/main.c    ****       {
 2580              		.loc 1 216 26 is_stmt 0 view .LVU707
 2581 0182 644B     		ldr	r3, .L159+68
 2582 0184 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 216:Src/main.c    ****       {
 2583              		.loc 1 216 9 view .LVU708
 2584 0186 012B     		cmp	r3, #1
 2585 0188 30D0     		beq	.L137
 218:Src/main.c    ****         {	
 2586              		.loc 1 218 9 is_stmt 1 view .LVU709
 218:Src/main.c    ****         {	
 2587              		.loc 1 218 12 is_stmt 0 view .LVU710
 2588 018a 514B     		ldr	r3, .L159
 2589 018c 1B68     		ldr	r3, [r3]
 2590 018e 1B68     		ldr	r3, [r3]
 218:Src/main.c    ****         {	
 2591              		.loc 1 218 11 view .LVU711
 2592 0190 13F0100F 		tst	r3, #16
 2593 0194 08D1     		bne	.L138
 220:Src/main.c    ****           {
 2594              		.loc 1 220 11 is_stmt 1 view .LVU712
 220:Src/main.c    ****           {
 2595              		.loc 1 220 32 is_stmt 0 view .LVU713
 2596 0196 4F4B     		ldr	r3, .L159+4
 2597 0198 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 220:Src/main.c    ****           {
 2598              		.loc 1 220 13 view .LVU714
 2599 019a FBB1     		cbz	r3, .L139
 222:Src/main.c    ****           }else {
 2600              		.loc 1 222 13 is_stmt 1 view .LVU715
 222:Src/main.c    ****           }else {
 2601              		.loc 1 222 30 is_stmt 0 view .LVU716
 2602 019c 013B     		subs	r3, r3, #1
 2603 019e 4D4A     		ldr	r2, .L159+4
 2604 01a0 1370     		strb	r3, [r2]
 2605              	.L140:
 226:Src/main.c    ****         }
 2606              		.loc 1 226 11 is_stmt 1 view .LVU717
 2607 01a2 0020     		movs	r0, #0
 2608 01a4 FFF7FEFF 		bl	RefreshLCDAnim
 2609              	.LVL174:
 2610              	.L138:
 228:Src/main.c    ****         {				
 2611              		.loc 1 228 9 view .LVU718
 228:Src/main.c    ****         {				
 2612              		.loc 1 228 12 is_stmt 0 view .LVU719
 2613 01a8 494B     		ldr	r3, .L159
 2614 01aa 1B68     		ldr	r3, [r3]
 2615 01ac 1B68     		ldr	r3, [r3]
 228:Src/main.c    ****         {				
 2616              		.loc 1 228 11 view .LVU720
 2617 01ae 13F0100F 		tst	r3, #16
 2618 01b2 09D0     		beq	.L141
 230:Src/main.c    ****           {
 2619              		.loc 1 230 11 is_stmt 1 view .LVU721
 230:Src/main.c    ****           {
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 74


 2620              		.loc 1 230 32 is_stmt 0 view .LVU722
 2621 01b4 474B     		ldr	r3, .L159+4
 2622 01b6 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 230:Src/main.c    ****           {
 2623              		.loc 1 230 13 view .LVU723
 2624 01b8 032B     		cmp	r3, #3
 2625 01ba 13D0     		beq	.L142
 232:Src/main.c    ****           }else {
 2626              		.loc 1 232 13 is_stmt 1 view .LVU724
 232:Src/main.c    ****           }else {
 2627              		.loc 1 232 30 is_stmt 0 view .LVU725
 2628 01bc 0133     		adds	r3, r3, #1
 2629 01be 454A     		ldr	r2, .L159+4
 2630 01c0 1370     		strb	r3, [r2]
 2631              	.L143:
 236:Src/main.c    ****           
 2632              		.loc 1 236 11 is_stmt 1 view .LVU726
 2633 01c2 0120     		movs	r0, #1
 2634 01c4 FFF7FEFF 		bl	RefreshLCDAnim
 2635              	.LVL175:
 2636              	.L141:
 277:Src/main.c    ****       __HAL_TIM_SET_COUNTER(&htim2, 0);
 2637              		.loc 1 277 7 view .LVU727
 2638 01c8 C820     		movs	r0, #200
 2639 01ca FFF7FEFF 		bl	HAL_Delay
 2640              	.LVL176:
 278:Src/main.c    ****       DataRequest();
 2641              		.loc 1 278 7 view .LVU728
 2642 01ce 404B     		ldr	r3, .L159
 2643 01d0 1B68     		ldr	r3, [r3]
 2644 01d2 0022     		movs	r2, #0
 2645 01d4 5A62     		str	r2, [r3, #36]
 279:Src/main.c    ****     }
 2646              		.loc 1 279 7 view .LVU729
 2647 01d6 FFF7FEFF 		bl	DataRequest
 2648              	.LVL177:
 2649 01da 84E7     		b	.L136
 2650              	.L139:
 224:Src/main.c    ****           }
 2651              		.loc 1 224 13 view .LVU730
 224:Src/main.c    ****           }
 2652              		.loc 1 224 31 is_stmt 0 view .LVU731
 2653 01dc 3D4B     		ldr	r3, .L159+4
 2654 01de 0322     		movs	r2, #3
 2655 01e0 1A70     		strb	r2, [r3]
 2656 01e2 DEE7     		b	.L140
 2657              	.L142:
 234:Src/main.c    ****           }
 2658              		.loc 1 234 13 is_stmt 1 view .LVU732
 234:Src/main.c    ****           }
 2659              		.loc 1 234 31 is_stmt 0 view .LVU733
 2660 01e4 3B4B     		ldr	r3, .L159+4
 2661 01e6 0022     		movs	r2, #0
 2662 01e8 1A70     		strb	r2, [r3]
 2663 01ea EAE7     		b	.L143
 2664              	.L137:
 241:Src/main.c    ****         if(((TIM2->CR1) & 0x10) == 0x00)
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 75


 2665              		.loc 1 241 9 is_stmt 1 view .LVU734
 2666 01ec 0721     		movs	r1, #7
 2667 01ee 0020     		movs	r0, #0
 2668 01f0 FFF7FEFF 		bl	lcd_put_cur
 2669              	.LVL178:
 242:Src/main.c    ****         {	
 2670              		.loc 1 242 9 view .LVU735
 242:Src/main.c    ****         {	
 2671              		.loc 1 242 18 is_stmt 0 view .LVU736
 2672 01f4 4FF08043 		mov	r3, #1073741824
 2673 01f8 1B68     		ldr	r3, [r3]
 242:Src/main.c    ****         {	
 2674              		.loc 1 242 11 view .LVU737
 2675 01fa 13F0100F 		tst	r3, #16
 2676 01fe 24D1     		bne	.L144
 244:Src/main.c    ****           {
 2677              		.loc 1 244 11 is_stmt 1 view .LVU738
 244:Src/main.c    ****           {
 2678              		.loc 1 244 29 is_stmt 0 view .LVU739
 2679 0200 454B     		ldr	r3, .L159+72
 2680 0202 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 244:Src/main.c    ****           {
 2681              		.loc 1 244 13 view .LVU740
 2682 0204 012B     		cmp	r3, #1
 2683 0206 08D8     		bhi	.L157
 251:Src/main.c    ****           {
 2684              		.loc 1 251 17 is_stmt 1 view .LVU741
 251:Src/main.c    ****           {
 2685              		.loc 1 251 19 is_stmt 0 view .LVU742
 2686 0208 012B     		cmp	r3, #1
 2687 020a 41D0     		beq	.L158
 257:Src/main.c    ****             lcd_send_string("6d bef:");	
 2688              		.loc 1 257 13 is_stmt 1 view .LVU743
 257:Src/main.c    ****             lcd_send_string("6d bef:");	
 2689              		.loc 1 257 24 is_stmt 0 view .LVU744
 2690 020c 424B     		ldr	r3, .L159+72
 2691 020e 0622     		movs	r2, #6
 2692 0210 1A70     		strb	r2, [r3]
 258:Src/main.c    ****           }
 2693              		.loc 1 258 13 is_stmt 1 view .LVU745
 2694 0212 4248     		ldr	r0, .L159+76
 2695 0214 FFF7FEFF 		bl	lcd_send_string
 2696              	.LVL179:
 2697 0218 17E0     		b	.L144
 2698              	.L157:
 2699              	.LBB20:
 246:Src/main.c    ****             char daysStr[7];
 2700              		.loc 1 246 13 view .LVU746
 246:Src/main.c    ****             char daysStr[7];
 2701              		.loc 1 246 23 is_stmt 0 view .LVU747
 2702 021a 013B     		subs	r3, r3, #1
 2703 021c DAB2     		uxtb	r2, r3
 2704 021e 3E4B     		ldr	r3, .L159+72
 2705 0220 1A70     		strb	r2, [r3]
 247:Src/main.c    ****             sprintf(daysStr, "%u", daysScroll); 
 2706              		.loc 1 247 13 is_stmt 1 view .LVU748
 248:Src/main.c    ****             strcat(daysStr, "d bef:");
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 76


 2707              		.loc 1 248 13 view .LVU749
 2708 0222 05AC     		add	r4, sp, #20
 2709 0224 3E49     		ldr	r1, .L159+80
 2710 0226 2046     		mov	r0, r4
 2711 0228 FFF7FEFF 		bl	sprintf
 2712              	.LVL180:
 249:Src/main.c    ****             lcd_send_string(daysStr);	
 2713              		.loc 1 249 13 view .LVU750
 2714 022c 2046     		mov	r0, r4
 2715 022e FFF7FEFF 		bl	strlen
 2716              	.LVL181:
 2717 0232 0346     		mov	r3, r0
 2718 0234 2118     		adds	r1, r4, r0
 2719 0236 3B4A     		ldr	r2, .L159+84
 2720 0238 1068     		ldr	r0, [r2]
 2721 023a E050     		str	r0, [r4, r3]	@ unaligned
 2722 023c 9088     		ldrh	r0, [r2, #4]	@ unaligned
 2723 023e 9379     		ldrb	r3, [r2, #6]	@ zero_extendqisi2
 2724 0240 8880     		strh	r0, [r1, #4]	@ unaligned
 2725 0242 8B71     		strb	r3, [r1, #6]
 250:Src/main.c    ****           }else if(daysScroll ==1)
 2726              		.loc 1 250 13 view .LVU751
 2727 0244 2046     		mov	r0, r4
 2728 0246 FFF7FEFF 		bl	lcd_send_string
 2729              	.LVL182:
 2730              	.L144:
 2731              	.LBE20:
 261:Src/main.c    ****         {
 2732              		.loc 1 261 9 view .LVU752
 261:Src/main.c    ****         {
 2733              		.loc 1 261 18 is_stmt 0 view .LVU753
 2734 024a 4FF08043 		mov	r3, #1073741824
 2735 024e 1B68     		ldr	r3, [r3]
 261:Src/main.c    ****         {
 2736              		.loc 1 261 11 view .LVU754
 2737 0250 13F0100F 		tst	r3, #16
 2738 0254 B8D0     		beq	.L141
 263:Src/main.c    ****           {
 2739              		.loc 1 263 11 is_stmt 1 view .LVU755
 263:Src/main.c    ****           {
 2740              		.loc 1 263 25 is_stmt 0 view .LVU756
 2741 0256 304B     		ldr	r3, .L159+72
 2742 0258 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 263:Src/main.c    ****           {
 2743              		.loc 1 263 13 view .LVU757
 2744 025a 062B     		cmp	r3, #6
 2745 025c 1FD0     		beq	.L147
 2746              	.LBB21:
 265:Src/main.c    ****             char daysStr[7];
 2747              		.loc 1 265 13 is_stmt 1 view .LVU758
 265:Src/main.c    ****             char daysStr[7];
 2748              		.loc 1 265 23 is_stmt 0 view .LVU759
 2749 025e 0133     		adds	r3, r3, #1
 2750 0260 DAB2     		uxtb	r2, r3
 2751 0262 2D4B     		ldr	r3, .L159+72
 2752 0264 1A70     		strb	r2, [r3]
 266:Src/main.c    ****             sprintf(daysStr, "%u", daysScroll); 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 77


 2753              		.loc 1 266 13 is_stmt 1 view .LVU760
 267:Src/main.c    ****             strcat(daysStr, "d bef:");
 2754              		.loc 1 267 13 view .LVU761
 2755 0266 05AC     		add	r4, sp, #20
 2756 0268 2D49     		ldr	r1, .L159+80
 2757 026a 2046     		mov	r0, r4
 2758 026c FFF7FEFF 		bl	sprintf
 2759              	.LVL183:
 268:Src/main.c    ****             lcd_send_string(daysStr);	
 2760              		.loc 1 268 13 view .LVU762
 2761 0270 2046     		mov	r0, r4
 2762 0272 FFF7FEFF 		bl	strlen
 2763              	.LVL184:
 2764 0276 0346     		mov	r3, r0
 2765 0278 2118     		adds	r1, r4, r0
 2766 027a 2A4A     		ldr	r2, .L159+84
 2767 027c 1068     		ldr	r0, [r2]
 2768 027e E050     		str	r0, [r4, r3]	@ unaligned
 2769 0280 9088     		ldrh	r0, [r2, #4]	@ unaligned
 2770 0282 9379     		ldrb	r3, [r2, #6]	@ zero_extendqisi2
 2771 0284 8880     		strh	r0, [r1, #4]	@ unaligned
 2772 0286 8B71     		strb	r3, [r1, #6]
 269:Src/main.c    ****           }else
 2773              		.loc 1 269 13 view .LVU763
 2774 0288 2046     		mov	r0, r4
 2775 028a FFF7FEFF 		bl	lcd_send_string
 2776              	.LVL185:
 2777              	.LBE21:
 2778 028e 9BE7     		b	.L141
 2779              	.L158:
 253:Src/main.c    ****             lcd_send_string("today: ");
 2780              		.loc 1 253 13 view .LVU764
 253:Src/main.c    ****             lcd_send_string("today: ");
 2781              		.loc 1 253 24 is_stmt 0 view .LVU765
 2782 0290 214B     		ldr	r3, .L159+72
 2783 0292 0022     		movs	r2, #0
 2784 0294 1A70     		strb	r2, [r3]
 254:Src/main.c    ****           }else
 2785              		.loc 1 254 13 is_stmt 1 view .LVU766
 2786 0296 2448     		ldr	r0, .L159+88
 2787 0298 FFF7FEFF 		bl	lcd_send_string
 2788              	.LVL186:
 2789 029c D5E7     		b	.L144
 2790              	.L147:
 272:Src/main.c    ****             lcd_send_string("today: ");
 2791              		.loc 1 272 13 view .LVU767
 272:Src/main.c    ****             lcd_send_string("today: ");
 2792              		.loc 1 272 24 is_stmt 0 view .LVU768
 2793 029e 1E4B     		ldr	r3, .L159+72
 2794 02a0 0022     		movs	r2, #0
 2795 02a2 1A70     		strb	r2, [r3]
 273:Src/main.c    ****           }
 2796              		.loc 1 273 13 is_stmt 1 view .LVU769
 2797 02a4 2048     		ldr	r0, .L159+88
 2798 02a6 FFF7FEFF 		bl	lcd_send_string
 2799              	.LVL187:
 2800 02aa 8DE7     		b	.L141
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 78


 2801              	.L154:
 284:Src/main.c    ****     }
 2802              		.loc 1 284 7 view .LVU770
 2803 02ac FFF7FEFF 		bl	DataRequest
 2804              	.LVL188:
 2805 02b0 23E7     		b	.L148
 2806              	.L155:
 300:Src/main.c    ****     }
 2807              		.loc 1 300 7 view .LVU771
 2808 02b2 174B     		ldr	r3, .L159+64
 2809 02b4 0393     		str	r3, [sp, #12]
 2810 02b6 0C4B     		ldr	r3, .L159+24
 2811 02b8 0293     		str	r3, [sp, #8]
 2812 02ba 164B     		ldr	r3, .L159+68
 2813 02bc 0193     		str	r3, [sp, #4]
 2814 02be 114B     		ldr	r3, .L159+52
 2815 02c0 0093     		str	r3, [sp]
 2816 02c2 044B     		ldr	r3, .L159+4
 2817 02c4 0C4A     		ldr	r2, .L159+40
 2818 02c6 0A49     		ldr	r1, .L159+32
 2819 02c8 0A48     		ldr	r0, .L159+36
 2820 02ca FFF7FEFF 		bl	sleepBegin
 2821              	.LVL189:
 2822 02ce 1EE7     		b	.L149
 2823              	.L160:
 2824              		.align	2
 2825              	.L159:
 2826 02d0 00000000 		.word	htim2
 2827 02d4 00000000 		.word	.LANCHOR5
 2828 02d8 00000000 		.word	.LANCHOR6
 2829 02dc 00000000 		.word	.LANCHOR7
 2830 02e0 00000000 		.word	.LANCHOR4
 2831 02e4 00000000 		.word	huart1
 2832 02e8 00000000 		.word	lastInteractionTime
 2833 02ec 00000000 		.word	lastReqTime
 2834 02f0 00000000 		.word	.LANCHOR10
 2835 02f4 00000000 		.word	hrtc
 2836 02f8 00000000 		.word	huart3
 2837 02fc 00080140 		.word	1073809408
 2838 0300 00000000 		.word	.LANCHOR11
 2839 0304 00000000 		.word	.LANCHOR12
 2840 0308 00000000 		.word	.LANCHOR1
 2841 030c 00000000 		.word	.LC10
 2842 0310 00000000 		.word	huart2
 2843 0314 00000000 		.word	.LANCHOR9
 2844 0318 00000000 		.word	.LANCHOR2
 2845 031c 18000000 		.word	.LC11
 2846 0320 00000000 		.word	.LC1
 2847 0324 04000000 		.word	.LC2
 2848 0328 0C000000 		.word	.LC3
 2849              		.cfi_endproc
 2850              	.LFE68:
 2852              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 2853              		.align	1
 2854              		.global	HAL_TIM_PeriodElapsedCallback
 2855              		.syntax unified
 2856              		.thumb
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 79


 2857              		.thumb_func
 2858              		.fpu softvfp
 2860              	HAL_TIM_PeriodElapsedCallback:
 2861              	.LVL190:
 2862              	.LFB89:
 983:Src/main.c    **** 
 984:Src/main.c    **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 985:Src/main.c    **** {
 2863              		.loc 1 985 1 view -0
 2864              		.cfi_startproc
 2865              		@ args = 0, pretend = 0, frame = 0
 2866              		@ frame_needed = 0, uses_anonymous_args = 0
 2867              		.loc 1 985 1 is_stmt 0 view .LVU773
 2868 0000 08B5     		push	{r3, lr}
 2869              	.LCFI50:
 2870              		.cfi_def_cfa_offset 8
 2871              		.cfi_offset 3, -8
 2872              		.cfi_offset 14, -4
 986:Src/main.c    **** 	if(htim->Instance == TIM2)
 2873              		.loc 1 986 2 is_stmt 1 view .LVU774
 2874              		.loc 1 986 9 is_stmt 0 view .LVU775
 2875 0002 0268     		ldr	r2, [r0]
 987:Src/main.c    **** 	{
 988:Src/main.c    **** 	
 989:Src/main.c    **** 	}
 2876              		.loc 1 989 2 is_stmt 1 view .LVU776
 990:Src/main.c    **** 	if(htim->Instance == TIM4) 
 2877              		.loc 1 990 2 view .LVU777
 2878              		.loc 1 990 4 is_stmt 0 view .LVU778
 2879 0004 094B     		ldr	r3, .L165
 2880 0006 9A42     		cmp	r2, r3
 2881 0008 00D0     		beq	.L164
 2882              	.LVL191:
 2883              	.L161:
 991:Src/main.c    **** 	{
 992:Src/main.c    **** 		HAL_TIM_Base_Stop_IT(&htim4); // ????????????? ??????
 993:Src/main.c    **** 		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_4);  // ??????? ??? EXTI_PR (??? ??????????)
 994:Src/main.c    **** 		NVIC_ClearPendingIRQ(EXTI4_IRQn); // ??????? ??? NVIC_ICPRx (??? ???????)
 995:Src/main.c    **** 		HAL_NVIC_EnableIRQ(EXTI4_IRQn);   // ???????? ??????? ??????????
 996:Src/main.c    **** 	}
 997:Src/main.c    **** }
 2884              		.loc 1 997 1 view .LVU779
 2885 000a 08BD     		pop	{r3, pc}
 2886              	.LVL192:
 2887              	.L164:
 992:Src/main.c    **** 		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_4);  // ??????? ??? EXTI_PR (??? ??????????)
 2888              		.loc 1 992 3 is_stmt 1 view .LVU780
 2889 000c 0848     		ldr	r0, .L165+4
 2890              	.LVL193:
 992:Src/main.c    **** 		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_4);  // ??????? ??? EXTI_PR (??? ??????????)
 2891              		.loc 1 992 3 is_stmt 0 view .LVU781
 2892 000e FFF7FEFF 		bl	HAL_TIM_Base_Stop_IT
 2893              	.LVL194:
 993:Src/main.c    **** 		NVIC_ClearPendingIRQ(EXTI4_IRQn); // ??????? ??? NVIC_ICPRx (??? ???????)
 2894              		.loc 1 993 3 is_stmt 1 view .LVU782
 2895 0012 084B     		ldr	r3, .L165+8
 2896 0014 1022     		movs	r2, #16
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 80


 2897 0016 5A61     		str	r2, [r3, #20]
 994:Src/main.c    **** 		HAL_NVIC_EnableIRQ(EXTI4_IRQn);   // ???????? ??????? ??????????
 2898              		.loc 1 994 3 view .LVU783
 2899              	.LVL195:
 2900              	.LBB22:
 2901              	.LBI22:
 2902              		.file 2 "Drivers/CMSIS/Include/core_cm3.h"
   1:Drivers/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm3.h **** /*
   8:Drivers/CMSIS/Include/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm3.h ****  *
  10:Drivers/CMSIS/Include/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm3.h ****  *
  12:Drivers/CMSIS/Include/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm3.h ****  *
  16:Drivers/CMSIS/Include/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm3.h ****  *
  18:Drivers/CMSIS/Include/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm3.h ****  */
  24:Drivers/CMSIS/Include/core_cm3.h **** 
  25:Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm3.h **** #endif
  30:Drivers/CMSIS/Include/core_cm3.h **** 
  31:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm3.h **** 
  34:Drivers/CMSIS/Include/core_cm3.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm3.h **** 
  36:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm3.h **** #endif
  39:Drivers/CMSIS/Include/core_cm3.h **** 
  40:Drivers/CMSIS/Include/core_cm3.h **** /**
  41:Drivers/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm3.h **** 
  44:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm3.h **** 
  47:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm3.h **** 
  50:Drivers/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 81


  51:Drivers/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm3.h ****  */
  53:Drivers/CMSIS/Include/core_cm3.h **** 
  54:Drivers/CMSIS/Include/core_cm3.h **** 
  55:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm3.h **** /**
  59:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  60:Drivers/CMSIS/Include/core_cm3.h ****   @{
  61:Drivers/CMSIS/Include/core_cm3.h ****  */
  62:Drivers/CMSIS/Include/core_cm3.h **** 
  63:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm3.h **** 
  65:Drivers/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm3.h **** 
  71:Drivers/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm3.h **** 
  73:Drivers/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm3.h **** */
  76:Drivers/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm3.h **** 
  78:Drivers/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm3.h **** 
  83:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm3.h **** 
  88:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm3.h **** 
  93:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm3.h **** 
  98:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm3.h **** 
 103:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 82


 108:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm3.h **** 
 113:Drivers/CMSIS/Include/core_cm3.h **** #endif
 114:Drivers/CMSIS/Include/core_cm3.h **** 
 115:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm3.h **** 
 117:Drivers/CMSIS/Include/core_cm3.h **** 
 118:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm3.h **** }
 120:Drivers/CMSIS/Include/core_cm3.h **** #endif
 121:Drivers/CMSIS/Include/core_cm3.h **** 
 122:Drivers/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm3.h **** 
 124:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm3.h **** 
 126:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm3.h **** 
 129:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm3.h **** #endif
 132:Drivers/CMSIS/Include/core_cm3.h **** 
 133:Drivers/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 136:Drivers/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm3.h **** 
 140:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm3.h **** 
 145:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 146:Drivers/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 147:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm3.h **** 
 150:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Drivers/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm3.h **** #endif
 155:Drivers/CMSIS/Include/core_cm3.h **** 
 156:Drivers/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Drivers/CMSIS/Include/core_cm3.h **** /**
 158:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Drivers/CMSIS/Include/core_cm3.h **** 
 160:Drivers/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Drivers/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Drivers/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Drivers/CMSIS/Include/core_cm3.h **** */
 164:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 83


 165:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Drivers/CMSIS/Include/core_cm3.h **** #else
 167:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Drivers/CMSIS/Include/core_cm3.h **** #endif
 169:Drivers/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Drivers/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Drivers/CMSIS/Include/core_cm3.h **** 
 172:Drivers/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
 173:Drivers/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Drivers/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Drivers/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:Drivers/CMSIS/Include/core_cm3.h **** 
 177:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Drivers/CMSIS/Include/core_cm3.h **** 
 179:Drivers/CMSIS/Include/core_cm3.h **** 
 180:Drivers/CMSIS/Include/core_cm3.h **** 
 181:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 182:Drivers/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 183:Drivers/CMSIS/Include/core_cm3.h ****   Core Register contain:
 184:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register
 185:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 186:Drivers/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 187:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 188:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 189:Drivers/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 190:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 191:Drivers/CMSIS/Include/core_cm3.h **** /**
 192:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Drivers/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Drivers/CMSIS/Include/core_cm3.h **** */
 195:Drivers/CMSIS/Include/core_cm3.h **** 
 196:Drivers/CMSIS/Include/core_cm3.h **** /**
 197:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 200:Drivers/CMSIS/Include/core_cm3.h ****   @{
 201:Drivers/CMSIS/Include/core_cm3.h ****  */
 202:Drivers/CMSIS/Include/core_cm3.h **** 
 203:Drivers/CMSIS/Include/core_cm3.h **** /**
 204:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 205:Drivers/CMSIS/Include/core_cm3.h ****  */
 206:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 207:Drivers/CMSIS/Include/core_cm3.h **** {
 208:Drivers/CMSIS/Include/core_cm3.h ****   struct
 209:Drivers/CMSIS/Include/core_cm3.h ****   {
 210:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Drivers/CMSIS/Include/core_cm3.h **** } APSR_Type;
 219:Drivers/CMSIS/Include/core_cm3.h **** 
 220:Drivers/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 221:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 84


 222:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm3.h **** 
 224:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm3.h **** 
 227:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm3.h **** 
 230:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm3.h **** 
 233:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm3.h **** 
 236:Drivers/CMSIS/Include/core_cm3.h **** 
 237:Drivers/CMSIS/Include/core_cm3.h **** /**
 238:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm3.h ****  */
 240:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm3.h **** {
 242:Drivers/CMSIS/Include/core_cm3.h ****   struct
 243:Drivers/CMSIS/Include/core_cm3.h ****   {
 244:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm3.h **** 
 250:Drivers/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm3.h **** 
 254:Drivers/CMSIS/Include/core_cm3.h **** 
 255:Drivers/CMSIS/Include/core_cm3.h **** /**
 256:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm3.h ****  */
 258:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm3.h **** {
 260:Drivers/CMSIS/Include/core_cm3.h ****   struct
 261:Drivers/CMSIS/Include/core_cm3.h ****   {
 262:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Drivers/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 276:Drivers/CMSIS/Include/core_cm3.h **** 
 277:Drivers/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 278:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 85


 279:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm3.h **** 
 281:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm3.h **** 
 284:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm3.h **** 
 287:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm3.h **** 
 290:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm3.h **** 
 293:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Drivers/CMSIS/Include/core_cm3.h **** 
 296:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Drivers/CMSIS/Include/core_cm3.h **** 
 299:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Drivers/CMSIS/Include/core_cm3.h **** 
 302:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Drivers/CMSIS/Include/core_cm3.h **** 
 305:Drivers/CMSIS/Include/core_cm3.h **** 
 306:Drivers/CMSIS/Include/core_cm3.h **** /**
 307:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Drivers/CMSIS/Include/core_cm3.h ****  */
 309:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 310:Drivers/CMSIS/Include/core_cm3.h **** {
 311:Drivers/CMSIS/Include/core_cm3.h ****   struct
 312:Drivers/CMSIS/Include/core_cm3.h ****   {
 313:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 317:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 318:Drivers/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 319:Drivers/CMSIS/Include/core_cm3.h **** 
 320:Drivers/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 321:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Drivers/CMSIS/Include/core_cm3.h **** 
 324:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Drivers/CMSIS/Include/core_cm3.h **** 
 327:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Drivers/CMSIS/Include/core_cm3.h **** 
 329:Drivers/CMSIS/Include/core_cm3.h **** 
 330:Drivers/CMSIS/Include/core_cm3.h **** /**
 331:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Drivers/CMSIS/Include/core_cm3.h ****   @{
 335:Drivers/CMSIS/Include/core_cm3.h ****  */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 86


 336:Drivers/CMSIS/Include/core_cm3.h **** 
 337:Drivers/CMSIS/Include/core_cm3.h **** /**
 338:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Drivers/CMSIS/Include/core_cm3.h ****  */
 340:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 341:Drivers/CMSIS/Include/core_cm3.h **** {
 342:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Drivers/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 356:Drivers/CMSIS/Include/core_cm3.h **** 
 357:Drivers/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Drivers/CMSIS/Include/core_cm3.h **** 
 361:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:Drivers/CMSIS/Include/core_cm3.h **** 
 363:Drivers/CMSIS/Include/core_cm3.h **** 
 364:Drivers/CMSIS/Include/core_cm3.h **** /**
 365:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:Drivers/CMSIS/Include/core_cm3.h ****   @{
 369:Drivers/CMSIS/Include/core_cm3.h ****  */
 370:Drivers/CMSIS/Include/core_cm3.h **** 
 371:Drivers/CMSIS/Include/core_cm3.h **** /**
 372:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Drivers/CMSIS/Include/core_cm3.h ****  */
 374:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 375:Drivers/CMSIS/Include/core_cm3.h **** {
 376:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 87


 393:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Drivers/CMSIS/Include/core_cm3.h **** } SCB_Type;
 398:Drivers/CMSIS/Include/core_cm3.h **** 
 399:Drivers/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm3.h **** 
 403:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm3.h **** 
 406:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm3.h **** 
 409:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm3.h **** 
 412:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm3.h **** 
 415:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Drivers/CMSIS/Include/core_cm3.h **** 
 419:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Drivers/CMSIS/Include/core_cm3.h **** 
 422:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm3.h **** 
 425:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm3.h **** 
 428:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm3.h **** 
 431:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 432:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm3.h **** 
 434:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm3.h **** 
 437:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Drivers/CMSIS/Include/core_cm3.h **** 
 440:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Drivers/CMSIS/Include/core_cm3.h **** 
 443:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Drivers/CMSIS/Include/core_cm3.h **** 
 446:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 88


 450:Drivers/CMSIS/Include/core_cm3.h **** 
 451:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm3.h **** #else
 454:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Drivers/CMSIS/Include/core_cm3.h **** #endif
 457:Drivers/CMSIS/Include/core_cm3.h **** 
 458:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:Drivers/CMSIS/Include/core_cm3.h **** 
 462:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Drivers/CMSIS/Include/core_cm3.h **** 
 465:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm3.h **** 
 468:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm3.h **** 
 471:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm3.h **** 
 474:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm3.h **** 
 477:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm3.h **** 
 480:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm3.h **** 
 484:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm3.h **** 
 487:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 488:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm3.h **** 
 490:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm3.h **** 
 494:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm3.h **** 
 497:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm3.h **** 
 500:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm3.h **** 
 503:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm3.h **** 
 506:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 89


 507:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm3.h **** 
 509:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm3.h **** 
 513:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm3.h **** 
 516:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm3.h **** 
 519:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm3.h **** 
 522:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm3.h **** 
 525:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm3.h **** 
 528:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm3.h **** 
 531:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm3.h **** 
 534:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm3.h **** 
 537:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm3.h **** 
 540:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm3.h **** 
 543:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm3.h **** 
 546:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm3.h **** 
 549:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm3.h **** 
 552:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm3.h **** 
 556:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm3.h **** 
 559:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm3.h **** 
 562:Drivers/CMSIS/Include/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 90


 564:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm3.h **** 
 566:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm3.h **** 
 569:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm3.h **** 
 572:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm3.h **** 
 575:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm3.h **** 
 578:Drivers/CMSIS/Include/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm3.h **** 
 582:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm3.h **** 
 585:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm3.h **** 
 588:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm3.h **** 
 591:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm3.h **** 
 594:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm3.h **** 
 597:Drivers/CMSIS/Include/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm3.h **** 
 601:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm3.h **** 
 604:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm3.h **** 
 607:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm3.h **** 
 610:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm3.h **** 
 613:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm3.h **** 
 616:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm3.h **** 
 620:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 91


 621:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm3.h **** 
 623:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm3.h **** 
 626:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm3.h **** 
 630:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm3.h **** 
 633:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm3.h **** 
 636:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm3.h **** 
 639:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm3.h **** 
 642:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Drivers/CMSIS/Include/core_cm3.h **** 
 644:Drivers/CMSIS/Include/core_cm3.h **** 
 645:Drivers/CMSIS/Include/core_cm3.h **** /**
 646:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Drivers/CMSIS/Include/core_cm3.h ****   @{
 650:Drivers/CMSIS/Include/core_cm3.h ****  */
 651:Drivers/CMSIS/Include/core_cm3.h **** 
 652:Drivers/CMSIS/Include/core_cm3.h **** /**
 653:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Drivers/CMSIS/Include/core_cm3.h ****  */
 655:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 656:Drivers/CMSIS/Include/core_cm3.h **** {
 657:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 659:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 660:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 661:Drivers/CMSIS/Include/core_cm3.h **** #else
 662:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Drivers/CMSIS/Include/core_cm3.h **** #endif
 664:Drivers/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 665:Drivers/CMSIS/Include/core_cm3.h **** 
 666:Drivers/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Drivers/CMSIS/Include/core_cm3.h **** 
 670:Drivers/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Drivers/CMSIS/Include/core_cm3.h **** 
 672:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Drivers/CMSIS/Include/core_cm3.h **** 
 675:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 92


 678:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Drivers/CMSIS/Include/core_cm3.h **** 
 681:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Drivers/CMSIS/Include/core_cm3.h **** 
 683:Drivers/CMSIS/Include/core_cm3.h **** 
 684:Drivers/CMSIS/Include/core_cm3.h **** /**
 685:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Drivers/CMSIS/Include/core_cm3.h ****   @{
 689:Drivers/CMSIS/Include/core_cm3.h ****  */
 690:Drivers/CMSIS/Include/core_cm3.h **** 
 691:Drivers/CMSIS/Include/core_cm3.h **** /**
 692:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Drivers/CMSIS/Include/core_cm3.h ****  */
 694:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 695:Drivers/CMSIS/Include/core_cm3.h **** {
 696:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Drivers/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 701:Drivers/CMSIS/Include/core_cm3.h **** 
 702:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:Drivers/CMSIS/Include/core_cm3.h **** 
 706:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Drivers/CMSIS/Include/core_cm3.h **** 
 709:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Drivers/CMSIS/Include/core_cm3.h **** 
 712:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Drivers/CMSIS/Include/core_cm3.h **** 
 715:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
 716:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 717:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 718:Drivers/CMSIS/Include/core_cm3.h **** 
 719:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Drivers/CMSIS/Include/core_cm3.h **** 
 723:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Drivers/CMSIS/Include/core_cm3.h **** 
 727:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Drivers/CMSIS/Include/core_cm3.h **** 
 730:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Drivers/CMSIS/Include/core_cm3.h **** 
 733:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 93


 735:Drivers/CMSIS/Include/core_cm3.h **** 
 736:Drivers/CMSIS/Include/core_cm3.h **** /**
 737:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/Include/core_cm3.h ****   @{
 741:Drivers/CMSIS/Include/core_cm3.h ****  */
 742:Drivers/CMSIS/Include/core_cm3.h **** 
 743:Drivers/CMSIS/Include/core_cm3.h **** /**
 744:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Drivers/CMSIS/Include/core_cm3.h ****  */
 746:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 747:Drivers/CMSIS/Include/core_cm3.h **** {
 748:Drivers/CMSIS/Include/core_cm3.h ****   __OM  union
 749:Drivers/CMSIS/Include/core_cm3.h ****   {
 750:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Drivers/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 773:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 774:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 775:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/Include/core_cm3.h **** } ITM_Type;
 781:Drivers/CMSIS/Include/core_cm3.h **** 
 782:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Drivers/CMSIS/Include/core_cm3.h **** 
 786:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Drivers/CMSIS/Include/core_cm3.h **** 
 790:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 94


 792:Drivers/CMSIS/Include/core_cm3.h **** 
 793:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Drivers/CMSIS/Include/core_cm3.h **** 
 796:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Drivers/CMSIS/Include/core_cm3.h **** 
 799:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Drivers/CMSIS/Include/core_cm3.h **** 
 802:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Drivers/CMSIS/Include/core_cm3.h **** 
 805:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Drivers/CMSIS/Include/core_cm3.h **** 
 808:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Drivers/CMSIS/Include/core_cm3.h **** 
 811:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:Drivers/CMSIS/Include/core_cm3.h **** 
 814:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Drivers/CMSIS/Include/core_cm3.h **** 
 818:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Drivers/CMSIS/Include/core_cm3.h **** 
 822:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Drivers/CMSIS/Include/core_cm3.h **** 
 826:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Drivers/CMSIS/Include/core_cm3.h **** 
 830:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 831:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 832:Drivers/CMSIS/Include/core_cm3.h **** 
 833:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm3.h **** 
 836:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Drivers/CMSIS/Include/core_cm3.h **** 
 838:Drivers/CMSIS/Include/core_cm3.h **** 
 839:Drivers/CMSIS/Include/core_cm3.h **** /**
 840:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/Include/core_cm3.h ****   @{
 844:Drivers/CMSIS/Include/core_cm3.h ****  */
 845:Drivers/CMSIS/Include/core_cm3.h **** 
 846:Drivers/CMSIS/Include/core_cm3.h **** /**
 847:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Drivers/CMSIS/Include/core_cm3.h ****  */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 95


 849:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 850:Drivers/CMSIS/Include/core_cm3.h **** {
 851:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Drivers/CMSIS/Include/core_cm3.h **** } DWT_Type;
 875:Drivers/CMSIS/Include/core_cm3.h **** 
 876:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 877:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Drivers/CMSIS/Include/core_cm3.h **** 
 880:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Drivers/CMSIS/Include/core_cm3.h **** 
 883:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Drivers/CMSIS/Include/core_cm3.h **** 
 886:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 887:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 888:Drivers/CMSIS/Include/core_cm3.h **** 
 889:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Drivers/CMSIS/Include/core_cm3.h **** 
 892:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Drivers/CMSIS/Include/core_cm3.h **** 
 895:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Drivers/CMSIS/Include/core_cm3.h **** 
 898:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Drivers/CMSIS/Include/core_cm3.h **** 
 901:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Drivers/CMSIS/Include/core_cm3.h **** 
 904:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 96


 906:Drivers/CMSIS/Include/core_cm3.h **** 
 907:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Drivers/CMSIS/Include/core_cm3.h **** 
 910:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Drivers/CMSIS/Include/core_cm3.h **** 
 913:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Drivers/CMSIS/Include/core_cm3.h **** 
 916:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Drivers/CMSIS/Include/core_cm3.h **** 
 919:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Drivers/CMSIS/Include/core_cm3.h **** 
 922:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Drivers/CMSIS/Include/core_cm3.h **** 
 925:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:Drivers/CMSIS/Include/core_cm3.h **** 
 928:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Drivers/CMSIS/Include/core_cm3.h **** 
 931:Drivers/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Drivers/CMSIS/Include/core_cm3.h **** 
 935:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:Drivers/CMSIS/Include/core_cm3.h **** 
 939:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Drivers/CMSIS/Include/core_cm3.h **** 
 943:Drivers/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
 944:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 945:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 946:Drivers/CMSIS/Include/core_cm3.h **** 
 947:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Drivers/CMSIS/Include/core_cm3.h **** 
 951:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Drivers/CMSIS/Include/core_cm3.h **** 
 955:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Drivers/CMSIS/Include/core_cm3.h **** 
 959:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Drivers/CMSIS/Include/core_cm3.h **** 
 962:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 97


 963:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Drivers/CMSIS/Include/core_cm3.h **** 
 965:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Drivers/CMSIS/Include/core_cm3.h **** 
 968:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Drivers/CMSIS/Include/core_cm3.h **** 
 971:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Drivers/CMSIS/Include/core_cm3.h **** 
 974:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Drivers/CMSIS/Include/core_cm3.h **** 
 977:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Drivers/CMSIS/Include/core_cm3.h **** 
 980:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Drivers/CMSIS/Include/core_cm3.h **** 
 983:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:Drivers/CMSIS/Include/core_cm3.h **** 
 985:Drivers/CMSIS/Include/core_cm3.h **** 
 986:Drivers/CMSIS/Include/core_cm3.h **** /**
 987:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:Drivers/CMSIS/Include/core_cm3.h ****   @{
 991:Drivers/CMSIS/Include/core_cm3.h ****  */
 992:Drivers/CMSIS/Include/core_cm3.h **** 
 993:Drivers/CMSIS/Include/core_cm3.h **** /**
 994:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:Drivers/CMSIS/Include/core_cm3.h ****  */
 996:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 997:Drivers/CMSIS/Include/core_cm3.h **** {
 998:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
1001:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1002:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
1003:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 98


1020:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Drivers/CMSIS/Include/core_cm3.h **** } TPI_Type;
1023:Drivers/CMSIS/Include/core_cm3.h **** 
1024:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Drivers/CMSIS/Include/core_cm3.h **** 
1028:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:Drivers/CMSIS/Include/core_cm3.h **** 
1032:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Drivers/CMSIS/Include/core_cm3.h **** 
1036:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/Include/core_cm3.h **** 
1039:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/Include/core_cm3.h **** 
1042:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Drivers/CMSIS/Include/core_cm3.h **** 
1045:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Drivers/CMSIS/Include/core_cm3.h **** 
1049:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Drivers/CMSIS/Include/core_cm3.h **** 
1052:Drivers/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Drivers/CMSIS/Include/core_cm3.h **** 
1056:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1058:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1059:Drivers/CMSIS/Include/core_cm3.h **** 
1060:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Drivers/CMSIS/Include/core_cm3.h **** 
1063:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Drivers/CMSIS/Include/core_cm3.h **** 
1066:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Drivers/CMSIS/Include/core_cm3.h **** 
1069:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Drivers/CMSIS/Include/core_cm3.h **** 
1072:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/Include/core_cm3.h **** 
1075:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 99


1077:Drivers/CMSIS/Include/core_cm3.h **** 
1078:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Drivers/CMSIS/Include/core_cm3.h **** 
1082:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Drivers/CMSIS/Include/core_cm3.h **** 
1085:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/Include/core_cm3.h **** 
1089:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/Include/core_cm3.h **** 
1092:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/Include/core_cm3.h **** 
1095:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/Include/core_cm3.h **** 
1098:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/Include/core_cm3.h **** 
1101:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/Include/core_cm3.h **** 
1104:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/Include/core_cm3.h **** 
1107:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Drivers/CMSIS/Include/core_cm3.h **** 
1111:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Drivers/CMSIS/Include/core_cm3.h **** 
1114:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1115:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1116:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1117:Drivers/CMSIS/Include/core_cm3.h **** 
1118:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Drivers/CMSIS/Include/core_cm3.h **** 
1122:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/Include/core_cm3.h **** 
1125:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Drivers/CMSIS/Include/core_cm3.h **** 
1128:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Drivers/CMSIS/Include/core_cm3.h **** 
1131:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 100


1134:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Drivers/CMSIS/Include/core_cm3.h **** 
1137:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/Include/core_cm3.h **** 
1141:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Drivers/CMSIS/Include/core_cm3.h **** 
1144:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:Drivers/CMSIS/Include/core_cm3.h **** 
1146:Drivers/CMSIS/Include/core_cm3.h **** 
1147:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Drivers/CMSIS/Include/core_cm3.h **** /**
1149:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Drivers/CMSIS/Include/core_cm3.h ****   @{
1153:Drivers/CMSIS/Include/core_cm3.h ****  */
1154:Drivers/CMSIS/Include/core_cm3.h **** 
1155:Drivers/CMSIS/Include/core_cm3.h **** /**
1156:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Drivers/CMSIS/Include/core_cm3.h ****  */
1158:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1159:Drivers/CMSIS/Include/core_cm3.h **** {
1160:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Drivers/CMSIS/Include/core_cm3.h **** } MPU_Type;
1172:Drivers/CMSIS/Include/core_cm3.h **** 
1173:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1174:Drivers/CMSIS/Include/core_cm3.h **** 
1175:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
1176:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Drivers/CMSIS/Include/core_cm3.h **** 
1179:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Drivers/CMSIS/Include/core_cm3.h **** 
1182:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Drivers/CMSIS/Include/core_cm3.h **** 
1185:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1186:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Drivers/CMSIS/Include/core_cm3.h **** 
1189:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 101


1191:Drivers/CMSIS/Include/core_cm3.h **** 
1192:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Drivers/CMSIS/Include/core_cm3.h **** 
1195:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Drivers/CMSIS/Include/core_cm3.h **** 
1199:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:Drivers/CMSIS/Include/core_cm3.h **** 
1203:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Drivers/CMSIS/Include/core_cm3.h **** 
1206:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Drivers/CMSIS/Include/core_cm3.h **** 
1209:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:Drivers/CMSIS/Include/core_cm3.h **** 
1213:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Drivers/CMSIS/Include/core_cm3.h **** 
1216:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:Drivers/CMSIS/Include/core_cm3.h **** 
1219:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Drivers/CMSIS/Include/core_cm3.h **** 
1222:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Drivers/CMSIS/Include/core_cm3.h **** 
1225:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Drivers/CMSIS/Include/core_cm3.h **** 
1228:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1229:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1230:Drivers/CMSIS/Include/core_cm3.h **** 
1231:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm3.h **** 
1234:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm3.h **** 
1237:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm3.h **** 
1240:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Drivers/CMSIS/Include/core_cm3.h **** #endif
1242:Drivers/CMSIS/Include/core_cm3.h **** 
1243:Drivers/CMSIS/Include/core_cm3.h **** 
1244:Drivers/CMSIS/Include/core_cm3.h **** /**
1245:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 102


1248:Drivers/CMSIS/Include/core_cm3.h ****   @{
1249:Drivers/CMSIS/Include/core_cm3.h ****  */
1250:Drivers/CMSIS/Include/core_cm3.h **** 
1251:Drivers/CMSIS/Include/core_cm3.h **** /**
1252:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Drivers/CMSIS/Include/core_cm3.h ****  */
1254:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1255:Drivers/CMSIS/Include/core_cm3.h **** {
1256:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Drivers/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1261:Drivers/CMSIS/Include/core_cm3.h **** 
1262:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Drivers/CMSIS/Include/core_cm3.h **** 
1266:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Drivers/CMSIS/Include/core_cm3.h **** 
1269:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Drivers/CMSIS/Include/core_cm3.h **** 
1272:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:Drivers/CMSIS/Include/core_cm3.h **** 
1275:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Drivers/CMSIS/Include/core_cm3.h **** 
1278:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:Drivers/CMSIS/Include/core_cm3.h **** 
1281:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Drivers/CMSIS/Include/core_cm3.h **** 
1284:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1286:Drivers/CMSIS/Include/core_cm3.h **** 
1287:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1288:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:Drivers/CMSIS/Include/core_cm3.h **** 
1290:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Drivers/CMSIS/Include/core_cm3.h **** 
1293:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Drivers/CMSIS/Include/core_cm3.h **** 
1296:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Drivers/CMSIS/Include/core_cm3.h **** 
1299:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Drivers/CMSIS/Include/core_cm3.h **** 
1303:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 103


1305:Drivers/CMSIS/Include/core_cm3.h **** 
1306:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Drivers/CMSIS/Include/core_cm3.h **** 
1310:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Drivers/CMSIS/Include/core_cm3.h **** 
1313:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Drivers/CMSIS/Include/core_cm3.h **** 
1316:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Drivers/CMSIS/Include/core_cm3.h **** 
1319:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Drivers/CMSIS/Include/core_cm3.h **** 
1322:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Drivers/CMSIS/Include/core_cm3.h **** 
1325:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Drivers/CMSIS/Include/core_cm3.h **** 
1328:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Drivers/CMSIS/Include/core_cm3.h **** 
1331:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Drivers/CMSIS/Include/core_cm3.h **** 
1334:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Drivers/CMSIS/Include/core_cm3.h **** 
1337:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Drivers/CMSIS/Include/core_cm3.h **** 
1340:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Drivers/CMSIS/Include/core_cm3.h **** 
1343:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1344:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1345:Drivers/CMSIS/Include/core_cm3.h **** 
1346:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Drivers/CMSIS/Include/core_cm3.h **** 
1348:Drivers/CMSIS/Include/core_cm3.h **** 
1349:Drivers/CMSIS/Include/core_cm3.h **** /**
1350:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Drivers/CMSIS/Include/core_cm3.h ****   @{
1354:Drivers/CMSIS/Include/core_cm3.h ****  */
1355:Drivers/CMSIS/Include/core_cm3.h **** 
1356:Drivers/CMSIS/Include/core_cm3.h **** /**
1357:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1361:Drivers/CMSIS/Include/core_cm3.h **** */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 104


1362:Drivers/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Drivers/CMSIS/Include/core_cm3.h **** 
1364:Drivers/CMSIS/Include/core_cm3.h **** /**
1365:Drivers/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Drivers/CMSIS/Include/core_cm3.h **** */
1370:Drivers/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Drivers/CMSIS/Include/core_cm3.h **** 
1372:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:Drivers/CMSIS/Include/core_cm3.h **** 
1374:Drivers/CMSIS/Include/core_cm3.h **** 
1375:Drivers/CMSIS/Include/core_cm3.h **** /**
1376:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Drivers/CMSIS/Include/core_cm3.h ****   @{
1380:Drivers/CMSIS/Include/core_cm3.h ****  */
1381:Drivers/CMSIS/Include/core_cm3.h **** 
1382:Drivers/CMSIS/Include/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:Drivers/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Drivers/CMSIS/Include/core_cm3.h **** 
1392:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Drivers/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Drivers/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Drivers/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Drivers/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1400:Drivers/CMSIS/Include/core_cm3.h **** 
1401:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1402:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Drivers/CMSIS/Include/core_cm3.h **** #endif
1405:Drivers/CMSIS/Include/core_cm3.h **** 
1406:Drivers/CMSIS/Include/core_cm3.h **** /*@} */
1407:Drivers/CMSIS/Include/core_cm3.h **** 
1408:Drivers/CMSIS/Include/core_cm3.h **** 
1409:Drivers/CMSIS/Include/core_cm3.h **** 
1410:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1411:Drivers/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Drivers/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1413:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1414:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1415:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1416:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1417:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1418:Drivers/CMSIS/Include/core_cm3.h **** /**
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 105


1419:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Drivers/CMSIS/Include/core_cm3.h **** */
1421:Drivers/CMSIS/Include/core_cm3.h **** 
1422:Drivers/CMSIS/Include/core_cm3.h **** 
1423:Drivers/CMSIS/Include/core_cm3.h **** 
1424:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Drivers/CMSIS/Include/core_cm3.h **** /**
1426:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Drivers/CMSIS/Include/core_cm3.h ****   @{
1430:Drivers/CMSIS/Include/core_cm3.h ****  */
1431:Drivers/CMSIS/Include/core_cm3.h **** 
1432:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Drivers/CMSIS/Include/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1436:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Drivers/CMSIS/Include/core_cm3.h **** #else
1438:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Drivers/CMSIS/Include/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:Drivers/CMSIS/Include/core_cm3.h **** 
1452:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Drivers/CMSIS/Include/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1456:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1457:Drivers/CMSIS/Include/core_cm3.h **** #else
1458:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1459:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:Drivers/CMSIS/Include/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Drivers/CMSIS/Include/core_cm3.h **** 
1462:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Drivers/CMSIS/Include/core_cm3.h **** 
1464:Drivers/CMSIS/Include/core_cm3.h **** 
1465:Drivers/CMSIS/Include/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Drivers/CMSIS/Include/core_cm3.h **** 
1470:Drivers/CMSIS/Include/core_cm3.h **** 
1471:Drivers/CMSIS/Include/core_cm3.h **** /**
1472:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1473:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Drivers/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Drivers/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 106


1476:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Drivers/CMSIS/Include/core_cm3.h ****  */
1480:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:Drivers/CMSIS/Include/core_cm3.h **** {
1482:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1483:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1484:Drivers/CMSIS/Include/core_cm3.h **** 
1485:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Drivers/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:Drivers/CMSIS/Include/core_cm3.h **** }
1492:Drivers/CMSIS/Include/core_cm3.h **** 
1493:Drivers/CMSIS/Include/core_cm3.h **** 
1494:Drivers/CMSIS/Include/core_cm3.h **** /**
1495:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1496:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:Drivers/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Drivers/CMSIS/Include/core_cm3.h ****  */
1499:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:Drivers/CMSIS/Include/core_cm3.h **** {
1501:Drivers/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1502:Drivers/CMSIS/Include/core_cm3.h **** }
1503:Drivers/CMSIS/Include/core_cm3.h **** 
1504:Drivers/CMSIS/Include/core_cm3.h **** 
1505:Drivers/CMSIS/Include/core_cm3.h **** /**
1506:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Enable Interrupt
1507:Drivers/CMSIS/Include/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1510:Drivers/CMSIS/Include/core_cm3.h ****  */
1511:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Drivers/CMSIS/Include/core_cm3.h **** {
1513:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1514:Drivers/CMSIS/Include/core_cm3.h ****   {
1515:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1516:Drivers/CMSIS/Include/core_cm3.h ****   }
1517:Drivers/CMSIS/Include/core_cm3.h **** }
1518:Drivers/CMSIS/Include/core_cm3.h **** 
1519:Drivers/CMSIS/Include/core_cm3.h **** 
1520:Drivers/CMSIS/Include/core_cm3.h **** /**
1521:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Enable status
1522:Drivers/CMSIS/Include/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1523:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1524:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt is not enabled.
1525:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt is enabled.
1526:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1527:Drivers/CMSIS/Include/core_cm3.h ****  */
1528:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1529:Drivers/CMSIS/Include/core_cm3.h **** {
1530:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1531:Drivers/CMSIS/Include/core_cm3.h ****   {
1532:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 107


1533:Drivers/CMSIS/Include/core_cm3.h ****   }
1534:Drivers/CMSIS/Include/core_cm3.h ****   else
1535:Drivers/CMSIS/Include/core_cm3.h ****   {
1536:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1537:Drivers/CMSIS/Include/core_cm3.h ****   }
1538:Drivers/CMSIS/Include/core_cm3.h **** }
1539:Drivers/CMSIS/Include/core_cm3.h **** 
1540:Drivers/CMSIS/Include/core_cm3.h **** 
1541:Drivers/CMSIS/Include/core_cm3.h **** /**
1542:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Disable Interrupt
1543:Drivers/CMSIS/Include/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1544:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1545:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1546:Drivers/CMSIS/Include/core_cm3.h ****  */
1547:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1548:Drivers/CMSIS/Include/core_cm3.h **** {
1549:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1550:Drivers/CMSIS/Include/core_cm3.h ****   {
1551:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1552:Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
1553:Drivers/CMSIS/Include/core_cm3.h ****     __ISB();
1554:Drivers/CMSIS/Include/core_cm3.h ****   }
1555:Drivers/CMSIS/Include/core_cm3.h **** }
1556:Drivers/CMSIS/Include/core_cm3.h **** 
1557:Drivers/CMSIS/Include/core_cm3.h **** 
1558:Drivers/CMSIS/Include/core_cm3.h **** /**
1559:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
1560:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1561:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1562:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1563:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1564:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1565:Drivers/CMSIS/Include/core_cm3.h ****  */
1566:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1567:Drivers/CMSIS/Include/core_cm3.h **** {
1568:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1569:Drivers/CMSIS/Include/core_cm3.h ****   {
1570:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1571:Drivers/CMSIS/Include/core_cm3.h ****   }
1572:Drivers/CMSIS/Include/core_cm3.h ****   else
1573:Drivers/CMSIS/Include/core_cm3.h ****   {
1574:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1575:Drivers/CMSIS/Include/core_cm3.h ****   }
1576:Drivers/CMSIS/Include/core_cm3.h **** }
1577:Drivers/CMSIS/Include/core_cm3.h **** 
1578:Drivers/CMSIS/Include/core_cm3.h **** 
1579:Drivers/CMSIS/Include/core_cm3.h **** /**
1580:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1581:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1582:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1583:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1584:Drivers/CMSIS/Include/core_cm3.h ****  */
1585:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1586:Drivers/CMSIS/Include/core_cm3.h **** {
1587:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1588:Drivers/CMSIS/Include/core_cm3.h ****   {
1589:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 108


1590:Drivers/CMSIS/Include/core_cm3.h ****   }
1591:Drivers/CMSIS/Include/core_cm3.h **** }
1592:Drivers/CMSIS/Include/core_cm3.h **** 
1593:Drivers/CMSIS/Include/core_cm3.h **** 
1594:Drivers/CMSIS/Include/core_cm3.h **** /**
1595:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1596:Drivers/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1597:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1598:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1599:Drivers/CMSIS/Include/core_cm3.h ****  */
1600:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 2903              		.loc 2 1600 22 view .LVU784
 2904              	.LBB23:
1601:Drivers/CMSIS/Include/core_cm3.h **** {
1602:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
 2905              		.loc 2 1602 3 view .LVU785
1603:Drivers/CMSIS/Include/core_cm3.h ****   {
1604:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 2906              		.loc 2 1604 5 view .LVU786
 2907              		.loc 2 1604 43 is_stmt 0 view .LVU787
 2908 0018 074B     		ldr	r3, .L165+12
 2909 001a 4FF48062 		mov	r2, #1024
 2910 001e C3F88021 		str	r2, [r3, #384]
 2911              	.LVL196:
 2912              		.loc 2 1604 43 view .LVU788
 2913              	.LBE23:
 2914              	.LBE22:
 995:Src/main.c    **** 	}
 2915              		.loc 1 995 3 is_stmt 1 view .LVU789
 2916 0022 0A20     		movs	r0, #10
 2917 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 2918              	.LVL197:
 2919              		.loc 1 997 1 is_stmt 0 view .LVU790
 2920 0028 EFE7     		b	.L161
 2921              	.L166:
 2922 002a 00BF     		.align	2
 2923              	.L165:
 2924 002c 00080040 		.word	1073743872
 2925 0030 00000000 		.word	htim4
 2926 0034 00040140 		.word	1073808384
 2927 0038 00E100E0 		.word	-536813312
 2928              		.cfi_endproc
 2929              	.LFE89:
 2931              		.section	.rodata.HAL_GPIO_EXTI_Callback.str1.4,"aMS",%progbits,1
 2932              		.align	2
 2933              	.LC12:
 2934 0000 3C00     		.ascii	"<\000"
 2935              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 2936              		.align	1
 2937              		.global	HAL_GPIO_EXTI_Callback
 2938              		.syntax unified
 2939              		.thumb
 2940              		.thumb_func
 2941              		.fpu softvfp
 2943              	HAL_GPIO_EXTI_Callback:
 2944              	.LVL198:
 2945              	.LFB90:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 109


 998:Src/main.c    **** 
 999:Src/main.c    **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
1000:Src/main.c    **** {
 2946              		.loc 1 1000 1 is_stmt 1 view -0
 2947              		.cfi_startproc
 2948              		@ args = 0, pretend = 0, frame = 0
 2949              		@ frame_needed = 0, uses_anonymous_args = 0
1001:Src/main.c    **** 	//Encoder button callback
1002:Src/main.c    ****   if(GPIO_Pin== GPIO_PIN_4) {
 2950              		.loc 1 1002 3 view .LVU792
 2951              		.loc 1 1002 5 is_stmt 0 view .LVU793
 2952 0000 1028     		cmp	r0, #16
 2953 0002 00D0     		beq	.L175
 2954 0004 7047     		bx	lr
 2955              	.L175:
1000:Src/main.c    **** 	//Encoder button callback
 2956              		.loc 1 1000 1 view .LVU794
 2957 0006 10B5     		push	{r4, lr}
 2958              	.LCFI51:
 2959              		.cfi_def_cfa_offset 8
 2960              		.cfi_offset 4, -8
 2961              		.cfi_offset 14, -4
1003:Src/main.c    **** 		//delayAlarm();
1004:Src/main.c    **** 		lastInteractionTime = HAL_GetTick();
 2962              		.loc 1 1004 3 is_stmt 1 view .LVU795
 2963              		.loc 1 1004 25 is_stmt 0 view .LVU796
 2964 0008 FFF7FEFF 		bl	HAL_GetTick
 2965              	.LVL199:
 2966              		.loc 1 1004 23 view .LVU797
 2967 000c 194B     		ldr	r3, .L177
 2968 000e 1860     		str	r0, [r3]
1005:Src/main.c    ****     HAL_NVIC_DisableIRQ(EXTI4_IRQn); 
 2969              		.loc 1 1005 5 is_stmt 1 view .LVU798
 2970 0010 0A20     		movs	r0, #10
 2971 0012 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 2972              	.LVL200:
1006:Src/main.c    ****     if(ExceptionNum == 0) {
 2973              		.loc 1 1006 5 view .LVU799
 2974              		.loc 1 1006 21 is_stmt 0 view .LVU800
 2975 0016 184B     		ldr	r3, .L177+4
 2976 0018 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2977              		.loc 1 1006 7 view .LVU801
 2978 001a 1BB1     		cbz	r3, .L176
 2979              	.L169:
1007:Src/main.c    ****       RefreshLCD();
1008:Src/main.c    ****       if(selectedElemIndex == 1)
1009:Src/main.c    ****       {
1010:Src/main.c    ****         if(buttonIsPressed == 0)
1011:Src/main.c    ****         {
1012:Src/main.c    ****           buttonIsPressed = 1;
1013:Src/main.c    ****           lcd_put_cur(0,15);
1014:Src/main.c    ****           lcd_send_string("<");
1015:Src/main.c    ****         }else{
1016:Src/main.c    ****           buttonIsPressed = 0;
1017:Src/main.c    ****           
1018:Src/main.c    ****           lcd_clear();
1019:Src/main.c    ****           lcd_put_cur(0,0);
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 110


1020:Src/main.c    ****           lcd_send_string(MenuElements[selectedElemIndex]);
1021:Src/main.c    ****           
1022:Src/main.c    ****           DayChangeLCD();
1023:Src/main.c    ****         }
1024:Src/main.c    ****       }
1025:Src/main.c    ****     }
1026:Src/main.c    **** 		HAL_TIM_Base_Start_IT(&htim4);
 2980              		.loc 1 1026 3 is_stmt 1 view .LVU802
 2981 001c 1748     		ldr	r0, .L177+8
 2982 001e FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 2983              	.LVL201:
1027:Src/main.c    ****   } 
1028:Src/main.c    **** }
 2984              		.loc 1 1028 1 is_stmt 0 view .LVU803
 2985 0022 10BD     		pop	{r4, pc}
 2986              	.L176:
1007:Src/main.c    ****       RefreshLCD();
 2987              		.loc 1 1007 7 is_stmt 1 view .LVU804
 2988 0024 FFF7FEFF 		bl	RefreshLCD
 2989              	.LVL202:
1008:Src/main.c    ****       {
 2990              		.loc 1 1008 7 view .LVU805
1008:Src/main.c    ****       {
 2991              		.loc 1 1008 28 is_stmt 0 view .LVU806
 2992 0028 154B     		ldr	r3, .L177+12
 2993 002a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
1008:Src/main.c    ****       {
 2994              		.loc 1 1008 9 view .LVU807
 2995 002c 012B     		cmp	r3, #1
 2996 002e F5D1     		bne	.L169
1010:Src/main.c    ****         {
 2997              		.loc 1 1010 9 is_stmt 1 view .LVU808
1010:Src/main.c    ****         {
 2998              		.loc 1 1010 28 is_stmt 0 view .LVU809
 2999 0030 144B     		ldr	r3, .L177+16
 3000 0032 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
1010:Src/main.c    ****         {
 3001              		.loc 1 1010 11 view .LVU810
 3002 0034 53B9     		cbnz	r3, .L170
1012:Src/main.c    ****           lcd_put_cur(0,15);
 3003              		.loc 1 1012 11 is_stmt 1 view .LVU811
1012:Src/main.c    ****           lcd_put_cur(0,15);
 3004              		.loc 1 1012 27 is_stmt 0 view .LVU812
 3005 0036 134B     		ldr	r3, .L177+16
 3006 0038 0122     		movs	r2, #1
 3007 003a 1A70     		strb	r2, [r3]
1013:Src/main.c    ****           lcd_send_string("<");
 3008              		.loc 1 1013 11 is_stmt 1 view .LVU813
 3009 003c 0F21     		movs	r1, #15
 3010 003e 0020     		movs	r0, #0
 3011 0040 FFF7FEFF 		bl	lcd_put_cur
 3012              	.LVL203:
1014:Src/main.c    ****         }else{
 3013              		.loc 1 1014 11 view .LVU814
 3014 0044 1048     		ldr	r0, .L177+20
 3015 0046 FFF7FEFF 		bl	lcd_send_string
 3016              	.LVL204:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 111


 3017 004a E7E7     		b	.L169
 3018              	.L170:
1016:Src/main.c    ****           
 3019              		.loc 1 1016 11 view .LVU815
1016:Src/main.c    ****           
 3020              		.loc 1 1016 27 is_stmt 0 view .LVU816
 3021 004c 0024     		movs	r4, #0
 3022 004e 0D4B     		ldr	r3, .L177+16
 3023 0050 1C70     		strb	r4, [r3]
1018:Src/main.c    ****           lcd_put_cur(0,0);
 3024              		.loc 1 1018 11 is_stmt 1 view .LVU817
 3025 0052 FFF7FEFF 		bl	lcd_clear
 3026              	.LVL205:
1019:Src/main.c    ****           lcd_send_string(MenuElements[selectedElemIndex]);
 3027              		.loc 1 1019 11 view .LVU818
 3028 0056 2146     		mov	r1, r4
 3029 0058 2046     		mov	r0, r4
 3030 005a FFF7FEFF 		bl	lcd_put_cur
 3031              	.LVL206:
1020:Src/main.c    ****           
 3032              		.loc 1 1020 11 view .LVU819
1020:Src/main.c    ****           
 3033              		.loc 1 1020 39 is_stmt 0 view .LVU820
 3034 005e 084B     		ldr	r3, .L177+12
 3035 0060 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
1020:Src/main.c    ****           
 3036              		.loc 1 1020 11 view .LVU821
 3037 0062 0A4B     		ldr	r3, .L177+24
 3038 0064 03EB0010 		add	r0, r3, r0, lsl #4
 3039 0068 FFF7FEFF 		bl	lcd_send_string
 3040              	.LVL207:
1022:Src/main.c    ****         }
 3041              		.loc 1 1022 11 is_stmt 1 view .LVU822
 3042 006c FFF7FEFF 		bl	DayChangeLCD
 3043              	.LVL208:
 3044 0070 D4E7     		b	.L169
 3045              	.L178:
 3046 0072 00BF     		.align	2
 3047              	.L177:
 3048 0074 00000000 		.word	lastInteractionTime
 3049 0078 00000000 		.word	.LANCHOR1
 3050 007c 00000000 		.word	htim4
 3051 0080 00000000 		.word	.LANCHOR5
 3052 0084 00000000 		.word	.LANCHOR9
 3053 0088 00000000 		.word	.LC12
 3054 008c 00000000 		.word	.LANCHOR6
 3055              		.cfi_endproc
 3056              	.LFE90:
 3058              		.section	.text.HAL_RTC_AlarmAEventCallback,"ax",%progbits
 3059              		.align	1
 3060              		.global	HAL_RTC_AlarmAEventCallback
 3061              		.syntax unified
 3062              		.thumb
 3063              		.thumb_func
 3064              		.fpu softvfp
 3066              	HAL_RTC_AlarmAEventCallback:
 3067              	.LVL209:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 112


 3068              	.LFB91:
1029:Src/main.c    **** 
1030:Src/main.c    **** void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
1031:Src/main.c    **** {
 3069              		.loc 1 1031 1 view -0
 3070              		.cfi_startproc
 3071              		@ args = 0, pretend = 0, frame = 0
 3072              		@ frame_needed = 0, uses_anonymous_args = 0
 3073              		@ link register save eliminated.
1032:Src/main.c    **** 
1033:Src/main.c    **** }
 3074              		.loc 1 1033 1 view .LVU824
 3075 0000 7047     		bx	lr
 3076              		.cfi_endproc
 3077              	.LFE91:
 3079              		.section	.text.Error_Handler,"ax",%progbits
 3080              		.align	1
 3081              		.global	Error_Handler
 3082              		.syntax unified
 3083              		.thumb
 3084              		.thumb_func
 3085              		.fpu softvfp
 3087              	Error_Handler:
 3088              	.LFB92:
1034:Src/main.c    **** 
1035:Src/main.c    **** 
1036:Src/main.c    **** /* USER CODE END 4 */
1037:Src/main.c    **** 
1038:Src/main.c    **** /**
1039:Src/main.c    ****   * @brief  This function is executed in case of error occurrence.
1040:Src/main.c    ****   * @retval None
1041:Src/main.c    ****   */
1042:Src/main.c    **** void Error_Handler(void)
1043:Src/main.c    **** {
 3089              		.loc 1 1043 1 view -0
 3090              		.cfi_startproc
 3091              		@ args = 0, pretend = 0, frame = 0
 3092              		@ frame_needed = 0, uses_anonymous_args = 0
 3093              		@ link register save eliminated.
1044:Src/main.c    ****   /* USER CODE BEGIN Error_Handler_Debug */
1045:Src/main.c    ****   /* User can add his own implementation to report the HAL error return state */
1046:Src/main.c    **** 
1047:Src/main.c    ****   /* USER CODE END Error_Handler_Debug */
1048:Src/main.c    **** }
 3094              		.loc 1 1048 1 view .LVU826
 3095 0000 7047     		bx	lr
 3096              		.cfi_endproc
 3097              	.LFE92:
 3099              		.global	scrollCount
 3100              		.global	daysScroll
 3101              		.global	buttonIsPressed
 3102              		.global	selectedElemIndex
 3103              		.global	ExceptionNum
 3104              		.global	ExceptionArr
 3105              		.global	EnergyData
 3106              		.global	Data
 3107              		.global	ElementsUnits
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 113


 3108              		.global	MenuElements
 3109              		.global	lastEnergy
 3110              		.global	interactionAbsenceMaxTime
 3111              		.comm	lastInteractionTime,4,4
 3112              		.comm	lastReqTime,4,4
 3113              		.global	lastSendHour
 3114              		.global	realDate
 3115              		.global	realTime
 3116              		.comm	huart3,64,4
 3117              		.comm	huart2,64,4
 3118              		.comm	huart1,64,4
 3119              		.comm	htim4,64,4
 3120              		.comm	htim3,64,4
 3121              		.comm	htim2,64,4
 3122              		.comm	hrtc,20,4
 3123              		.comm	hi2c1,84,4
 3124              		.section	.rodata
 3125              		.align	2
 3126              		.set	.LANCHOR8,. + 0
 3127              	.LC4:
 3128 0000 4572726F 		.ascii	"Error #\000"
 3128      72202300 
 3129 0008 0000     		.space	2
 3130              		.section	.bss.ExceptionArr,"aw",%nobits
 3131              		.align	2
 3132              		.set	.LANCHOR0,. + 0
 3135              	ExceptionArr:
 3136 0000 00000000 		.space	15
 3136      00000000 
 3136      00000000 
 3136      000000
 3137              		.section	.bss.ExceptionNum,"aw",%nobits
 3138              		.set	.LANCHOR1,. + 0
 3141              	ExceptionNum:
 3142 0000 00       		.space	1
 3143              		.section	.bss.buttonIsPressed,"aw",%nobits
 3144              		.set	.LANCHOR9,. + 0
 3147              	buttonIsPressed:
 3148 0000 00       		.space	1
 3149              		.section	.bss.daysScroll,"aw",%nobits
 3150              		.set	.LANCHOR2,. + 0
 3153              	daysScroll:
 3154 0000 00       		.space	1
 3155              		.section	.bss.lastEnergy,"aw",%nobits
 3156              		.align	3
 3159              	lastEnergy:
 3160 0000 00000000 		.space	8
 3160      00000000 
 3161              		.section	.bss.realDate,"aw",%nobits
 3162              		.align	2
 3165              	realDate:
 3166 0000 00000000 		.space	4
 3167              		.section	.bss.realTime,"aw",%nobits
 3168              		.align	2
 3169              		.set	.LANCHOR10,. + 0
 3172              	realTime:
 3173 0000 000000   		.space	3
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 114


 3174              		.section	.bss.scrollCount,"aw",%nobits
 3175              		.set	.LANCHOR12,. + 0
 3178              	scrollCount:
 3179 0000 00       		.space	1
 3180              		.section	.bss.selectedElemIndex,"aw",%nobits
 3181              		.set	.LANCHOR5,. + 0
 3184              	selectedElemIndex:
 3185 0000 00       		.space	1
 3186              		.section	.data.Data,"aw"
 3187              		.align	2
 3188              		.set	.LANCHOR7,. + 0
 3191              	Data:
 3192 0000 302E3000 		.ascii	"0.0\000"
 3193 0004 00000000 		.space	9
 3193      00000000 
 3193      00
 3194 000d 302E3000 		.ascii	"0.0\000"
 3195 0011 00000000 		.space	9
 3195      00000000 
 3195      00
 3196 001a 302E3000 		.ascii	"0.0\000"
 3197 001e 00000000 		.space	9
 3197      00000000 
 3197      00
 3198 0027 302E3000 		.ascii	"0.0\000"
 3199 002b 00000000 		.space	9
 3199      00000000 
 3199      00
 3200              		.section	.data.EnergyData,"aw"
 3201              		.align	2
 3202              		.set	.LANCHOR3,. + 0
 3205              	EnergyData:
 3206 0000 302E3000 		.ascii	"0.0\000"
 3207 0004 00000000 		.space	8
 3207      00000000 
 3208 000c 302E3000 		.ascii	"0.0\000"
 3209 0010 00000000 		.space	8
 3209      00000000 
 3210 0018 302E3000 		.ascii	"0.0\000"
 3211 001c 00000000 		.space	8
 3211      00000000 
 3212 0024 302E3000 		.ascii	"0.0\000"
 3213 0028 00000000 		.space	8
 3213      00000000 
 3214 0030 302E3000 		.ascii	"0.0\000"
 3215 0034 00000000 		.space	8
 3215      00000000 
 3216 003c 302E3000 		.ascii	"0.0\000"
 3217 0040 00000000 		.space	8
 3217      00000000 
 3218 0048 302E3000 		.ascii	"0.0\000"
 3219 004c 00000000 		.space	8
 3219      00000000 
 3220              		.section	.data.lastSendHour,"aw"
 3221              		.set	.LANCHOR11,. + 0
 3224              	lastSendHour:
 3225 0000 50       		.byte	80
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 115


 3226              		.section	.rodata.ElementsUnits,"a"
 3227              		.align	2
 3228              		.set	.LANCHOR4,. + 0
 3231              	ElementsUnits:
 3232 0000 204B5700 		.ascii	" KW\000"
 3233 0004 0000     		.space	2
 3234 0006 204B5768 		.ascii	" KWhr\000"
 3234      7200
 3235 000c 204B5768 		.ascii	" KWhr\000"
 3235      7200
 3236 0012 20553400 		.ascii	" U4\000"
 3237 0016 0000     		.space	2
 3238              		.section	.rodata.MenuElements,"a"
 3239              		.align	2
 3240              		.set	.LANCHOR6,. + 0
 3243              	MenuElements:
 3244 0000 4F757470 		.ascii	"Output Now:\000"
 3244      7574204E 
 3244      6F773A00 
 3245 000c 00000000 		.space	4
 3246 0010 456E6572 		.ascii	"Energy today:\000"
 3246      67792074 
 3246      6F646179 
 3246      3A00
 3247 001e 0000     		.space	2
 3248 0020 5765656B 		.ascii	"Week mid. value:"
 3248      206D6964 
 3248      2E207661 
 3248      6C75653A 
 3249 0030 456C656D 		.ascii	"Element 4\000"
 3249      656E7420 
 3249      3400
 3250 003a 00000000 		.space	6
 3250      0000
 3251              		.section	.rodata.interactionAbsenceMaxTime,"a"
 3252              		.align	2
 3255              	interactionAbsenceMaxTime:
 3256 0000 10270000 		.word	10000
 3257              		.text
 3258              	.Letext0:
 3259              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 3260              		.file 4 "c:\\users\\user\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgcc\\arm-none
 3261              		.file 5 "c:\\users\\user\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgcc\\arm-none
 3262              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 3263              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 3264              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 3265              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 3266              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 3267              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 3268              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 3269              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rtc.h"
 3270              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 3271              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 3272              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 3273              		.file 17 "c:\\users\\user\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgcc\\arm-non
 3274              		.file 18 "c:\\users\\user\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgcc\\arm-non
 3275              		.file 19 "c:\\users\\user\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgcc\\lib\\gc
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 116


 3276              		.file 20 "c:\\users\\user\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgcc\\arm-non
 3277              		.file 21 "c:\\users\\user\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgcc\\arm-non
 3278              		.file 22 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 3279              		.file 23 "Inc/i2c-lcd.h"
 3280              		.file 24 "c:\\users\\user\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgcc\\arm-non
 3281              		.file 25 "c:\\users\\user\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgcc\\arm-non
 3282              		.file 26 "Inc/ModbusRtu.h"
 3283              		.file 27 "Inc/ESPControl.h"
 3284              		.file 28 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 3285              		.file 29 "Inc/controllerSleep.h"
 3286              		.file 30 "<built-in>"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 117


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:16     .text.MX_GPIO_Init:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:23     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:249    .text.MX_GPIO_Init:000000000000010c $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:257    .text.MX_I2C1_Init:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:263    .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:315    .text.MX_I2C1_Init:0000000000000028 $d
                            *COM*:0000000000000054 hi2c1
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:322    .text.MX_TIM2_Init:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:328    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:424    .text.MX_TIM2_Init:0000000000000048 $d
                            *COM*:0000000000000040 htim2
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:429    .text.MX_RTC_Init:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:435    .text.MX_RTC_Init:0000000000000000 MX_RTC_Init
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:549    .text.MX_RTC_Init:0000000000000084 $d
                            *COM*:0000000000000014 hrtc
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:555    .text.MX_TIM3_Init:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:561    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:645    .text.MX_TIM3_Init:000000000000004c $d
                            *COM*:0000000000000040 htim3
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:651    .text.MX_TIM4_Init:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:657    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:741    .text.MX_TIM4_Init:0000000000000050 $d
                            *COM*:0000000000000040 htim4
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:747    .text.MX_USART1_UART_Init:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:753    .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:802    .text.MX_USART1_UART_Init:0000000000000024 $d
                            *COM*:0000000000000040 huart1
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:808    .text.MX_USART3_UART_Init:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:814    .text.MX_USART3_UART_Init:0000000000000000 MX_USART3_UART_Init
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:863    .text.MX_USART3_UART_Init:0000000000000024 $d
                            *COM*:0000000000000040 huart3
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:869    .text.MX_USART2_UART_Init:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:875    .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:924    .text.MX_USART2_UART_Init:0000000000000024 $d
                            *COM*:0000000000000040 huart2
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:930    .text.SystemClock_Config:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:937    .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1050   .text.ExceptionExists:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1057   .text.ExceptionExists:0000000000000000 ExceptionExists
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1104   .text.ExceptionExists:0000000000000018 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1109   .text.DelAllExceptions:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1116   .text.DelAllExceptions:0000000000000000 DelAllExceptions
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1171   .text.DelAllExceptions:0000000000000024 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1178   .rodata.LoadingScreen.str1.4:0000000000000000 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1182   .text.LoadingScreen:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1189   .text.LoadingScreen:0000000000000000 LoadingScreen
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1217   .text.LoadingScreen:0000000000000018 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1222   .rodata.DayChangeLCD.str1.4:0000000000000000 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1232   .text.DayChangeLCD:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1239   .text.DayChangeLCD:0000000000000000 DayChangeLCD
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1346   .text.DayChangeLCD:000000000000008c $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1357   .text.RefreshLCD:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1364   .text.RefreshLCD:0000000000000000 RefreshLCD
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1480   .text.RefreshLCD:0000000000000090 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1491   .rodata.AddException.str1.4:0000000000000000 $d
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 118


C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1495   .text.AddException:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1502   .text.AddException:0000000000000000 AddException
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1587   .text.AddException:0000000000000050 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1595   .text.DelException:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1602   .text.DelException:0000000000000000 DelException
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1679   .text.DelException:0000000000000040 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1686   .rodata.sendEnergyDelta.str1.4:0000000000000000 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1696   .text.sendEnergyDelta:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1703   .text.sendEnergyDelta:0000000000000000 sendEnergyDelta
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1787   .text.sendEnergyDelta:0000000000000058 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1798   .rodata.DataRequest.str1.4:0000000000000000 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1802   .text.DataRequest:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:1809   .text.DataRequest:0000000000000000 DataRequest
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:2043   .text.DataRequest:0000000000000118 $d
                            *COM*:0000000000000004 lastReqTime
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:2057   .text.RefreshLCDAnim:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:2064   .text.RefreshLCDAnim:0000000000000000 RefreshLCDAnim
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:2273   .text.RefreshLCDAnim:00000000000000c4 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:2281   .rodata.main.str1.4:0000000000000000 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:2288   .text.main:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:2295   .text.main:0000000000000000 main
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:2826   .text.main:00000000000002d0 $d
                            *COM*:0000000000000004 lastInteractionTime
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:2853   .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:2860   .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:2924   .text.HAL_TIM_PeriodElapsedCallback:000000000000002c $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:2932   .rodata.HAL_GPIO_EXTI_Callback.str1.4:0000000000000000 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:2936   .text.HAL_GPIO_EXTI_Callback:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:2943   .text.HAL_GPIO_EXTI_Callback:0000000000000000 HAL_GPIO_EXTI_Callback
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3048   .text.HAL_GPIO_EXTI_Callback:0000000000000074 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3059   .text.HAL_RTC_AlarmAEventCallback:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3066   .text.HAL_RTC_AlarmAEventCallback:0000000000000000 HAL_RTC_AlarmAEventCallback
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3080   .text.Error_Handler:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3087   .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3178   .bss.scrollCount:0000000000000000 scrollCount
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3153   .bss.daysScroll:0000000000000000 daysScroll
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3147   .bss.buttonIsPressed:0000000000000000 buttonIsPressed
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3184   .bss.selectedElemIndex:0000000000000000 selectedElemIndex
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3141   .bss.ExceptionNum:0000000000000000 ExceptionNum
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3135   .bss.ExceptionArr:0000000000000000 ExceptionArr
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3205   .data.EnergyData:0000000000000000 EnergyData
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3191   .data.Data:0000000000000000 Data
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3231   .rodata.ElementsUnits:0000000000000000 ElementsUnits
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3243   .rodata.MenuElements:0000000000000000 MenuElements
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3159   .bss.lastEnergy:0000000000000000 lastEnergy
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3255   .rodata.interactionAbsenceMaxTime:0000000000000000 interactionAbsenceMaxTime
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3224   .data.lastSendHour:0000000000000000 lastSendHour
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3165   .bss.realDate:0000000000000000 realDate
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3172   .bss.realTime:0000000000000000 realTime
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3125   .rodata:0000000000000000 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3131   .bss.ExceptionArr:0000000000000000 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3142   .bss.ExceptionNum:0000000000000000 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3148   .bss.buttonIsPressed:0000000000000000 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3154   .bss.daysScroll:0000000000000000 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3156   .bss.lastEnergy:0000000000000000 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3162   .bss.realDate:0000000000000000 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3168   .bss.realTime:0000000000000000 $d
ARM GAS  C:\Users\User\AppData\Local\Temp\ccYwsEjG.s 			page 119


C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3179   .bss.scrollCount:0000000000000000 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3185   .bss.selectedElemIndex:0000000000000000 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3187   .data.Data:0000000000000000 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3201   .data.EnergyData:0000000000000000 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3227   .rodata.ElementsUnits:0000000000000000 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3239   .rodata.MenuElements:0000000000000000 $d
C:\Users\User\AppData\Local\Temp\ccYwsEjG.s:3252   .rodata.interactionAbsenceMaxTime:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_I2C_Init
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_RTC_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
HAL_RTC_SetAlarm_IT
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_UART_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
lcd_clear
lcd_put_cur
lcd_send_string
sprintf
strlen
strcpy
strcat
HAL_UART_Transmit
MBGetQuery
atof
snprintf
TxESP
strcmp
__aeabi_dadd
__aeabi_ddiv
HAL_GetTick
scrollDiaplayLeft
HAL_Delay
scrollDiaplayRight
HAL_Init
HAL_TIM_Encoder_Start
lcd_init
StartMB
InitRealTime
HAL_RTC_GetTime
sleepBegin
HAL_TIM_Base_Stop_IT
HAL_NVIC_DisableIRQ
HAL_TIM_Base_Start_IT
