[path]
   base_reg=local, ../../base/reg
;

[rtl]
   design:
      top=al_n2w
   child:
      base_reg=rtl
   file:
      rtl/al_n2w.v
;