{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 22:17:43 2019 " "Info: Processing started: Sat Oct 05 22:17:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -240 16 184 -224 "clock" "" } } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register Instr_Reg:inst1\|Instr15_0\[7\] register Registrador:ULAOut\|Saida\[31\] 184.54 MHz 5.419 ns Internal " "Info: Clock \"clock\" has Internal fmax of 184.54 MHz between source register \"Instr_Reg:inst1\|Instr15_0\[7\]\" and destination register \"Registrador:ULAOut\|Saida\[31\]\" (period= 5.419 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.238 ns + Longest register register " "Info: + Longest register to register delay is 5.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:inst1\|Instr15_0\[7\] 1 REG LCFF_X30_Y18_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 2; REG Node = 'Instr_Reg:inst1\|Instr15_0\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr_Reg:inst1|Instr15_0[7] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.228 ns) 0.476 ns ULAsrcB:inst12\|Mux7~0 2 COMB LCCOMB_X30_Y18_N14 3 " "Info: 2: + IC(0.248 ns) + CELL(0.228 ns) = 0.476 ns; Loc. = LCCOMB_X30_Y18_N14; Fanout = 3; COMB Node = 'ULAsrcB:inst12\|Mux7~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.476 ns" { Instr_Reg:inst1|Instr15_0[7] ULAsrcB:inst12|Mux7~0 } "NODE_NAME" } } { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.272 ns) 1.009 ns Ula32:inst8\|carry_temp\[7\]~2 3 COMB LCCOMB_X30_Y18_N2 3 " "Info: 3: + IC(0.261 ns) + CELL(0.272 ns) = 1.009 ns; Loc. = LCCOMB_X30_Y18_N2; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[7\]~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.533 ns" { ULAsrcB:inst12|Mux7~0 Ula32:inst8|carry_temp[7]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.053 ns) 1.569 ns Ula32:inst8\|carry_temp\[9\]~3 4 COMB LCCOMB_X26_Y18_N26 3 " "Info: 4: + IC(0.507 ns) + CELL(0.053 ns) = 1.569 ns; Loc. = LCCOMB_X26_Y18_N26; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[9\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.560 ns" { Ula32:inst8|carry_temp[7]~2 Ula32:inst8|carry_temp[9]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 1.839 ns Ula32:inst8\|carry_temp\[11\]~4 5 COMB LCCOMB_X26_Y18_N4 3 " "Info: 5: + IC(0.217 ns) + CELL(0.053 ns) = 1.839 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[11\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:inst8|carry_temp[9]~3 Ula32:inst8|carry_temp[11]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 2.108 ns Ula32:inst8\|carry_temp\[13\]~5 6 COMB LCCOMB_X26_Y18_N30 4 " "Info: 6: + IC(0.216 ns) + CELL(0.053 ns) = 2.108 ns; Loc. = LCCOMB_X26_Y18_N30; Fanout = 4; COMB Node = 'Ula32:inst8\|carry_temp\[13\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:inst8|carry_temp[11]~4 Ula32:inst8|carry_temp[13]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 2.374 ns Ula32:inst8\|carry_temp\[17\]~7 7 COMB LCCOMB_X26_Y18_N14 3 " "Info: 7: + IC(0.213 ns) + CELL(0.053 ns) = 2.374 ns; Loc. = LCCOMB_X26_Y18_N14; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[17\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:inst8|carry_temp[13]~5 Ula32:inst8|carry_temp[17]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 2.642 ns Ula32:inst8\|carry_temp\[19\]~8 8 COMB LCCOMB_X26_Y18_N0 3 " "Info: 8: + IC(0.215 ns) + CELL(0.053 ns) = 2.642 ns; Loc. = LCCOMB_X26_Y18_N0; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[19\]~8'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst8|carry_temp[17]~7 Ula32:inst8|carry_temp[19]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 2.907 ns Ula32:inst8\|carry_temp\[21\]~9 9 COMB LCCOMB_X26_Y18_N16 3 " "Info: 9: + IC(0.212 ns) + CELL(0.053 ns) = 2.907 ns; Loc. = LCCOMB_X26_Y18_N16; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[21\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:inst8|carry_temp[19]~8 Ula32:inst8|carry_temp[21]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 3.173 ns Ula32:inst8\|carry_temp\[23\]~10 10 COMB LCCOMB_X26_Y18_N22 3 " "Info: 10: + IC(0.213 ns) + CELL(0.053 ns) = 3.173 ns; Loc. = LCCOMB_X26_Y18_N22; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[23\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:inst8|carry_temp[21]~9 Ula32:inst8|carry_temp[23]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.053 ns) 3.534 ns Ula32:inst8\|carry_temp\[25\]~11 11 COMB LCCOMB_X26_Y18_N8 3 " "Info: 11: + IC(0.308 ns) + CELL(0.053 ns) = 3.534 ns; Loc. = LCCOMB_X26_Y18_N8; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[25\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.361 ns" { Ula32:inst8|carry_temp[23]~10 Ula32:inst8|carry_temp[25]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.053 ns) 3.892 ns Ula32:inst8\|carry_temp\[27\]~12 12 COMB LCCOMB_X26_Y18_N10 3 " "Info: 12: + IC(0.305 ns) + CELL(0.053 ns) = 3.892 ns; Loc. = LCCOMB_X26_Y18_N10; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[27\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.358 ns" { Ula32:inst8|carry_temp[25]~11 Ula32:inst8|carry_temp[27]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 4.162 ns Ula32:inst8\|carry_temp\[29\]~13 13 COMB LCCOMB_X26_Y18_N20 2 " "Info: 13: + IC(0.217 ns) + CELL(0.053 ns) = 4.162 ns; Loc. = LCCOMB_X26_Y18_N20; Fanout = 2; COMB Node = 'Ula32:inst8\|carry_temp\[29\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:inst8|carry_temp[27]~12 Ula32:inst8|carry_temp[29]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 4.426 ns Ula32:inst8\|soma_temp\[31\] 14 COMB LCCOMB_X26_Y18_N18 3 " "Info: 14: + IC(0.211 ns) + CELL(0.053 ns) = 4.426 ns; Loc. = LCCOMB_X26_Y18_N18; Fanout = 3; COMB Node = 'Ula32:inst8\|soma_temp\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:inst8|carry_temp[29]~13 Ula32:inst8|soma_temp[31] } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.503 ns) + CELL(0.309 ns) 5.238 ns Registrador:ULAOut\|Saida\[31\] 15 REG LCFF_X23_Y18_N11 1 " "Info: 15: + IC(0.503 ns) + CELL(0.309 ns) = 5.238 ns; Loc. = LCFF_X23_Y18_N11; Fanout = 1; REG Node = 'Registrador:ULAOut\|Saida\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { Ula32:inst8|soma_temp[31] Registrador:ULAOut|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.392 ns ( 26.58 % ) " "Info: Total cell delay = 1.392 ns ( 26.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.846 ns ( 73.42 % ) " "Info: Total interconnect delay = 3.846 ns ( 73.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.238 ns" { Instr_Reg:inst1|Instr15_0[7] ULAsrcB:inst12|Mux7~0 Ula32:inst8|carry_temp[7]~2 Ula32:inst8|carry_temp[9]~3 Ula32:inst8|carry_temp[11]~4 Ula32:inst8|carry_temp[13]~5 Ula32:inst8|carry_temp[17]~7 Ula32:inst8|carry_temp[19]~8 Ula32:inst8|carry_temp[21]~9 Ula32:inst8|carry_temp[23]~10 Ula32:inst8|carry_temp[25]~11 Ula32:inst8|carry_temp[27]~12 Ula32:inst8|carry_temp[29]~13 Ula32:inst8|soma_temp[31] Registrador:ULAOut|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.238 ns" { Instr_Reg:inst1|Instr15_0[7] {} ULAsrcB:inst12|Mux7~0 {} Ula32:inst8|carry_temp[7]~2 {} Ula32:inst8|carry_temp[9]~3 {} Ula32:inst8|carry_temp[11]~4 {} Ula32:inst8|carry_temp[13]~5 {} Ula32:inst8|carry_temp[17]~7 {} Ula32:inst8|carry_temp[19]~8 {} Ula32:inst8|carry_temp[21]~9 {} Ula32:inst8|carry_temp[23]~10 {} Ula32:inst8|carry_temp[25]~11 {} Ula32:inst8|carry_temp[27]~12 {} Ula32:inst8|carry_temp[29]~13 {} Ula32:inst8|soma_temp[31] {} Registrador:ULAOut|Saida[31] {} } { 0.000ns 0.248ns 0.261ns 0.507ns 0.217ns 0.216ns 0.213ns 0.215ns 0.212ns 0.213ns 0.308ns 0.305ns 0.217ns 0.211ns 0.503ns } { 0.000ns 0.228ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.469 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -240 16 184 -224 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 231 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 231; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -240 16 184 -224 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns Registrador:ULAOut\|Saida\[31\] 3 REG LCFF_X23_Y18_N11 1 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X23_Y18_N11; Fanout = 1; REG Node = 'Registrador:ULAOut\|Saida\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.272 ns" { clock~clkctrl Registrador:ULAOut|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.469 ns" { clock clock~clkctrl Registrador:ULAOut|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.469 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:ULAOut|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.466 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -240 16 184 -224 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 231 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 231; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -240 16 184 -224 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.618 ns) 2.466 ns Instr_Reg:inst1\|Instr15_0\[7\] 3 REG LCFF_X30_Y18_N1 2 " "Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 2; REG Node = 'Instr_Reg:inst1\|Instr15_0\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.269 ns" { clock~clkctrl Instr_Reg:inst1|Instr15_0[7] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.69 % ) " "Info: Total cell delay = 1.472 ns ( 59.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 40.31 % ) " "Info: Total interconnect delay = 0.994 ns ( 40.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl Instr_Reg:inst1|Instr15_0[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst1|Instr15_0[7] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.469 ns" { clock clock~clkctrl Registrador:ULAOut|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.469 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:ULAOut|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl Instr_Reg:inst1|Instr15_0[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst1|Instr15_0[7] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.238 ns" { Instr_Reg:inst1|Instr15_0[7] ULAsrcB:inst12|Mux7~0 Ula32:inst8|carry_temp[7]~2 Ula32:inst8|carry_temp[9]~3 Ula32:inst8|carry_temp[11]~4 Ula32:inst8|carry_temp[13]~5 Ula32:inst8|carry_temp[17]~7 Ula32:inst8|carry_temp[19]~8 Ula32:inst8|carry_temp[21]~9 Ula32:inst8|carry_temp[23]~10 Ula32:inst8|carry_temp[25]~11 Ula32:inst8|carry_temp[27]~12 Ula32:inst8|carry_temp[29]~13 Ula32:inst8|soma_temp[31] Registrador:ULAOut|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.238 ns" { Instr_Reg:inst1|Instr15_0[7] {} ULAsrcB:inst12|Mux7~0 {} Ula32:inst8|carry_temp[7]~2 {} Ula32:inst8|carry_temp[9]~3 {} Ula32:inst8|carry_temp[11]~4 {} Ula32:inst8|carry_temp[13]~5 {} Ula32:inst8|carry_temp[17]~7 {} Ula32:inst8|carry_temp[19]~8 {} Ula32:inst8|carry_temp[21]~9 {} Ula32:inst8|carry_temp[23]~10 {} Ula32:inst8|carry_temp[25]~11 {} Ula32:inst8|carry_temp[27]~12 {} Ula32:inst8|carry_temp[29]~13 {} Ula32:inst8|soma_temp[31] {} Registrador:ULAOut|Saida[31] {} } { 0.000ns 0.248ns 0.261ns 0.507ns 0.217ns 0.216ns 0.213ns 0.215ns 0.212ns 0.213ns 0.308ns 0.305ns 0.217ns 0.211ns 0.503ns } { 0.000ns 0.228ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.469 ns" { clock clock~clkctrl Registrador:ULAOut|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.469 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:ULAOut|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl Instr_Reg:inst1|Instr15_0[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst1|Instr15_0[7] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock ULAOutput\[26\] Instr_Reg:inst1\|Instr15_0\[7\] 11.717 ns register " "Info: tco from clock \"clock\" to destination pin \"ULAOutput\[26\]\" through register \"Instr_Reg:inst1\|Instr15_0\[7\]\" is 11.717 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.466 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -240 16 184 -224 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 231 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 231; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { -240 16 184 -224 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.618 ns) 2.466 ns Instr_Reg:inst1\|Instr15_0\[7\] 3 REG LCFF_X30_Y18_N1 2 " "Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 2; REG Node = 'Instr_Reg:inst1\|Instr15_0\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.269 ns" { clock~clkctrl Instr_Reg:inst1|Instr15_0[7] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.69 % ) " "Info: Total cell delay = 1.472 ns ( 59.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 40.31 % ) " "Info: Total interconnect delay = 0.994 ns ( 40.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl Instr_Reg:inst1|Instr15_0[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst1|Instr15_0[7] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.157 ns + Longest register pin " "Info: + Longest register to pin delay is 9.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:inst1\|Instr15_0\[7\] 1 REG LCFF_X30_Y18_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 2; REG Node = 'Instr_Reg:inst1\|Instr15_0\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr_Reg:inst1|Instr15_0[7] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.228 ns) 0.476 ns ULAsrcB:inst12\|Mux7~0 2 COMB LCCOMB_X30_Y18_N14 3 " "Info: 2: + IC(0.248 ns) + CELL(0.228 ns) = 0.476 ns; Loc. = LCCOMB_X30_Y18_N14; Fanout = 3; COMB Node = 'ULAsrcB:inst12\|Mux7~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.476 ns" { Instr_Reg:inst1|Instr15_0[7] ULAsrcB:inst12|Mux7~0 } "NODE_NAME" } } { "ULAsrcB.v" "" { Text "C:/Users/dcc4/Desktop/hw/ULAsrcB.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.272 ns) 1.009 ns Ula32:inst8\|carry_temp\[7\]~2 3 COMB LCCOMB_X30_Y18_N2 3 " "Info: 3: + IC(0.261 ns) + CELL(0.272 ns) = 1.009 ns; Loc. = LCCOMB_X30_Y18_N2; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[7\]~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.533 ns" { ULAsrcB:inst12|Mux7~0 Ula32:inst8|carry_temp[7]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.053 ns) 1.569 ns Ula32:inst8\|carry_temp\[9\]~3 4 COMB LCCOMB_X26_Y18_N26 3 " "Info: 4: + IC(0.507 ns) + CELL(0.053 ns) = 1.569 ns; Loc. = LCCOMB_X26_Y18_N26; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[9\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.560 ns" { Ula32:inst8|carry_temp[7]~2 Ula32:inst8|carry_temp[9]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 1.839 ns Ula32:inst8\|carry_temp\[11\]~4 5 COMB LCCOMB_X26_Y18_N4 3 " "Info: 5: + IC(0.217 ns) + CELL(0.053 ns) = 1.839 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[11\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:inst8|carry_temp[9]~3 Ula32:inst8|carry_temp[11]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 2.108 ns Ula32:inst8\|carry_temp\[13\]~5 6 COMB LCCOMB_X26_Y18_N30 4 " "Info: 6: + IC(0.216 ns) + CELL(0.053 ns) = 2.108 ns; Loc. = LCCOMB_X26_Y18_N30; Fanout = 4; COMB Node = 'Ula32:inst8\|carry_temp\[13\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:inst8|carry_temp[11]~4 Ula32:inst8|carry_temp[13]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 2.374 ns Ula32:inst8\|carry_temp\[17\]~7 7 COMB LCCOMB_X26_Y18_N14 3 " "Info: 7: + IC(0.213 ns) + CELL(0.053 ns) = 2.374 ns; Loc. = LCCOMB_X26_Y18_N14; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[17\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:inst8|carry_temp[13]~5 Ula32:inst8|carry_temp[17]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 2.642 ns Ula32:inst8\|carry_temp\[19\]~8 8 COMB LCCOMB_X26_Y18_N0 3 " "Info: 8: + IC(0.215 ns) + CELL(0.053 ns) = 2.642 ns; Loc. = LCCOMB_X26_Y18_N0; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[19\]~8'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst8|carry_temp[17]~7 Ula32:inst8|carry_temp[19]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 2.907 ns Ula32:inst8\|carry_temp\[21\]~9 9 COMB LCCOMB_X26_Y18_N16 3 " "Info: 9: + IC(0.212 ns) + CELL(0.053 ns) = 2.907 ns; Loc. = LCCOMB_X26_Y18_N16; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[21\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:inst8|carry_temp[19]~8 Ula32:inst8|carry_temp[21]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 3.173 ns Ula32:inst8\|carry_temp\[23\]~10 10 COMB LCCOMB_X26_Y18_N22 3 " "Info: 10: + IC(0.213 ns) + CELL(0.053 ns) = 3.173 ns; Loc. = LCCOMB_X26_Y18_N22; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[23\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:inst8|carry_temp[21]~9 Ula32:inst8|carry_temp[23]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.053 ns) 3.534 ns Ula32:inst8\|carry_temp\[25\]~11 11 COMB LCCOMB_X26_Y18_N8 3 " "Info: 11: + IC(0.308 ns) + CELL(0.053 ns) = 3.534 ns; Loc. = LCCOMB_X26_Y18_N8; Fanout = 3; COMB Node = 'Ula32:inst8\|carry_temp\[25\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.361 ns" { Ula32:inst8|carry_temp[23]~10 Ula32:inst8|carry_temp[25]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.053 ns) 4.095 ns Ula32:inst8\|soma_temp\[26\] 12 COMB LCCOMB_X25_Y18_N30 3 " "Info: 12: + IC(0.508 ns) + CELL(0.053 ns) = 4.095 ns; Loc. = LCCOMB_X25_Y18_N30; Fanout = 3; COMB Node = 'Ula32:inst8\|soma_temp\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.561 ns" { Ula32:inst8|carry_temp[25]~11 Ula32:inst8|soma_temp[26] } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dcc4/Desktop/hw/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.918 ns) + CELL(2.144 ns) 9.157 ns ULAOutput\[26\] 13 PIN PIN_V18 0 " "Info: 13: + IC(2.918 ns) + CELL(2.144 ns) = 9.157 ns; Loc. = PIN_V18; Fanout = 0; PIN Node = 'ULAOutput\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.062 ns" { Ula32:inst8|soma_temp[26] ULAOutput[26] } "NODE_NAME" } } { "bloco_teste1.bdf" "" { Schematic "C:/Users/dcc4/Desktop/hw/bloco_teste1.bdf" { { 104 2064 2245 120 "ULAOutput\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.121 ns ( 34.08 % ) " "Info: Total cell delay = 3.121 ns ( 34.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.036 ns ( 65.92 % ) " "Info: Total interconnect delay = 6.036 ns ( 65.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.157 ns" { Instr_Reg:inst1|Instr15_0[7] ULAsrcB:inst12|Mux7~0 Ula32:inst8|carry_temp[7]~2 Ula32:inst8|carry_temp[9]~3 Ula32:inst8|carry_temp[11]~4 Ula32:inst8|carry_temp[13]~5 Ula32:inst8|carry_temp[17]~7 Ula32:inst8|carry_temp[19]~8 Ula32:inst8|carry_temp[21]~9 Ula32:inst8|carry_temp[23]~10 Ula32:inst8|carry_temp[25]~11 Ula32:inst8|soma_temp[26] ULAOutput[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.157 ns" { Instr_Reg:inst1|Instr15_0[7] {} ULAsrcB:inst12|Mux7~0 {} Ula32:inst8|carry_temp[7]~2 {} Ula32:inst8|carry_temp[9]~3 {} Ula32:inst8|carry_temp[11]~4 {} Ula32:inst8|carry_temp[13]~5 {} Ula32:inst8|carry_temp[17]~7 {} Ula32:inst8|carry_temp[19]~8 {} Ula32:inst8|carry_temp[21]~9 {} Ula32:inst8|carry_temp[23]~10 {} Ula32:inst8|carry_temp[25]~11 {} Ula32:inst8|soma_temp[26] {} ULAOutput[26] {} } { 0.000ns 0.248ns 0.261ns 0.507ns 0.217ns 0.216ns 0.213ns 0.215ns 0.212ns 0.213ns 0.308ns 0.508ns 2.918ns } { 0.000ns 0.228ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl Instr_Reg:inst1|Instr15_0[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst1|Instr15_0[7] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.157 ns" { Instr_Reg:inst1|Instr15_0[7] ULAsrcB:inst12|Mux7~0 Ula32:inst8|carry_temp[7]~2 Ula32:inst8|carry_temp[9]~3 Ula32:inst8|carry_temp[11]~4 Ula32:inst8|carry_temp[13]~5 Ula32:inst8|carry_temp[17]~7 Ula32:inst8|carry_temp[19]~8 Ula32:inst8|carry_temp[21]~9 Ula32:inst8|carry_temp[23]~10 Ula32:inst8|carry_temp[25]~11 Ula32:inst8|soma_temp[26] ULAOutput[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.157 ns" { Instr_Reg:inst1|Instr15_0[7] {} ULAsrcB:inst12|Mux7~0 {} Ula32:inst8|carry_temp[7]~2 {} Ula32:inst8|carry_temp[9]~3 {} Ula32:inst8|carry_temp[11]~4 {} Ula32:inst8|carry_temp[13]~5 {} Ula32:inst8|carry_temp[17]~7 {} Ula32:inst8|carry_temp[19]~8 {} Ula32:inst8|carry_temp[21]~9 {} Ula32:inst8|carry_temp[23]~10 {} Ula32:inst8|carry_temp[25]~11 {} Ula32:inst8|soma_temp[26] {} ULAOutput[26] {} } { 0.000ns 0.248ns 0.261ns 0.507ns 0.217ns 0.216ns 0.213ns 0.215ns 0.212ns 0.213ns 0.308ns 0.508ns 2.918ns } { 0.000ns 0.228ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4371 " "Info: Peak virtual memory: 4371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 05 22:17:43 2019 " "Info: Processing ended: Sat Oct 05 22:17:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
