Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'testingDisplay'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s100e-cp132-4 -cm area -ir off -pr off
-c 100 -o testingDisplay_map.ncd testingDisplay.ngd testingDisplay.pcf 
Target Device  : xc3s100e
Target Package : cp132
Target Speed   : -4
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Wed Dec 13 19:46:01 2017

Design Summary
--------------
Number of errors:      0
Number of warnings:    7
Logic Utilization:
  Number of Slice Flip Flops:           212 out of   1,920   11%
  Number of 4 input LUTs:               276 out of   1,920   14%
Logic Distribution:
  Number of occupied Slices:            249 out of     960   25%
    Number of Slices containing only related logic:     249 out of     249 100%
    Number of Slices containing unrelated logic:          0 out of     249   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:         471 out of   1,920   24%
    Number used as logic:               276
    Number used as a route-thru:        195

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 18 out of      83   21%
  Number of BUFGMUXs:                     6 out of      24   25%

  Number of RPM macros:            2
Average Fanout of Non-Clock Nets:                1.68

Peak Memory Usage:  256 MB
Total REAL time to MAP completion:  1 secs 
Total CPU time to MAP completion:   1 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:MapLib:701 - Signal row<3> connected to top level port row<3> has been
   removed.
WARNING:MapLib:701 - Signal row<2> connected to top level port row<2> has been
   removed.
WARNING:MapLib:701 - Signal row<1> connected to top level port row<1> has been
   removed.
WARNING:MapLib:701 - Signal row<0> connected to top level port row<0> has been
   removed.
WARNING:Pack:249 - The following adjacent carry multiplexers occupy different
   slice components.  The resulting carry chain will have suboptimal timing.
   	XLXI_12/Mcompar_cnt1M_cmp_ge0000_cy<10>
   	XLXI_12/Mcount_cnt1M_cy<0>
WARNING:Pack:249 - The following adjacent carry multiplexers occupy different
   slice components.  The resulting carry chain will have suboptimal timing.
   	XLXI_3/XLXI_82/Mcompar_cnt1M_cmp_ge0000_cy<10>
   	XLXI_3/XLXI_82/Mcount_cnt1M_cy<0>
WARNING:Pack:249 - The following adjacent carry multiplexers occupy different
   slice components.  The resulting carry chain will have suboptimal timing.
   	XLXI_1/XLXI_12/Mcompar_cnt1M_cmp_ge0000_cy<10>
   	XLXI_1/XLXI_12/Mcount_cnt1M_cy<0>

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network row<0> has no load.
INFO:LIT:395 - The above info message is repeated 4 more times for the following
   (max. 5 shown):
   row<1>,
   row<2>,
   row<3>,
   XLXI_2/XLXI_5/CEO
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.

Section 4 - Removed Logic Summary
---------------------------------
  29 block(s) removed
 101 block(s) optimized away
  50 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "XLXI_2/XLXI_166" (AND) removed.
The signal "XLXI_2/XLXI_5/CEO" is sourceless and has been removed.
The signal "XLXI_2/XLXI_5/N0" is sourceless and has been removed.
The signal "XLXI_2/XLXI_5/TC" is sourceless and has been removed.
 Sourceless block "XLXI_2/XLXI_5/I_36_39" (AND) removed.
The signal "XLXI_2/XLXI_5/TC_DN" is sourceless and has been removed.
 Sourceless block "XLXI_2/XLXI_5/I_TC/I_36_7" (AND) removed.
  The signal "XLXI_2/XLXI_5/I_TC/M0" is sourceless and has been removed.
   Sourceless block "XLXI_2/XLXI_5/I_TC/I_36_8" (OR) removed.
The signal "XLXI_2/XLXI_5/TC_UP" is sourceless and has been removed.
 Sourceless block "XLXI_2/XLXI_5/I_TC/I_36_9" (AND) removed.
  The signal "XLXI_2/XLXI_5/I_TC/M1" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "N10" is unused and has been removed.
 Unused block "XLXI_3/XLXI_86/hexO<3>_SW0" (ROM) removed.
The signal "XLXI_2/XLXN_10" is unused and has been removed.
 Unused block "XLXI_2/XLXI_14" (BUF) removed.
The signal "XLXI_2/XLXN_3" is unused and has been removed.
 Unused block "XLXI_2/XLXI_10" (AND) removed.
  The signal "XLXI_2/XLXN_7" is unused and has been removed.
   Unused block "XLXI_2/XLXI_15" (BUF) removed.
The signal "XLXI_2/XLXN_369" is unused and has been removed.
 Unused block "XLXI_2/XLXI_73" (BUF) removed.
The signal "XLXI_2/XLXN_4" is unused and has been removed.
 Unused block "XLXI_2/XLXI_11" (AND) removed.
  The signal "XLXI_2/XLXN_8" is unused and has been removed.
   Unused block "XLXI_2/XLXI_16" (BUF) removed.
The signal "XLXI_2/XLXN_5" is unused and has been removed.
 Unused block "XLXI_2/XLXI_12" (AND) removed.
  The signal "XLXI_2/XLXN_9" is unused and has been removed.
   Unused block "XLXI_2/XLXI_17" (BUF) removed.
The signal "XLXI_2/XLXN_6" is unused and has been removed.
 Unused block "XLXI_2/XLXI_13" (AND) removed.
The signal "XLXI_2/temp<0>" is unused and has been removed.
The signal "XLXI_2/temp<1>" is unused and has been removed.
The signal "XLXI_2/temp<2>" is unused and has been removed.
The signal "XLXI_2/temp<3>" is unused and has been removed.
The signal "XLXI_3/XLXI_84/Dout0_0_and0000" is unused and has been removed.
 Unused block "XLXI_3/XLXI_84/Dout0_0_and00001" (ROM) removed.
The signal "XLXI_3/XLXI_84/Dout0_0_and0001" is unused and has been removed.
The signal "XLXI_3/XLXI_84/Dout0_1_and0000" is unused and has been removed.
 Unused block "XLXI_3/XLXI_84/Dout0_1_and00001" (ROM) removed.
The signal "XLXI_3/XLXI_84/Dout0_1_and0001" is unused and has been removed.
The signal "XLXI_3/XLXI_84/Dout0_2_and0000" is unused and has been removed.
 Unused block "XLXI_3/XLXI_84/Dout0_2_and00001" (ROM) removed.
The signal "XLXI_3/XLXI_84/Dout0_2_and0001" is unused and has been removed.
The signal "XLXI_3/XLXI_84/Dout0_3_and0000" is unused and has been removed.
 Unused block "XLXI_3/XLXI_84/Dout0_3_and00001" (ROM) removed.
The signal "XLXI_3/XLXI_84/Dout0_3_and0001" is unused and has been removed.
The signal "XLXI_3/XLXI_84/Dout1_0_and0000" is unused and has been removed.
 Unused block "XLXI_3/XLXI_84/Dout1_0_and00001" (ROM) removed.
The signal "XLXI_3/XLXI_84/Dout1_0_and0001" is unused and has been removed.
The signal "XLXI_3/XLXI_84/Dout1_1_and0000" is unused and has been removed.
 Unused block "XLXI_3/XLXI_84/Dout1_1_and00001" (ROM) removed.
The signal "XLXI_3/XLXI_84/Dout1_1_and0001" is unused and has been removed.
The signal "XLXI_3/XLXI_84/Dout1_2_and0000" is unused and has been removed.
 Unused block "XLXI_3/XLXI_84/Dout1_2_and00001" (ROM) removed.
The signal "XLXI_3/XLXI_84/Dout1_2_and0001" is unused and has been removed.
The signal "XLXI_3/XLXI_84/Dout1_3_and0000" is unused and has been removed.
 Unused block "XLXI_3/XLXI_84/Dout1_3_and00001" (ROM) removed.
The signal "XLXI_3/XLXI_84/Dout1_3_and0001" is unused and has been removed.
The signal "XLXI_3/XLXI_84/Mrom_b10_mux0000" is unused and has been removed.
The signal "XLXI_3/XLXI_84/Mrom_b10_mux00001" is unused and has been removed.
The signal "XLXI_3/XLXI_84/Mrom_b10_mux00002" is unused and has been removed.
The signal "XLXI_3/XLXI_84/Mrom_b10_mux00003" is unused and has been removed.
The signal "XLXI_3/XLXI_84/Mrom_b11_mux0000" is unused and has been removed.
The signal "XLXI_3/XLXI_84/Mrom_b11_mux00001" is unused and has been removed.
The signal "XLXI_3/XLXI_84/Mrom_b11_mux00002" is unused and has been removed.
The signal "XLXI_3/XLXI_84/Mrom_b11_mux00003" is unused and has been removed.
The signal "XLXI_3/XLXI_84/Mrom_b9_mux00003" is unused and has been removed.
The signal "row<0>" is unused and has been removed.
 Unused block "XLXI_1/XLXI_10_0" (PULLDOWN) removed.
The signal "row<1>" is unused and has been removed.
 Unused block "XLXI_1/XLXI_10_1" (PULLDOWN) removed.
The signal "row<2>" is unused and has been removed.
 Unused block "XLXI_1/XLXI_10_2" (PULLDOWN) removed.
The signal "row<3>" is unused and has been removed.
 Unused block "XLXI_1/XLXI_10_3" (PULLDOWN) removed.
Unused block "XLXI_2/XLXI_5/I_36_33" (AND) removed.
Unused block "XLXI_2/XLXI_5/I_36_36" (AND) removed.

Optimized Block(s):
TYPE 		BLOCK
AND2B1 		XLXI_2/XLXI_158/I_36_7
OR2 		XLXI_2/XLXI_158/I_36_8
AND2 		XLXI_2/XLXI_158/I_36_9
AND2B1 		XLXI_2/XLXI_159/I_36_7
OR2 		XLXI_2/XLXI_159/I_36_8
AND2 		XLXI_2/XLXI_159/I_36_9
AND2B1 		XLXI_2/XLXI_160/I_36_7
OR2 		XLXI_2/XLXI_160/I_36_8
AND2 		XLXI_2/XLXI_160/I_36_9
AND2B1 		XLXI_2/XLXI_161/I_36_7
OR2 		XLXI_2/XLXI_161/I_36_8
AND2 		XLXI_2/XLXI_161/I_36_9
AND2B1 		XLXI_2/XLXI_162/I_36_7
OR2 		XLXI_2/XLXI_162/I_36_8
AND2 		XLXI_2/XLXI_162/I_36_9
AND2B1 		XLXI_2/XLXI_163/I_36_7
OR2 		XLXI_2/XLXI_163/I_36_8
AND2 		XLXI_2/XLXI_163/I_36_9
AND2B1 		XLXI_2/XLXI_164/I_36_7
OR2 		XLXI_2/XLXI_164/I_36_8
AND2 		XLXI_2/XLXI_164/I_36_9
AND2B1 		XLXI_2/XLXI_165/I_36_7
OR2 		XLXI_2/XLXI_165/I_36_8
AND2 		XLXI_2/XLXI_165/I_36_9
FDCE 		XLXI_2/XLXI_18/I_Q0
   optimized to 0
FDCE 		XLXI_2/XLXI_18/I_Q1
   optimized to 0
FDCE 		XLXI_2/XLXI_18/I_Q2
   optimized to 0
FDCE 		XLXI_2/XLXI_18/I_Q3
   optimized to 0
VCC 		XLXI_2/XLXI_5/I_36_7
AND2 		XLXI_2/XLXI_5/I_Q0/I_36_30/I_36_9
GND 		XLXI_2/XLXI_5/I_Q0/XST_GND
AND2 		XLXI_2/XLXI_5/I_Q1/I_36_30/I_36_9
GND 		XLXI_2/XLXI_5/I_Q1/XST_GND
AND2B2 		XLXI_2/XLXI_5/I_T1/I_36_7
GND 		XLXI_2/XLXI_5/XST_GND
FDCE 		XLXI_2/XLXI_6/I_Q0
   optimized to 0
FDCE 		XLXI_2/XLXI_6/I_Q1
   optimized to 0
FDCE 		XLXI_2/XLXI_6/I_Q2
   optimized to 0
FDCE 		XLXI_2/XLXI_6/I_Q3
   optimized to 0
FDCE 		XLXI_2/XLXI_7/I_Q0
   optimized to 0
FDCE 		XLXI_2/XLXI_7/I_Q1
   optimized to 0
FDCE 		XLXI_2/XLXI_7/I_Q2
   optimized to 0
FDCE 		XLXI_2/XLXI_7/I_Q3
   optimized to 0
FDCE 		XLXI_2/XLXI_8/I_Q0
   optimized to 0
FDCE 		XLXI_2/XLXI_8/I_Q1
   optimized to 0
FDCE 		XLXI_2/XLXI_8/I_Q2
   optimized to 0
FDCE 		XLXI_2/XLXI_8/I_Q3
   optimized to 0
FDCE 		XLXI_2/XLXI_9/I_Q0
   optimized to 0
FDCE 		XLXI_2/XLXI_9/I_Q1
   optimized to 0
FDCE 		XLXI_2/XLXI_9/I_Q2
   optimized to 0
FDCE 		XLXI_2/XLXI_9/I_Q3
   optimized to 0
PULLUP 		XLXI_3/XLXI_26
FDCP 		XLXI_3/XLXI_84/Dout0_0
   optimized to 0
LUT2 		XLXI_3/XLXI_84/Dout0_0_and00011
   optimized to 0
FDCP 		XLXI_3/XLXI_84/Dout0_1
   optimized to 0
LUT2 		XLXI_3/XLXI_84/Dout0_1_and00011
   optimized to 0
FDCP 		XLXI_3/XLXI_84/Dout0_2
   optimized to 0
LUT2 		XLXI_3/XLXI_84/Dout0_2_and00011
   optimized to 0
FDCP 		XLXI_3/XLXI_84/Dout0_3
   optimized to 0
LUT2 		XLXI_3/XLXI_84/Dout0_3_and00011
   optimized to 0
FDCP 		XLXI_3/XLXI_84/Dout1_0
   optimized to 0
LUT2 		XLXI_3/XLXI_84/Dout1_0_and00011
   optimized to 0
FDCP 		XLXI_3/XLXI_84/Dout1_1
   optimized to 0
LUT2 		XLXI_3/XLXI_84/Dout1_1_and00011
   optimized to 0
FDCP 		XLXI_3/XLXI_84/Dout1_2
   optimized to 0
LUT2 		XLXI_3/XLXI_84/Dout1_2_and00011
   optimized to 0
FDCP 		XLXI_3/XLXI_84/Dout1_3
   optimized to 0
LUT2 		XLXI_3/XLXI_84/Dout1_3_and00011
   optimized to 0
FDC 		XLXI_3/XLXI_84/Dout2_0
   optimized to 0
FDC 		XLXI_3/XLXI_84/Dout2_1
   optimized to 0
LUT4 		XLXI_3/XLXI_84/Mrom_b10_mux0000111
   optimized to 0
LUT4 		XLXI_3/XLXI_84/Mrom_b10_mux000012
   optimized to 0
LUT4 		XLXI_3/XLXI_84/Mrom_b10_mux000021
   optimized to 0
LUT4 		XLXI_3/XLXI_84/Mrom_b10_mux000031
   optimized to 0
LUT4 		XLXI_3/XLXI_84/Mrom_b11_mux000011
   optimized to 0
LUT4 		XLXI_3/XLXI_84/Mrom_b11_mux0000111
   optimized to 0
LUT4 		XLXI_3/XLXI_84/Mrom_b11_mux000021
   optimized to 0
LUT4 		XLXI_3/XLXI_84/Mrom_b11_mux000031
   optimized to 0
LUT4 		XLXI_3/XLXI_84/Mrom_b4_mux000011
   optimized to 0
LUT4 		XLXI_3/XLXI_84/Mrom_b4_mux0000111
   optimized to 0
LUT4 		XLXI_3/XLXI_84/Mrom_b4_mux000021
   optimized to 0
LUT4 		XLXI_3/XLXI_84/Mrom_b4_mux000031
   optimized to 0
LUT4 		XLXI_3/XLXI_84/Mrom_b6_mux0000111
   optimized to 0
LUT4 		XLXI_3/XLXI_84/Mrom_b6_mux000012
   optimized to 0
LUT4 		XLXI_3/XLXI_84/Mrom_b6_mux000021
   optimized to 0
LUT4 		XLXI_3/XLXI_84/Mrom_b6_mux000031
   optimized to 0
LUT4 		XLXI_3/XLXI_84/Mrom_b8_mux0000111
   optimized to 0
LUT4 		XLXI_3/XLXI_84/Mrom_b8_mux000012
   optimized to 0
LUT4 		XLXI_3/XLXI_84/Mrom_b8_mux000021
   optimized to 0
LUT4 		XLXI_3/XLXI_84/Mrom_b8_mux000031
   optimized to 0
LUT3 		XLXI_3/XLXI_84/Mrom_b9_mux000031
   optimized to 0
LUT3 		XLXI_3/XLXI_84/Mrom_b_mux000031
   optimized to 0
LUT4 		XLXI_3/XLXI_85/Mrom_hexD_rom0000111
   optimized to 0
LUT4 		XLXI_3/XLXI_86/hexO<0>_F
   optimized to 0
LUT3 		XLXI_3/XLXI_86/hexO<0>_G
   optimized to 0
LUT4 		XLXI_3/XLXI_86/hexO<1>_F
   optimized to 0
LUT3 		XLXI_3/XLXI_86/hexO<1>_G
   optimized to 0
LUT4 		XLXI_3/XLXI_86/hexO<2>
   optimized to 0
LUT4 		XLXI_3/XLXI_86/hexO<3>
   optimized to 0
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| MODE                               | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| anO<0>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| anO<1>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| anO<2>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| anO<3>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| rolO<0>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| rolO<1>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| rolO<2>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| rolO<3>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sseg<0>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sseg<1>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sseg<2>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sseg<3>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sseg<4>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sseg<5>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| sseg<6>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| systemClock                        | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| writeTemp                          | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
XLXI_2/XLXI_5/XLXI_5_I_Q0_2             
XLXI_2/XLXI_5/XLXI_5_I_Q1_1             

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
This design was not run using timing mode.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
