set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/sarahsalim/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/sarahsalim/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/lab6_cpu"
set ::env(DESIGN_NAME) "lab6_cpu"
set ::env(VERILOG_FILES) "/openlane/designs/lab6_cpu/src/lab6_cpu.v"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "10.0"
set ::env(SYNTH_STRATEGY) "AREA 1"
set ::env(PNR_SDC_FILE) "/openlane/designs/lab6_cpu/src/lab6_cpu.sdc"
set ::env(SIGNOFF_SDC_FILE) "/openlane/designs/lab6_cpu/src/lab6_cpu.sdc"
set ::env(FP_CORE_SIZE) "absolute"
set ::env(FP_CORE_WIDTH) "20"
set ::env(FP_CORE_HEIGHT) "20"
set ::env(FP_ASPECT_RATIO) "1.0"
set ::env(FP_PDN_VPITCH) "10.0"
set ::env(FP_PDN_HPITCH) "10.0"
set ::env(FP_PDN_VOFFSET) "3.0"
set ::env(FP_PDN_HOFFSET) "3.0"
