--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Progs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 2 -n 3 -fastpaths -xml BatListener.twx BatListener.ncd -o BatListener.twr
BatListener.pcf -ucf BatListener.ucf

Design file:              BatListener.ncd
Physical constraint file: BatListener.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_p_AD_SCO = PERIOD TIMEGRP "p_AD_SCO" 50 ns HIGH 50% 
INPUT_JITTER 0.001 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1596 paths analyzed, 652 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  49.530ns.
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/Mshreg_s_ResetSync_1 (SLICE_X30Y78.BI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_ResetUserClk (FF)
  Destination:          inst_BatADC/Mshreg_s_ResetSync_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.407ns (Levels of Logic = 0)
  Clock Path Skew:      -3.156ns (2.408 - 5.564)
  Source Clock:         s_UserClk rising at 20.000ns
  Destination Clock:    s_SCO_buf_BUFG falling at 25.000ns
  Clock Uncertainty:    0.390ns

  Clock Uncertainty:          0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.243ns

  Maximum Data Path at Slow Process Corner: s_ResetUserClk to inst_BatADC/Mshreg_s_ResetSync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y75.AQ      Tcko                  0.525   inst_BatRandom/RandomProc.rand_temp<34>
                                                       s_ResetUserClk
    SLICE_X30Y78.BI      net (fanout=449)      0.824   s_ResetUserClk
    SLICE_X30Y78.CLK     Tds                   0.058   inst_BatADC/s_ResetSync<1>
                                                       inst_BatADC/Mshreg_s_ResetSync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.407ns (0.583ns logic, 0.824ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/Mshreg_s_WeSync_1 (SLICE_X30Y78.AI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_AD_WE (FF)
  Destination:          inst_BatADC/Mshreg_s_WeSync_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.162ns (Levels of Logic = 0)
  Clock Path Skew:      -3.160ns (2.408 - 5.568)
  Source Clock:         s_UserClk rising at 20.000ns
  Destination Clock:    s_SCO_buf_BUFG falling at 25.000ns
  Clock Uncertainty:    0.390ns

  Clock Uncertainty:          0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.243ns

  Maximum Data Path at Slow Process Corner: s_AD_WE to inst_BatADC/Mshreg_s_WeSync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y79.AQ      Tcko                  0.430   s_AD_WE
                                                       s_AD_WE
    SLICE_X30Y78.AI      net (fanout=3)        0.670   s_AD_WE
    SLICE_X30Y78.CLK     Tds                   0.062   inst_BatADC/s_ResetSync<1>
                                                       inst_BatADC/Mshreg_s_WeSync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.162ns (0.492ns logic, 0.670ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_AD_WCmd_28 (SLICE_X40Y105.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_AD_WCmd_28 (FF)
  Destination:          inst_BatADC/s_AD_WCmd_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.665ns (Levels of Logic = 1)
  Clock Path Skew:      -3.159ns (2.375 - 5.534)
  Source Clock:         s_UserClk rising at 40.000ns
  Destination Clock:    s_SCO_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.390ns

  Clock Uncertainty:          0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.243ns

  Maximum Data Path at Slow Process Corner: s_AD_WCmd_28 to inst_BatADC/s_AD_WCmd_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y91.AQ      Tcko                  0.525   s_AD_WCmd<31>
                                                       s_AD_WCmd_28
    SLICE_X40Y105.A2     net (fanout=2)        1.791   s_AD_WCmd<28>
    SLICE_X40Y105.CLK    Tas                   0.349   inst_BatADC/s_AD_WCmd<31>
                                                       inst_BatADC/Mmux_s_AdcWState[1]_X_11_o_wide_mux_45_OUT211
                                                       inst_BatADC/s_AD_WCmd_28
    -------------------------------------------------  ---------------------------
    Total                                      2.665ns (0.874ns logic, 1.791ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_p_AD_SCO = PERIOD TIMEGRP "p_AD_SCO" 50 ns HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_L_Data_6 (SLICE_X23Y85.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatADC/s_L_Data_5 (FF)
  Destination:          inst_BatADC/s_L_Data_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         s_SCO_buf_BUFG falling at 75.000ns
  Destination Clock:    s_SCO_buf_BUFG falling at 75.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatADC/s_L_Data_5 to inst_BatADC/s_L_Data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y85.CQ      Tcko                  0.198   inst_BatADC/s_L_Data<7>
                                                       inst_BatADC/s_L_Data_5
    SLICE_X23Y85.C5      net (fanout=2)        0.059   inst_BatADC/s_L_Data<5>
    SLICE_X23Y85.CLK     Tah         (-Th)    -0.155   inst_BatADC/s_L_Data<7>
                                                       inst_BatADC/Mmux_s_L_Data[30]_s_L_Data[29]_mux_25_OUT291
                                                       inst_BatADC/s_L_Data_6
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.353ns logic, 0.059ns route)
                                                       (85.7% logic, 14.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_AD_WCmd_31 (SLICE_X40Y105.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatADC/s_AD_WCmd_31 (FF)
  Destination:          inst_BatADC/s_AD_WCmd_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         s_SCO_buf_BUFG rising at 50.000ns
  Destination Clock:    s_SCO_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatADC/s_AD_WCmd_31 to inst_BatADC/s_AD_WCmd_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.DQ     Tcko                  0.200   inst_BatADC/s_AD_WCmd<31>
                                                       inst_BatADC/s_AD_WCmd_31
    SLICE_X40Y105.D6     net (fanout=2)        0.023   inst_BatADC/s_AD_WCmd<31>
    SLICE_X40Y105.CLK    Tah         (-Th)    -0.190   inst_BatADC/s_AD_WCmd<31>
                                                       inst_BatADC/Mmux_s_AdcWState[1]_X_11_o_wide_mux_45_OUT251
                                                       inst_BatADC/s_AD_WCmd_31
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_AD_WCmd_24 (SLICE_X46Y89.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatADC/s_AD_WCmd_24 (FF)
  Destination:          inst_BatADC/s_AD_WCmd_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         s_SCO_buf_BUFG rising at 50.000ns
  Destination Clock:    s_SCO_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatADC/s_AD_WCmd_24 to inst_BatADC/s_AD_WCmd_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y89.AQ      Tcko                  0.200   inst_BatADC/s_AD_WCmd<27>
                                                       inst_BatADC/s_AD_WCmd_24
    SLICE_X46Y89.A6      net (fanout=2)        0.025   inst_BatADC/s_AD_WCmd<24>
    SLICE_X46Y89.CLK     Tah         (-Th)    -0.190   inst_BatADC/s_AD_WCmd<27>
                                                       inst_BatADC/Mmux_s_AdcWState[1]_X_11_o_wide_mux_45_OUT171
                                                       inst_BatADC/s_AD_WCmd_24
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p_AD_SCO = PERIOD TIMEGRP "p_AD_SCO" 50 ns HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: inst_BigMem/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: inst_BigMem/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: inst_BigMem/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in 
= PERIOD TIMEGRP         
"inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"         TS_p_AD_SCO 
/ 3.75 HIGH 50% INPUT_JITTER 0.001 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20458 paths analyzed, 1808 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.592ns.
--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (SLICE_X32Y11.CE), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.408ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.710 - 0.741)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X25Y19.A5      net (fanout=10)       6.166   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag_xhdl23
    SLICE_X25Y19.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X24Y19.C3      net (fanout=2)        0.395   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X24Y19.C       Tilo                  0.235   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4-In2
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1452_inv1
    SLICE_X32Y11.CE      net (fanout=2)        1.562   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1452_inv
    SLICE_X32Y11.CLK     Tceck                 0.291   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    -------------------------------------------------  ---------------------------
    Total                                      9.408ns (1.285ns logic, 8.123ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Requirement:          13.333ns
  Data Path Delay:      7.112ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.618 - 0.673)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y11.BQ      Tcko                  0.430   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1
    SLICE_X27Y6.D1       net (fanout=1)        1.178   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<1>
    SLICE_X27Y6.D        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<1>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n016661
    SLICE_X27Y11.A3      net (fanout=3)        0.813   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01666
    SLICE_X27Y11.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n016663
    SLICE_X25Y19.A2      net (fanout=2)        1.431   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0166
    SLICE_X25Y19.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X24Y19.C3      net (fanout=2)        0.395   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X24Y19.C       Tilo                  0.235   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4-In2
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1452_inv1
    SLICE_X32Y11.CE      net (fanout=2)        1.562   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1452_inv
    SLICE_X32Y11.CLK     Tceck                 0.291   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    -------------------------------------------------  ---------------------------
    Total                                      7.112ns (1.733ns logic, 5.379ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Requirement:          13.333ns
  Data Path Delay:      6.999ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.618 - 0.668)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y6.CQ       Tcko                  0.430   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    SLICE_X27Y11.B2      net (fanout=24)       1.633   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
    SLICE_X27Y11.B       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n016662
    SLICE_X27Y11.A5      net (fanout=3)        0.245   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n016661
    SLICE_X27Y11.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n016663
    SLICE_X25Y19.A2      net (fanout=2)        1.431   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0166
    SLICE_X25Y19.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X24Y19.C3      net (fanout=2)        0.395   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X24Y19.C       Tilo                  0.235   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4-In2
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1452_inv1
    SLICE_X32Y11.CE      net (fanout=2)        1.562   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1452_inv
    SLICE_X32Y11.CLK     Tceck                 0.291   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    -------------------------------------------------  ---------------------------
    Total                                      6.999ns (1.733ns logic, 5.266ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (SLICE_X32Y11.CE), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.406ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.710 - 0.741)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X25Y19.A5      net (fanout=10)       6.166   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag_xhdl23
    SLICE_X25Y19.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X24Y19.C3      net (fanout=2)        0.395   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X24Y19.C       Tilo                  0.235   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4-In2
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1452_inv1
    SLICE_X32Y11.CE      net (fanout=2)        1.562   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1452_inv
    SLICE_X32Y11.CLK     Tceck                 0.289   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    -------------------------------------------------  ---------------------------
    Total                                      9.406ns (1.283ns logic, 8.123ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (FF)
  Requirement:          13.333ns
  Data Path Delay:      7.110ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.618 - 0.673)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y11.BQ      Tcko                  0.430   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1
    SLICE_X27Y6.D1       net (fanout=1)        1.178   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<1>
    SLICE_X27Y6.D        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<1>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n016661
    SLICE_X27Y11.A3      net (fanout=3)        0.813   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01666
    SLICE_X27Y11.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n016663
    SLICE_X25Y19.A2      net (fanout=2)        1.431   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0166
    SLICE_X25Y19.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X24Y19.C3      net (fanout=2)        0.395   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X24Y19.C       Tilo                  0.235   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4-In2
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1452_inv1
    SLICE_X32Y11.CE      net (fanout=2)        1.562   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1452_inv
    SLICE_X32Y11.CLK     Tceck                 0.289   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    -------------------------------------------------  ---------------------------
    Total                                      7.110ns (1.731ns logic, 5.379ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (FF)
  Requirement:          13.333ns
  Data Path Delay:      6.997ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.618 - 0.668)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y6.CQ       Tcko                  0.430   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    SLICE_X27Y11.B2      net (fanout=24)       1.633   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
    SLICE_X27Y11.B       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n016662
    SLICE_X27Y11.A5      net (fanout=3)        0.245   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n016661
    SLICE_X27Y11.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n016663
    SLICE_X25Y19.A2      net (fanout=2)        1.431   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0166
    SLICE_X25Y19.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X24Y19.C3      net (fanout=2)        0.395   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X24Y19.C       Tilo                  0.235   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4-In2
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1452_inv1
    SLICE_X32Y11.CE      net (fanout=2)        1.562   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1452_inv
    SLICE_X32Y11.CLK     Tceck                 0.289   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    -------------------------------------------------  ---------------------------
    Total                                      6.997ns (1.731ns logic, 5.266ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (SLICE_X32Y11.CE), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.388ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.710 - 0.741)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X25Y19.A5      net (fanout=10)       6.166   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag_xhdl23
    SLICE_X25Y19.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X24Y19.C3      net (fanout=2)        0.395   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X24Y19.C       Tilo                  0.235   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4-In2
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1452_inv1
    SLICE_X32Y11.CE      net (fanout=2)        1.562   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1452_inv
    SLICE_X32Y11.CLK     Tceck                 0.271   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    -------------------------------------------------  ---------------------------
    Total                                      9.388ns (1.265ns logic, 8.123ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (FF)
  Requirement:          13.333ns
  Data Path Delay:      7.092ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.618 - 0.673)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y11.BQ      Tcko                  0.430   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1
    SLICE_X27Y6.D1       net (fanout=1)        1.178   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<1>
    SLICE_X27Y6.D        Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<1>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n016661
    SLICE_X27Y11.A3      net (fanout=3)        0.813   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n01666
    SLICE_X27Y11.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n016663
    SLICE_X25Y19.A2      net (fanout=2)        1.431   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0166
    SLICE_X25Y19.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X24Y19.C3      net (fanout=2)        0.395   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X24Y19.C       Tilo                  0.235   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4-In2
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1452_inv1
    SLICE_X32Y11.CE      net (fanout=2)        1.562   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1452_inv
    SLICE_X32Y11.CLK     Tceck                 0.271   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    -------------------------------------------------  ---------------------------
    Total                                      7.092ns (1.713ns logic, 5.379ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (FF)
  Requirement:          13.333ns
  Data Path Delay:      6.979ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.618 - 0.668)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y6.CQ       Tcko                  0.430   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    SLICE_X27Y11.B2      net (fanout=24)       1.633   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
    SLICE_X27Y11.B       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n016662
    SLICE_X27Y11.A5      net (fanout=3)        0.245   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n016661
    SLICE_X27Y11.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n016663
    SLICE_X25Y19.A2      net (fanout=2)        1.431   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0166
    SLICE_X25Y19.A       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X24Y19.C3      net (fanout=2)        0.395   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X24Y19.C       Tilo                  0.235   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4-In2
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1452_inv1
    SLICE_X32Y11.CE      net (fanout=2)        1.562   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1452_inv
    SLICE_X32Y11.CLK     Tceck                 0.271   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    -------------------------------------------------  ---------------------------
    Total                                      6.979ns (1.713ns logic, 5.266ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_p_AD_SCO / 3.75 HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (SLICE_X24Y28.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.CQ      Tcko                  0.200   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2
    SLICE_X24Y28.C5      net (fanout=1)        0.061   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
    SLICE_X24Y28.CLK     Tah         (-Th)    -0.121   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_pre_sysrst_cnt_xor<3>11
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (SLICE_X14Y22.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_1 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_1 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.BQ      Tcko                  0.198   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<3>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_1
    SLICE_X14Y22.A5      net (fanout=1)        0.070   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<1>
    SLICE_X14Y22.CLK     Tah         (-Th)    -0.131   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n158571
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.329ns logic, 0.070ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20 (SLICE_X24Y24.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y24.DQ      Tcko                  0.200   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20
    SLICE_X24Y24.D6      net (fanout=13)       0.026   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20
    SLICE_X24Y24.CLK     Tah         (-Th)    -0.190   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20-In11
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_p_AD_SCO / 3.75 HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------
Slack: 10.667ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: inst_BigMem/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: inst_BigMem/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: inst_BigMem/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 12.333ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: inst_BigMem/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 12.853ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>/SR
  Logical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1/SR
  Location pin: SLICE_X14Y22.SR
  Clock network: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_BigMem_memc3_infrastructure_inst_clk_2x_180 = PERIOD 
TIMEGRP         "inst_BigMem_memc3_infrastructure_inst_clk_2x_180" TS_p_AD_SCO 
/ 30         PHASE 0.833333333 ns HIGH 50% INPUT_JITTER 0.001 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_BigMem_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_clk_2x_180" TS_p_AD_SCO / 30
        PHASE 0.833333333 ns HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: inst_BigMem/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_BigMem_memc3_infrastructure_inst_clk_2x_0 = PERIOD 
TIMEGRP         "inst_BigMem_memc3_infrastructure_inst_clk_2x_0" TS_p_AD_SCO / 
30 HIGH         50% INPUT_JITTER 0.001 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_BigMem_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_clk_2x_0" TS_p_AD_SCO / 30 HIGH
        50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: inst_BigMem/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in = 
PERIOD TIMEGRP         "inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in" 
TS_p_AD_SCO / 5         HIGH 50% INPUT_JITTER 0.001 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1458275 paths analyzed, 31907 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.547ns.
--------------------------------------------------------------------------------

Paths for end point inst_BatFFTMod/inst_Sqrt/blk0000034b (SLICE_X51Y109.B4), 3310 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatFFTMod/inst_Sqrt/blk000007d5 (FF)
  Destination:          inst_BatFFTMod/inst_Sqrt/blk0000034b (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.382ns (Levels of Logic = 13)
  Clock Path Skew:      -0.018ns (0.296 - 0.314)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatFFTMod/inst_Sqrt/blk000007d5 to inst_BatFFTMod/inst_Sqrt/blk0000034b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y110.CQ     Tcko                  0.525   inst_BatFFTMod/inst_Sqrt/sig00000144
                                                       inst_BatFFTMod/inst_Sqrt/blk000007d5
    SLICE_X58Y111.A2     net (fanout=4)        2.300   inst_BatFFTMod/inst_Sqrt/sig00000184
    SLICE_X58Y111.COUT   Topcya                0.472   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig00000776
                                                       inst_BatFFTMod/inst_Sqrt/blk0000027e/blk000002bd
                                                       inst_BatFFTMod/inst_Sqrt/blk0000027e/blk000002a8
    SLICE_X58Y112.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig00000776
    SLICE_X58Y112.COUT   Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig00000772
                                                       inst_BatFFTMod/inst_Sqrt/blk0000027e/blk000002a4
    SLICE_X58Y113.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig00000772
    SLICE_X58Y113.COUT   Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig0000076e
                                                       inst_BatFFTMod/inst_Sqrt/blk0000027e/blk000002a0
    SLICE_X58Y114.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig0000076e
    SLICE_X58Y114.COUT   Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig0000076a
                                                       inst_BatFFTMod/inst_Sqrt/blk0000027e/blk0000029c
    SLICE_X58Y115.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig0000076a
    SLICE_X58Y115.COUT   Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig00000766
                                                       inst_BatFFTMod/inst_Sqrt/blk0000027e/blk00000298
    SLICE_X58Y116.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig00000766
    SLICE_X58Y116.AMUX   Tcina                 0.210   inst_BatFFTMod/inst_Sqrt/sig00000375
                                                       inst_BatFFTMod/inst_Sqrt/blk0000027e/blk00000283
    SLICE_X57Y111.D5     net (fanout=38)       1.196   inst_BatFFTMod/inst_Sqrt/sig00000185
    SLICE_X57Y111.D      Tilo                  0.259   inst_BatFFTMod/inst_Sqrt/sig000003b9
                                                       inst_BatFFTMod/inst_Sqrt/blk0000069e
    SLICE_X56Y107.D2     net (fanout=2)        1.214   inst_BatFFTMod/inst_Sqrt/sig000001a6
    SLICE_X56Y107.COUT   Topcyd                0.312   inst_BatFFTMod/inst_Sqrt/blk000002e4/sig00000813
                                                       inst_BatFFTMod/inst_Sqrt/blk000002e4/blk00000319
                                                       inst_BatFFTMod/inst_Sqrt/blk000002e4/blk0000030c
    SLICE_X56Y108.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000002e4/sig00000813
    SLICE_X56Y108.COUT   Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/blk000002e4/sig0000080f
                                                       inst_BatFFTMod/inst_Sqrt/blk000002e4/blk00000308
    SLICE_X56Y109.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000002e4/sig0000080f
    SLICE_X56Y109.COUT   Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/sig000003ee
                                                       inst_BatFFTMod/inst_Sqrt/blk000002e4/blk00000304
    SLICE_X56Y110.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000002e4/sig0000080b
    SLICE_X56Y110.COUT   Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/sig000003a9
                                                       inst_BatFFTMod/inst_Sqrt/blk000002e4/blk00000300
    SLICE_X56Y111.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000002e4/sig00000807
    SLICE_X56Y111.BMUX   Tcinb                 0.310   inst_BatFFTMod/inst_Sqrt/sig000003ba
                                                       inst_BatFFTMod/inst_Sqrt/blk000002e4/blk000002e9
    SLICE_X51Y109.B4     net (fanout=20)       1.541   inst_BatFFTMod/inst_Sqrt/sig00000145
    SLICE_X51Y109.CLK    Tas                   0.373   inst_BatFFTMod/inst_Sqrt/sig0000038b
                                                       inst_BatFFTMod/inst_Sqrt/blk0000073a
                                                       inst_BatFFTMod/inst_Sqrt/blk0000034b
    -------------------------------------------------  ---------------------------
    Total                                      9.382ns (3.104ns logic, 6.278ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatFFTMod/inst_Sqrt/blk000007d5 (FF)
  Destination:          inst_BatFFTMod/inst_Sqrt/blk0000034b (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.374ns (Levels of Logic = 12)
  Clock Path Skew:      -0.018ns (0.296 - 0.314)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatFFTMod/inst_Sqrt/blk000007d5 to inst_BatFFTMod/inst_Sqrt/blk0000034b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y110.CQ     Tcko                  0.525   inst_BatFFTMod/inst_Sqrt/sig00000144
                                                       inst_BatFFTMod/inst_Sqrt/blk000007d5
    SLICE_X58Y111.A2     net (fanout=4)        2.300   inst_BatFFTMod/inst_Sqrt/sig00000184
    SLICE_X58Y111.COUT   Topcya                0.472   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig00000776
                                                       inst_BatFFTMod/inst_Sqrt/blk0000027e/blk000002bd
                                                       inst_BatFFTMod/inst_Sqrt/blk0000027e/blk000002a8
    SLICE_X58Y112.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig00000776
    SLICE_X58Y112.COUT   Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig00000772
                                                       inst_BatFFTMod/inst_Sqrt/blk0000027e/blk000002a4
    SLICE_X58Y113.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig00000772
    SLICE_X58Y113.COUT   Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig0000076e
                                                       inst_BatFFTMod/inst_Sqrt/blk0000027e/blk000002a0
    SLICE_X58Y114.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig0000076e
    SLICE_X58Y114.COUT   Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig0000076a
                                                       inst_BatFFTMod/inst_Sqrt/blk0000027e/blk0000029c
    SLICE_X58Y115.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig0000076a
    SLICE_X58Y115.COUT   Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig00000766
                                                       inst_BatFFTMod/inst_Sqrt/blk0000027e/blk00000298
    SLICE_X58Y116.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig00000766
    SLICE_X58Y116.AMUX   Tcina                 0.210   inst_BatFFTMod/inst_Sqrt/sig00000375
                                                       inst_BatFFTMod/inst_Sqrt/blk0000027e/blk00000283
    SLICE_X56Y112.B3     net (fanout=38)       1.163   inst_BatFFTMod/inst_Sqrt/sig00000185
    SLICE_X56Y112.B      Tilo                  0.254   inst_BatFFTMod/inst_Sqrt/sig000003bd
                                                       inst_BatFFTMod/inst_Sqrt/blk000006a2
    SLICE_X56Y108.D2     net (fanout=2)        1.340   inst_BatFFTMod/inst_Sqrt/sig000001a2
    SLICE_X56Y108.COUT   Topcyd                0.312   inst_BatFFTMod/inst_Sqrt/blk000002e4/sig0000080f
                                                       inst_BatFFTMod/inst_Sqrt/blk000002e4/blk0000031d
                                                       inst_BatFFTMod/inst_Sqrt/blk000002e4/blk00000308
    SLICE_X56Y109.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000002e4/sig0000080f
    SLICE_X56Y109.COUT   Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/sig000003ee
                                                       inst_BatFFTMod/inst_Sqrt/blk000002e4/blk00000304
    SLICE_X56Y110.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000002e4/sig0000080b
    SLICE_X56Y110.COUT   Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/sig000003a9
                                                       inst_BatFFTMod/inst_Sqrt/blk000002e4/blk00000300
    SLICE_X56Y111.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000002e4/sig00000807
    SLICE_X56Y111.BMUX   Tcinb                 0.310   inst_BatFFTMod/inst_Sqrt/sig000003ba
                                                       inst_BatFFTMod/inst_Sqrt/blk000002e4/blk000002e9
    SLICE_X51Y109.B4     net (fanout=20)       1.541   inst_BatFFTMod/inst_Sqrt/sig00000145
    SLICE_X51Y109.CLK    Tas                   0.373   inst_BatFFTMod/inst_Sqrt/sig0000038b
                                                       inst_BatFFTMod/inst_Sqrt/blk0000073a
                                                       inst_BatFFTMod/inst_Sqrt/blk0000034b
    -------------------------------------------------  ---------------------------
    Total                                      9.374ns (3.006ns logic, 6.368ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatFFTMod/inst_Sqrt/blk000007d5 (FF)
  Destination:          inst_BatFFTMod/inst_Sqrt/blk0000034b (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.323ns (Levels of Logic = 14)
  Clock Path Skew:      -0.018ns (0.296 - 0.314)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatFFTMod/inst_Sqrt/blk000007d5 to inst_BatFFTMod/inst_Sqrt/blk0000034b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y110.CQ     Tcko                  0.525   inst_BatFFTMod/inst_Sqrt/sig00000144
                                                       inst_BatFFTMod/inst_Sqrt/blk000007d5
    SLICE_X58Y111.A2     net (fanout=4)        2.300   inst_BatFFTMod/inst_Sqrt/sig00000184
    SLICE_X58Y111.COUT   Topcya                0.472   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig00000776
                                                       inst_BatFFTMod/inst_Sqrt/blk0000027e/blk000002bd
                                                       inst_BatFFTMod/inst_Sqrt/blk0000027e/blk000002a8
    SLICE_X58Y112.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig00000776
    SLICE_X58Y112.COUT   Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig00000772
                                                       inst_BatFFTMod/inst_Sqrt/blk0000027e/blk000002a4
    SLICE_X58Y113.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig00000772
    SLICE_X58Y113.COUT   Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig0000076e
                                                       inst_BatFFTMod/inst_Sqrt/blk0000027e/blk000002a0
    SLICE_X58Y114.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig0000076e
    SLICE_X58Y114.COUT   Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig0000076a
                                                       inst_BatFFTMod/inst_Sqrt/blk0000027e/blk0000029c
    SLICE_X58Y115.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig0000076a
    SLICE_X58Y115.COUT   Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig00000766
                                                       inst_BatFFTMod/inst_Sqrt/blk0000027e/blk00000298
    SLICE_X58Y116.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000027e/sig00000766
    SLICE_X58Y116.AMUX   Tcina                 0.210   inst_BatFFTMod/inst_Sqrt/sig00000375
                                                       inst_BatFFTMod/inst_Sqrt/blk0000027e/blk00000283
    SLICE_X59Y106.D3     net (fanout=38)       1.815   inst_BatFFTMod/inst_Sqrt/sig00000185
    SLICE_X59Y106.D      Tilo                  0.259   inst_BatFFTMod/inst_Sqrt/sig00000389
                                                       inst_BatFFTMod/inst_Sqrt/blk00000690
    SLICE_X56Y106.C5     net (fanout=2)        0.424   inst_BatFFTMod/inst_Sqrt/sig000001ab
    SLICE_X56Y106.COUT   Topcyc                0.328   inst_BatFFTMod/inst_Sqrt/blk000002e4/sig00000817
                                                       inst_BatFFTMod/inst_Sqrt/blk000002e4/blk00000314
                                                       inst_BatFFTMod/inst_Sqrt/blk000002e4/blk00000310
    SLICE_X56Y107.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000002e4/sig00000817
    SLICE_X56Y107.COUT   Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/blk000002e4/sig00000813
                                                       inst_BatFFTMod/inst_Sqrt/blk000002e4/blk0000030c
    SLICE_X56Y108.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000002e4/sig00000813
    SLICE_X56Y108.COUT   Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/blk000002e4/sig0000080f
                                                       inst_BatFFTMod/inst_Sqrt/blk000002e4/blk00000308
    SLICE_X56Y109.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000002e4/sig0000080f
    SLICE_X56Y109.COUT   Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/sig000003ee
                                                       inst_BatFFTMod/inst_Sqrt/blk000002e4/blk00000304
    SLICE_X56Y110.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000002e4/sig0000080b
    SLICE_X56Y110.COUT   Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/sig000003a9
                                                       inst_BatFFTMod/inst_Sqrt/blk000002e4/blk00000300
    SLICE_X56Y111.CIN    net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000002e4/sig00000807
    SLICE_X56Y111.BMUX   Tcinb                 0.310   inst_BatFFTMod/inst_Sqrt/sig000003ba
                                                       inst_BatFFTMod/inst_Sqrt/blk000002e4/blk000002e9
    SLICE_X51Y109.B4     net (fanout=20)       1.541   inst_BatFFTMod/inst_Sqrt/sig00000145
    SLICE_X51Y109.CLK    Tas                   0.373   inst_BatFFTMod/inst_Sqrt/sig0000038b
                                                       inst_BatFFTMod/inst_Sqrt/blk0000073a
                                                       inst_BatFFTMod/inst_Sqrt/blk0000034b
    -------------------------------------------------  ---------------------------
    Total                                      9.323ns (3.213ns logic, 6.110ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point s_DA_DataMem_0 (SLICE_X15Y62.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          s_DA_DataMem_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.271ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.297 - 0.304)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to s_DA_DataMem_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1RDEMPTY   Tmcbcko_RDEMPTY       2.270   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X30Y62.D2      net (fanout=42)       4.400   s_P1_RD_EMPTY
    SLICE_X30Y62.DMUX    Tilo                  0.326   s_BufDacRAddr<8>
                                                       _n1702_inv1
    SLICE_X15Y62.CE      net (fanout=9)        1.885   _n1702_inv
    SLICE_X15Y62.CLK     Tceck                 0.390   s_DA_DataMem<1>
                                                       s_DA_DataMem_0
    -------------------------------------------------  ---------------------------
    Total                                      9.271ns (2.986ns logic, 6.285ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_DacState_FSM_FFd2 (FF)
  Destination:          s_DA_DataMem_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.781ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.297 - 0.308)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s_DacState_FSM_FFd2 to s_DA_DataMem_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.BQ      Tcko                  0.430   s_DacState_FSM_FFd2
                                                       s_DacState_FSM_FFd2
    SLICE_X30Y62.D5      net (fanout=65)       2.750   s_DacState_FSM_FFd2
    SLICE_X30Y62.DMUX    Tilo                  0.326   s_BufDacRAddr<8>
                                                       _n1702_inv1
    SLICE_X15Y62.CE      net (fanout=9)        1.885   _n1702_inv
    SLICE_X15Y62.CLK     Tceck                 0.390   s_DA_DataMem<1>
                                                       s_DA_DataMem_0
    -------------------------------------------------  ---------------------------
    Total                                      5.781ns (1.146ns logic, 4.635ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_DacState_FSM_FFd1 (FF)
  Destination:          s_DA_DataMem_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.641ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.297 - 0.308)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s_DacState_FSM_FFd1 to s_DA_DataMem_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.AQ      Tcko                  0.430   s_DacState_FSM_FFd2
                                                       s_DacState_FSM_FFd1
    SLICE_X30Y62.D4      net (fanout=110)      2.610   s_DacState_FSM_FFd1
    SLICE_X30Y62.DMUX    Tilo                  0.326   s_BufDacRAddr<8>
                                                       _n1702_inv1
    SLICE_X15Y62.CE      net (fanout=9)        1.885   _n1702_inv
    SLICE_X15Y62.CLK     Tceck                 0.390   s_DA_DataMem<1>
                                                       s_DA_DataMem_0
    -------------------------------------------------  ---------------------------
    Total                                      5.641ns (1.146ns logic, 4.495ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point s_DA_DataMem_1 (SLICE_X15Y62.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          s_DA_DataMem_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.263ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.297 - 0.304)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to s_DA_DataMem_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1RDEMPTY   Tmcbcko_RDEMPTY       2.270   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X30Y62.D2      net (fanout=42)       4.400   s_P1_RD_EMPTY
    SLICE_X30Y62.DMUX    Tilo                  0.326   s_BufDacRAddr<8>
                                                       _n1702_inv1
    SLICE_X15Y62.CE      net (fanout=9)        1.885   _n1702_inv
    SLICE_X15Y62.CLK     Tceck                 0.382   s_DA_DataMem<1>
                                                       s_DA_DataMem_1
    -------------------------------------------------  ---------------------------
    Total                                      9.263ns (2.978ns logic, 6.285ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_DacState_FSM_FFd2 (FF)
  Destination:          s_DA_DataMem_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.773ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.297 - 0.308)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s_DacState_FSM_FFd2 to s_DA_DataMem_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.BQ      Tcko                  0.430   s_DacState_FSM_FFd2
                                                       s_DacState_FSM_FFd2
    SLICE_X30Y62.D5      net (fanout=65)       2.750   s_DacState_FSM_FFd2
    SLICE_X30Y62.DMUX    Tilo                  0.326   s_BufDacRAddr<8>
                                                       _n1702_inv1
    SLICE_X15Y62.CE      net (fanout=9)        1.885   _n1702_inv
    SLICE_X15Y62.CLK     Tceck                 0.382   s_DA_DataMem<1>
                                                       s_DA_DataMem_1
    -------------------------------------------------  ---------------------------
    Total                                      5.773ns (1.138ns logic, 4.635ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_DacState_FSM_FFd1 (FF)
  Destination:          s_DA_DataMem_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.633ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.297 - 0.308)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s_DacState_FSM_FFd1 to s_DA_DataMem_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y59.AQ      Tcko                  0.430   s_DacState_FSM_FFd2
                                                       s_DacState_FSM_FFd1
    SLICE_X30Y62.D4      net (fanout=110)      2.610   s_DacState_FSM_FFd1
    SLICE_X30Y62.DMUX    Tilo                  0.326   s_BufDacRAddr<8>
                                                       _n1702_inv1
    SLICE_X15Y62.CE      net (fanout=9)        1.885   _n1702_inv
    SLICE_X15Y62.CLK     Tceck                 0.382   s_DA_DataMem<1>
                                                       s_DA_DataMem_1
    -------------------------------------------------  ---------------------------
    Total                                      5.633ns (1.138ns logic, 4.495ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in" TS_p_AD_SCO / 5
        HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------

Paths for end point inst_BatHet/inst_HDFilter/blk00000003/blk000000ac (DSP48_X1Y9.OPMODE2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatHet/inst_HDFilter/blk00000003/blk0000001b (FF)
  Destination:          inst_BatHet/inst_HDFilter/blk00000003/blk000000ac (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.139ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.067 - 0.062)
  Source Clock:         s_UserClk rising at 10.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatHet/inst_HDFilter/blk00000003/blk0000001b to inst_BatHet/inst_HDFilter/blk00000003/blk000000ac
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y38.BQ      Tcko                  0.198   inst_BatHet/inst_HDFilter/blk00000003/sig0000012c
                                                       inst_BatHet/inst_HDFilter/blk00000003/blk0000001b
    DSP48_X1Y9.OPMODE2   net (fanout=5)        0.143   inst_BatHet/inst_HDFilter/blk00000003/sig0000012c
    DSP48_X1Y9.CLK       Tdspckd_OPMODE_OPMODEREG(-Th)     0.202   inst_BatHet/inst_HDFilter/blk00000003/blk000000ac
                                                       inst_BatHet/inst_HDFilter/blk00000003/blk000000ac
    -------------------------------------------------  ---------------------------
    Total                                      0.139ns (-0.004ns logic, 0.143ns route)
                                                       (-2.9% logic, 102.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatFreqDiv/inst_FDFilter/blk00000003/blk000000ab (DSP48_X1Y15.OPMODE2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatFreqDiv/inst_FDFilter/blk00000003/blk0000001b (FF)
  Destination:          inst_BatFreqDiv/inst_FDFilter/blk00000003/blk000000ab (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.077 - 0.072)
  Source Clock:         s_UserClk rising at 10.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatFreqDiv/inst_FDFilter/blk00000003/blk0000001b to inst_BatFreqDiv/inst_FDFilter/blk00000003/blk000000ab
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y62.BQ      Tcko                  0.200   inst_BatFreqDiv/inst_FDFilter/blk00000003/sig0000012c
                                                       inst_BatFreqDiv/inst_FDFilter/blk00000003/blk0000001b
    DSP48_X1Y15.OPMODE2  net (fanout=5)        0.142   inst_BatFreqDiv/inst_FDFilter/blk00000003/sig0000012c
    DSP48_X1Y15.CLK      Tdspckd_OPMODE_OPMODEREG(-Th)     0.202   inst_BatFreqDiv/inst_FDFilter/blk00000003/blk000000ab
                                                       inst_BatFreqDiv/inst_FDFilter/blk00000003/blk000000ab
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (-0.002ns logic, 0.142ns route)
                                                       (-1.4% logic, 101.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatHet/inst_HDFilter/blk00000003/blk000000ac (DSP48_X1Y9.OPMODE1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatHet/inst_HDFilter/blk00000003/blk0000001c (FF)
  Destination:          inst_BatHet/inst_HDFilter/blk00000003/blk000000ac (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.188ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.067 - 0.065)
  Source Clock:         s_UserClk rising at 10.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatHet/inst_HDFilter/blk00000003/blk0000001c to inst_BatHet/inst_HDFilter/blk00000003/blk000000ac
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y37.DMUX    Tshcko                0.244   inst_BatHet/inst_HDFilter/blk00000003/sig00000130
                                                       inst_BatHet/inst_HDFilter/blk00000003/blk0000001c
    DSP48_X1Y9.OPMODE1   net (fanout=5)        0.146   inst_BatHet/inst_HDFilter/blk00000003/sig0000012e
    DSP48_X1Y9.CLK       Tdspckd_OPMODE_OPMODEREG(-Th)     0.202   inst_BatHet/inst_HDFilter/blk00000003/blk000000ac
                                                       inst_BatHet/inst_HDFilter/blk00000003/blk000000ac
    -------------------------------------------------  ---------------------------
    Total                                      0.188ns (0.042ns logic, 0.146ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in" TS_p_AD_SCO / 5
        HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: inst_BatFFTMod/inst_BatOutpBR/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: inst_BatFFTMod/inst_BatOutpBR/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y33.CLKAWRCLK
  Clock network: s_UserClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB)
  Physical resource: inst_BatFFTMod/inst_BatOutpBR/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: inst_BatFFTMod/inst_BatOutpBR/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y33.CLKBRDCLK
  Clock network: s_UserClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA)
  Physical resource: inst_BatHet/inst_HDFilter/blk00000003/blk000000b0/blk000000b2/CLKAWRCLK
  Logical resource: inst_BatHet/inst_HDFilter/blk00000003/blk000000b0/blk000000b2/CLKAWRCLK
  Location pin: RAMB8_X3Y20.CLKAWRCLK
  Clock network: s_UserClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "p_AD_R_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP 
"p_AD_SCO" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.647ns.
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_R_Data_1 (SLICE_X31Y85.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.353ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               p_AD_R_SDO (PAD)
  Destination:          inst_BatADC/s_R_Data_1 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      8.341ns (Levels of Logic = 2)
  Clock Path Delay:     3.719ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p_AD_R_SDO to inst_BatADC/s_R_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B11.I                Tiopi                 1.557   p_AD_R_SDO
                                                       p_AD_R_SDO
                                                       inst_BatADC/inst_SDOBuf
                                                       ProtoComp665.IMUX.34
    SLICE_X31Y85.A3      net (fanout=2)        6.411   inst_BatADC/s_AD_SDO_R_buf
    SLICE_X31Y85.CLK     Tas                   0.373   inst_BatADC/s_R_Data<7>
                                                       inst_BatADC/Mmux_s_R_Data[30]_s_R_Data[29]_mux_24_OUT121
                                                       inst_BatADC/s_R_Data_1
    -------------------------------------------------  ---------------------------
    Total                                      8.341ns (1.930ns logic, 6.411ns route)
                                                       (23.1% logic, 76.9% route)

  Minimum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/s_R_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.344   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp665.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.810   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.197   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X31Y85.CLK     net (fanout=27)       1.368   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.719ns (1.541ns logic, 2.178ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_R_Data_0 (SLICE_X31Y85.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.382ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               p_AD_R_SDO (PAD)
  Destination:          inst_BatADC/s_R_Data_0 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      8.312ns (Levels of Logic = 2)
  Clock Path Delay:     3.719ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p_AD_R_SDO to inst_BatADC/s_R_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B11.I                Tiopi                 1.557   p_AD_R_SDO
                                                       p_AD_R_SDO
                                                       inst_BatADC/inst_SDOBuf
                                                       ProtoComp665.IMUX.34
    SLICE_X31Y85.D5      net (fanout=2)        6.491   inst_BatADC/s_AD_SDO_R_buf
    SLICE_X31Y85.CLK     Tas                   0.264   inst_BatADC/s_R_Data<7>
                                                       inst_BatADC/Mmux_s_R_Data[30]_s_R_Data[29]_mux_24_OUT11
                                                       inst_BatADC/s_R_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      8.312ns (1.821ns logic, 6.491ns route)
                                                       (21.9% logic, 78.1% route)

  Minimum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/s_R_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.344   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp665.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.810   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.197   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X31Y85.CLK     net (fanout=27)       1.368   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.719ns (1.541ns logic, 2.178ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "p_AD_R_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP "p_AD_SCO" LOW;
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_R_Data_0 (SLICE_X31Y85.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      27.358ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               p_AD_R_SDO (PAD)
  Destination:          inst_BatADC/s_R_Data_0 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      4.307ns (Levels of Logic = 2)
  Clock Path Delay:     1.924ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: p_AD_R_SDO to inst_BatADC/s_R_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B11.I                Tiopi                 0.763   p_AD_R_SDO
                                                       p_AD_R_SDO
                                                       inst_BatADC/inst_SDOBuf
                                                       ProtoComp665.IMUX.34
    SLICE_X31Y85.D5      net (fanout=2)        3.389   inst_BatADC/s_AD_SDO_R_buf
    SLICE_X31Y85.CLK     Tah         (-Th)    -0.155   inst_BatADC/s_R_Data<7>
                                                       inst_BatADC/Mmux_s_R_Data[30]_s_R_Data[29]_mux_24_OUT11
                                                       inst_BatADC/s_R_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      4.307ns (0.918ns logic, 3.389ns route)
                                                       (21.3% logic, 78.7% route)

  Maximum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/s_R_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.887   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp665.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.284   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.063   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X31Y85.CLK     net (fanout=27)       0.690   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.924ns (0.950ns logic, 0.974ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_R_Data_1 (SLICE_X31Y85.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      27.388ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               p_AD_R_SDO (PAD)
  Destination:          inst_BatADC/s_R_Data_1 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      4.337ns (Levels of Logic = 2)
  Clock Path Delay:     1.924ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: p_AD_R_SDO to inst_BatADC/s_R_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B11.I                Tiopi                 0.763   p_AD_R_SDO
                                                       p_AD_R_SDO
                                                       inst_BatADC/inst_SDOBuf
                                                       ProtoComp665.IMUX.34
    SLICE_X31Y85.A3      net (fanout=2)        3.359   inst_BatADC/s_AD_SDO_R_buf
    SLICE_X31Y85.CLK     Tah         (-Th)    -0.215   inst_BatADC/s_R_Data<7>
                                                       inst_BatADC/Mmux_s_R_Data[30]_s_R_Data[29]_mux_24_OUT121
                                                       inst_BatADC/s_R_Data_1
    -------------------------------------------------  ---------------------------
    Total                                      4.337ns (0.978ns logic, 3.359ns route)
                                                       (22.6% logic, 77.4% route)

  Maximum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/s_R_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.887   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp665.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.284   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.063   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X31Y85.CLK     net (fanout=27)       0.690   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.924ns (0.950ns logic, 0.974ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "p_AD_L_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP 
"p_AD_SCO" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.950ns.
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_L_Data_1 (SLICE_X23Y85.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.050ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               p_AD_L_SDO (PAD)
  Destination:          inst_BatADC/s_L_Data_1 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      8.665ns (Levels of Logic = 2)
  Clock Path Delay:     3.740ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p_AD_L_SDO to inst_BatADC/s_L_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D14.I                Tiopi                 1.557   p_AD_L_SDO
                                                       p_AD_L_SDO
                                                       inst_BatADC/inst_SDOLBuf
                                                       ProtoComp665.IMUX.33
    SLICE_X23Y85.A3      net (fanout=2)        6.735   inst_BatADC/s_AD_SDO_L_buf
    SLICE_X23Y85.CLK     Tas                   0.373   inst_BatADC/s_L_Data<7>
                                                       inst_BatADC/Mmux_s_L_Data[30]_s_L_Data[29]_mux_25_OUT121
                                                       inst_BatADC/s_L_Data_1
    -------------------------------------------------  ---------------------------
    Total                                      8.665ns (1.930ns logic, 6.735ns route)
                                                       (22.3% logic, 77.7% route)

  Minimum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/s_L_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.344   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp665.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.810   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.197   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X23Y85.CLK     net (fanout=27)       1.389   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (1.541ns logic, 2.199ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_L_Data_0 (SLICE_X23Y85.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.079ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               p_AD_L_SDO (PAD)
  Destination:          inst_BatADC/s_L_Data_0 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      8.636ns (Levels of Logic = 2)
  Clock Path Delay:     3.740ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p_AD_L_SDO to inst_BatADC/s_L_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D14.I                Tiopi                 1.557   p_AD_L_SDO
                                                       p_AD_L_SDO
                                                       inst_BatADC/inst_SDOLBuf
                                                       ProtoComp665.IMUX.33
    SLICE_X23Y85.D5      net (fanout=2)        6.815   inst_BatADC/s_AD_SDO_L_buf
    SLICE_X23Y85.CLK     Tas                   0.264   inst_BatADC/s_L_Data<7>
                                                       inst_BatADC/Mmux_s_L_Data[30]_s_L_Data[29]_mux_25_OUT11
                                                       inst_BatADC/s_L_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      8.636ns (1.821ns logic, 6.815ns route)
                                                       (21.1% logic, 78.9% route)

  Minimum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/s_L_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.344   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp665.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.810   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.197   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X23Y85.CLK     net (fanout=27)       1.389   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (1.541ns logic, 2.199ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "p_AD_L_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP "p_AD_SCO" LOW;
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_L_Data_0 (SLICE_X23Y85.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      27.662ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               p_AD_L_SDO (PAD)
  Destination:          inst_BatADC/s_L_Data_0 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      4.632ns (Levels of Logic = 2)
  Clock Path Delay:     1.945ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: p_AD_L_SDO to inst_BatADC/s_L_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D14.I                Tiopi                 0.763   p_AD_L_SDO
                                                       p_AD_L_SDO
                                                       inst_BatADC/inst_SDOLBuf
                                                       ProtoComp665.IMUX.33
    SLICE_X23Y85.D5      net (fanout=2)        3.714   inst_BatADC/s_AD_SDO_L_buf
    SLICE_X23Y85.CLK     Tah         (-Th)    -0.155   inst_BatADC/s_L_Data<7>
                                                       inst_BatADC/Mmux_s_L_Data[30]_s_L_Data[29]_mux_25_OUT11
                                                       inst_BatADC/s_L_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      4.632ns (0.918ns logic, 3.714ns route)
                                                       (19.8% logic, 80.2% route)

  Maximum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/s_L_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.887   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp665.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.284   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.063   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X23Y85.CLK     net (fanout=27)       0.711   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (0.950ns logic, 0.995ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_L_Data_1 (SLICE_X23Y85.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      27.692ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               p_AD_L_SDO (PAD)
  Destination:          inst_BatADC/s_L_Data_1 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      4.662ns (Levels of Logic = 2)
  Clock Path Delay:     1.945ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: p_AD_L_SDO to inst_BatADC/s_L_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D14.I                Tiopi                 0.763   p_AD_L_SDO
                                                       p_AD_L_SDO
                                                       inst_BatADC/inst_SDOLBuf
                                                       ProtoComp665.IMUX.33
    SLICE_X23Y85.A3      net (fanout=2)        3.684   inst_BatADC/s_AD_SDO_L_buf
    SLICE_X23Y85.CLK     Tah         (-Th)    -0.215   inst_BatADC/s_L_Data<7>
                                                       inst_BatADC/Mmux_s_L_Data[30]_s_L_Data[29]_mux_25_OUT121
                                                       inst_BatADC/s_L_Data_1
    -------------------------------------------------  ---------------------------
    Total                                      4.662ns (0.978ns logic, 3.684ns route)
                                                       (21.0% logic, 79.0% route)

  Maximum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/s_L_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.887   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp665.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.284   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.063   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X23Y85.CLK     net (fanout=27)       0.711   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (0.950ns logic, 0.995ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "p_AD_R_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP 
"p_AD_SCO" HIGH;
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.102ns.
--------------------------------------------------------------------------------

Paths for end point p_AD_R_SDI (D11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.898ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               inst_BatADC/AD_L_SDI (FF)
  Destination:          p_AD_R_SDI (PAD)
  Source Clock:         s_SCO_buf_BUFG rising at 0.000ns
  Requirement:          13.000ns
  Data Path Delay:      6.581ns (Levels of Logic = 1)
  Clock Path Delay:     4.496ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.557   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp665.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.994   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X35Y112.CLK    net (fanout=27)       1.736   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (1.766ns logic, 2.730ns route)
                                                       (39.3% logic, 60.7% route)

  Maximum Data Path at Slow Process Corner: inst_BatADC/AD_L_SDI to p_AD_R_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y112.DMUX   Tshcko                0.518   inst_BatADC/s_AdcWState_FSM_FFd1
                                                       inst_BatADC/AD_L_SDI
    D11.O                net (fanout=3)        3.341   inst_BatADC/AD_L_SDI
    D11.PAD              Tioop                 2.722   p_AD_R_SDI
                                                       p_AD_R_SDI_OBUF
                                                       p_AD_R_SDI
    -------------------------------------------------  ---------------------------
    Total                                      6.581ns (3.240ns logic, 3.341ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "p_AD_R_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP "p_AD_SCO" HIGH;
--------------------------------------------------------------------------------

Paths for end point p_AD_R_SDI (D11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.063ns (clock arrival + clock path + data path - uncertainty)
  Source:               inst_BatADC/AD_L_SDI (FF)
  Destination:          p_AD_R_SDI (PAD)
  Source Clock:         s_SCO_buf_BUFG rising at 0.000ns
  Data Path Delay:      3.302ns (Levels of Logic = 1)
  Clock Path Delay:     1.786ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.763   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp665.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.272   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X35Y112.CLK    net (fanout=27)       0.692   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.822ns logic, 0.964ns route)
                                                       (46.0% logic, 54.0% route)

  Minimum Data Path at Fast Process Corner: inst_BatADC/AD_L_SDI to p_AD_R_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y112.DMUX   Tshcko                0.244   inst_BatADC/s_AdcWState_FSM_FFd1
                                                       inst_BatADC/AD_L_SDI
    D11.O                net (fanout=3)        1.662   inst_BatADC/AD_L_SDI
    D11.PAD              Tioop                 1.396   p_AD_R_SDI
                                                       p_AD_R_SDI_OBUF
                                                       p_AD_R_SDI
    -------------------------------------------------  ---------------------------
    Total                                      3.302ns (1.640ns logic, 1.662ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "p_AD_L_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP 
"p_AD_SCO" HIGH;
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.695ns.
--------------------------------------------------------------------------------

Paths for end point p_AD_L_SDI (F13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.305ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               inst_BatADC/AD_L_SDI (FF)
  Destination:          p_AD_L_SDI (PAD)
  Source Clock:         s_SCO_buf_BUFG rising at 0.000ns
  Requirement:          13.000ns
  Data Path Delay:      8.174ns (Levels of Logic = 1)
  Clock Path Delay:     4.496ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.557   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp665.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.994   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X35Y112.CLK    net (fanout=27)       1.736   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (1.766ns logic, 2.730ns route)
                                                       (39.3% logic, 60.7% route)

  Maximum Data Path at Slow Process Corner: inst_BatADC/AD_L_SDI to p_AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y112.DMUX   Tshcko                0.518   inst_BatADC/s_AdcWState_FSM_FFd1
                                                       inst_BatADC/AD_L_SDI
    F13.O                net (fanout=3)        4.934   inst_BatADC/AD_L_SDI
    F13.PAD              Tioop                 2.722   p_AD_L_SDI
                                                       p_AD_L_SDI_OBUF
                                                       p_AD_L_SDI
    -------------------------------------------------  ---------------------------
    Total                                      8.174ns (3.240ns logic, 4.934ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "p_AD_L_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP "p_AD_SCO" HIGH;
--------------------------------------------------------------------------------

Paths for end point p_AD_L_SDI (F13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.042ns (clock arrival + clock path + data path - uncertainty)
  Source:               inst_BatADC/AD_L_SDI (FF)
  Destination:          p_AD_L_SDI (PAD)
  Source Clock:         s_SCO_buf_BUFG rising at 0.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 1)
  Clock Path Delay:     1.786ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.763   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp665.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.272   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X35Y112.CLK    net (fanout=27)       0.692   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.822ns logic, 0.964ns route)
                                                       (46.0% logic, 54.0% route)

  Minimum Data Path at Fast Process Corner: inst_BatADC/AD_L_SDI to p_AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y112.DMUX   Tshcko                0.244   inst_BatADC/s_AdcWState_FSM_FFd1
                                                       inst_BatADC/AD_L_SDI
    F13.O                net (fanout=3)        2.641   inst_BatADC/AD_L_SDI
    F13.PAD              Tioop                 1.396   p_AD_L_SDI
                                                       p_AD_L_SDI_OBUF
                                                       p_AD_L_SDI
    -------------------------------------------------  ---------------------------
    Total                                      4.281ns (1.640ns logic, 2.641ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_p_AD_SCO
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p_AD_SCO                    |     50.000ns|     49.530ns|     47.735ns|            0|            0|         1596|      1478733|
| TS_inst_BigMem_memc3_infrastru|     13.333ns|      9.592ns|          N/A|            0|            0|        20458|            0|
| cture_inst_mcb_drp_clk_bufg_in|             |             |             |             |             |             |             |
| TS_inst_BigMem_memc3_infrastru|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| cture_inst_clk_2x_180         |             |             |             |             |             |             |             |
| TS_inst_BigMem_memc3_infrastru|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| cture_inst_clk_2x_0           |             |             |             |             |             |             |             |
| TS_inst_BigMem_memc3_infrastru|     10.000ns|      9.547ns|          N/A|            0|            0|      1458275|            0|
| cture_inst_clk0_bufg_in       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock p_AD_SCO
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
p_AD_L_SDO  |  -20.050(F)|      SLOW  |   22.338(F)|      FAST  |s_SCO_buf_BUFG    |  25.000|
p_AD_R_SDO  |  -20.353(F)|      SLOW  |   22.642(F)|      FAST  |s_SCO_buf_BUFG    |  25.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock p_AD_SCO to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
p_AD_L_SDI  |        12.695(R)|      SLOW  |         6.042(R)|      FAST  |s_SCO_buf_BUFG    |   0.000|
p_AD_R_SDI  |        11.102(R)|      SLOW  |         5.063(R)|      FAST  |s_SCO_buf_BUFG    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock p_AD_SCO
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p_AD_SCO       |    9.592|    6.266|    4.953|    7.243|
---------------+---------+---------+---------+---------+

COMP "p_AD_R_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP "p_AD_SCO" LOW;
Worst Case Data Window 2.289; Ideal Clock Offset To Actual Clock 6.003; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
p_AD_R_SDO        |  -20.353(F)|      SLOW  |   22.642(F)|      FAST  |   15.353|   27.358|       -6.003|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|     -20.353|         -  |      22.642|         -  |   15.353|   27.358|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "p_AD_L_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP "p_AD_SCO" LOW;
Worst Case Data Window 2.288; Ideal Clock Offset To Actual Clock 6.306; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
p_AD_L_SDO        |  -20.050(F)|      SLOW  |   22.338(F)|      FAST  |   15.050|   27.662|       -6.306|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|     -20.050|         -  |      22.338|         -  |   15.050|   27.662|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "p_AD_R_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP "p_AD_SCO" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
p_AD_R_SDI                                     |       11.102|      SLOW  |        5.063|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "p_AD_L_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP "p_AD_SCO" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
p_AD_L_SDI                                     |       12.695|      SLOW  |        6.042|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1480335 paths, 0 nets, and 33484 connections

Design statistics:
   Minimum period:  49.530ns{1}   (Maximum frequency:  20.190MHz)
   Minimum input required time before clock:   4.950ns
   Minimum output required time after clock:  12.695ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 26 06:45:32 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 439 MB



