$date
	Wed Feb 05 15:38:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module AND_Dff_tb $end
$var wire 1 ! Q $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % clock $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
x!
$end
#10
1$
#20
0$
1#
#30
0!
1%
1$
#40
0%
0$
0#
1"
#50
1$
#60
0$
1#
#70
1!
1%
1$
#80
