and r0, r1, r2, lsl #9 
add r2, r0, #1 
orr r3, r2, #6 
bic r3, r1, r3 
mvn r0, r3 
