<stg><name>compute_Pipeline_VITIS_LOOP_204_12</name>


<trans_list>

<trans id="70" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %val2_2_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %val2_2

]]></Node>
<StgValue><ssdm name="val2_2_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %j_9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc125

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc125:0 %j = load i7 %j_9

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc125:1 %icmp_ln204 = icmp_eq  i7 %j, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln204"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc125:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc125:3 %add_ln204 = add i7 %j, i7 1

]]></Node>
<StgValue><ssdm name="add_ln204"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc125:4 %br_ln204 = br i1 %icmp_ln204, void %fpga_resource_limit_hint.for.inc125.25_begin, void %for.inc138.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc125.25_begin:2 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc125.25_begin:3 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc125.25_begin:4 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc125.25_begin:5 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.inc125.25_begin:6 %zext_ln210 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln210"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc125.25_begin:7 %reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="reg_file_5_0_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc125.25_begin:8 %reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="reg_file_5_1_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc125.25_begin:9 %trunc_ln210 = trunc i7 %j

]]></Node>
<StgValue><ssdm name="trunc_ln210"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc125.25_begin:10 %reg_file_5_0_load = load i11 %reg_file_5_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_0_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc125.25_begin:11 %reg_file_5_1_load = load i11 %reg_file_5_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_1_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc125.25_begin:14 %br_ln212 = br i1 %trunc_ln210, void %arrayidx1172013.case.0, void %arrayidx1172013.case.1

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc125.27_end:0 %specresourcelimit_ln213 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_32, void @empty_28, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln213"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc125.27_end:1 %rend28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend28"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc125.27_end:2 %specresourcelimit_ln213 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_19, void @empty_28, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln213"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc125.27_end:3 %rend26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend26"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc125.27_end:4 %specresourcelimit_ln213 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_20, void @empty_28, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln213"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc125.27_end:5 %rend24 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend24"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc125.27_end:6 %store_ln204 = store i7 %add_ln204, i7 %j_9

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc125.27_end:7 %br_ln204 = br void %for.inc125

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc125.25_begin:10 %reg_file_5_0_load = load i11 %reg_file_5_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_0_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc125.25_begin:11 %reg_file_5_1_load = load i11 %reg_file_5_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_5_1_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc125.25_begin:12 %val1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_5_0_load, i16 %reg_file_5_1_load, i1 %trunc_ln210

]]></Node>
<StgValue><ssdm name="val1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="5" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc125.25_begin:13 %div1 = hdiv i16 %val1, i16 %val2_2_read

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="43" st_id="3" stage="4" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc125.25_begin:13 %div1 = hdiv i16 %val1, i16 %val2_2_read

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="44" st_id="4" stage="3" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc125.25_begin:13 %div1 = hdiv i16 %val1, i16 %val2_2_read

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="45" st_id="5" stage="2" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc125.25_begin:13 %div1 = hdiv i16 %val1, i16 %val2_2_read

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
for.inc138.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc125.25_begin:0 %specpipeline_ln209 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln209"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc125.25_begin:1 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_48

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc125.25_begin:13 %div1 = hdiv i16 %val1, i16 %val2_2_read

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx1172013.case.0:0 %store_ln212 = store i16 %div1, i11 %reg_file_5_0_addr

]]></Node>
<StgValue><ssdm name="store_ln212"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1172013.case.0:1 %br_ln212 = br void %fpga_resource_limit_hint.for.inc125.27_end

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx1172013.case.1:0 %store_ln212 = store i16 %div1, i11 %reg_file_5_1_addr

]]></Node>
<StgValue><ssdm name="store_ln212"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1172013.case.1:1 %br_ln212 = br void %fpga_resource_limit_hint.for.inc125.27_end

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="71" name="reg_file_5_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="reg_file_5_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="val2_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="val2_2"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="75" from="StgValue_74" to="j_9" fromId="74" toId="9">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="78" from="reg_file_5_1" to="specmemcore_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specmemcore_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specmemcore_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specmemcore_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="86" from="reg_file_5_0" to="specmemcore_ln0" fromId="72" toId="11">
</dataflow>
<dataflow id="87" from="StgValue_79" to="specmemcore_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="88" from="StgValue_81" to="specmemcore_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="89" from="StgValue_83" to="specmemcore_ln0" fromId="83" toId="11">
</dataflow>
<dataflow id="91" from="_ssdm_op_Read.ap_auto.half" to="val2_2_read" fromId="90" toId="12">
</dataflow>
<dataflow id="92" from="val2_2" to="val2_2_read" fromId="73" toId="12">
</dataflow>
<dataflow id="94" from="StgValue_93" to="store_ln0" fromId="93" toId="13">
</dataflow>
<dataflow id="95" from="j_9" to="store_ln0" fromId="9" toId="13">
</dataflow>
<dataflow id="96" from="j_9" to="j" fromId="9" toId="15">
</dataflow>
<dataflow id="97" from="j" to="icmp_ln204" fromId="15" toId="16">
</dataflow>
<dataflow id="99" from="StgValue_98" to="icmp_ln204" fromId="98" toId="16">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="100" toId="17">
</dataflow>
<dataflow id="103" from="StgValue_102" to="empty" fromId="102" toId="17">
</dataflow>
<dataflow id="104" from="StgValue_102" to="empty" fromId="102" toId="17">
</dataflow>
<dataflow id="105" from="StgValue_102" to="empty" fromId="102" toId="17">
</dataflow>
<dataflow id="106" from="j" to="add_ln204" fromId="15" toId="18">
</dataflow>
<dataflow id="108" from="StgValue_107" to="add_ln204" fromId="107" toId="18">
</dataflow>
<dataflow id="109" from="icmp_ln204" to="br_ln204" fromId="16" toId="19">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="110" toId="20">
</dataflow>
<dataflow id="113" from="empty_24" to="rbegin" fromId="112" toId="20">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecRegionBegin" to="rbegin13" fromId="110" toId="21">
</dataflow>
<dataflow id="116" from="empty_44" to="rbegin13" fromId="115" toId="21">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecRegionBegin" to="rbegin14" fromId="110" toId="22">
</dataflow>
<dataflow id="119" from="empty_25" to="rbegin14" fromId="118" toId="22">
</dataflow>
<dataflow id="121" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="120" toId="23">
</dataflow>
<dataflow id="122" from="j" to="lshr_ln" fromId="15" toId="23">
</dataflow>
<dataflow id="123" from="StgValue_74" to="lshr_ln" fromId="74" toId="23">
</dataflow>
<dataflow id="125" from="StgValue_124" to="lshr_ln" fromId="124" toId="23">
</dataflow>
<dataflow id="126" from="lshr_ln" to="zext_ln210" fromId="23" toId="24">
</dataflow>
<dataflow id="127" from="reg_file_5_0" to="reg_file_5_0_addr" fromId="72" toId="25">
</dataflow>
<dataflow id="129" from="StgValue_128" to="reg_file_5_0_addr" fromId="128" toId="25">
</dataflow>
<dataflow id="130" from="zext_ln210" to="reg_file_5_0_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="131" from="reg_file_5_1" to="reg_file_5_1_addr" fromId="71" toId="26">
</dataflow>
<dataflow id="132" from="StgValue_128" to="reg_file_5_1_addr" fromId="128" toId="26">
</dataflow>
<dataflow id="133" from="zext_ln210" to="reg_file_5_1_addr" fromId="24" toId="26">
</dataflow>
<dataflow id="134" from="j" to="trunc_ln210" fromId="15" toId="27">
</dataflow>
<dataflow id="135" from="reg_file_5_0_addr" to="reg_file_5_0_load" fromId="25" toId="28">
</dataflow>
<dataflow id="136" from="reg_file_5_1_addr" to="reg_file_5_1_load" fromId="26" toId="29">
</dataflow>
<dataflow id="137" from="trunc_ln210" to="br_ln212" fromId="27" toId="30">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln213" fromId="138" toId="31">
</dataflow>
<dataflow id="141" from="StgValue_140" to="specresourcelimit_ln213" fromId="140" toId="31">
</dataflow>
<dataflow id="143" from="empty_32" to="specresourcelimit_ln213" fromId="142" toId="31">
</dataflow>
<dataflow id="145" from="empty_28" to="specresourcelimit_ln213" fromId="144" toId="31">
</dataflow>
<dataflow id="146" from="empty_28" to="specresourcelimit_ln213" fromId="144" toId="31">
</dataflow>
<dataflow id="147" from="empty_28" to="specresourcelimit_ln213" fromId="144" toId="31">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecRegionEnd" to="rend28" fromId="148" toId="32">
</dataflow>
<dataflow id="150" from="empty_25" to="rend28" fromId="118" toId="32">
</dataflow>
<dataflow id="151" from="rbegin14" to="rend28" fromId="22" toId="32">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln213" fromId="138" toId="33">
</dataflow>
<dataflow id="153" from="StgValue_140" to="specresourcelimit_ln213" fromId="140" toId="33">
</dataflow>
<dataflow id="155" from="empty_19" to="specresourcelimit_ln213" fromId="154" toId="33">
</dataflow>
<dataflow id="156" from="empty_28" to="specresourcelimit_ln213" fromId="144" toId="33">
</dataflow>
<dataflow id="157" from="empty_28" to="specresourcelimit_ln213" fromId="144" toId="33">
</dataflow>
<dataflow id="158" from="empty_28" to="specresourcelimit_ln213" fromId="144" toId="33">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecRegionEnd" to="rend26" fromId="148" toId="34">
</dataflow>
<dataflow id="160" from="empty_44" to="rend26" fromId="115" toId="34">
</dataflow>
<dataflow id="161" from="rbegin13" to="rend26" fromId="21" toId="34">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln213" fromId="138" toId="35">
</dataflow>
<dataflow id="163" from="StgValue_140" to="specresourcelimit_ln213" fromId="140" toId="35">
</dataflow>
<dataflow id="165" from="empty_20" to="specresourcelimit_ln213" fromId="164" toId="35">
</dataflow>
<dataflow id="166" from="empty_28" to="specresourcelimit_ln213" fromId="144" toId="35">
</dataflow>
<dataflow id="167" from="empty_28" to="specresourcelimit_ln213" fromId="144" toId="35">
</dataflow>
<dataflow id="168" from="empty_28" to="specresourcelimit_ln213" fromId="144" toId="35">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecRegionEnd" to="rend24" fromId="148" toId="36">
</dataflow>
<dataflow id="170" from="empty_24" to="rend24" fromId="112" toId="36">
</dataflow>
<dataflow id="171" from="rbegin" to="rend24" fromId="20" toId="36">
</dataflow>
<dataflow id="172" from="add_ln204" to="store_ln204" fromId="18" toId="37">
</dataflow>
<dataflow id="173" from="j_9" to="store_ln204" fromId="9" toId="37">
</dataflow>
<dataflow id="174" from="reg_file_5_0_addr" to="reg_file_5_0_load" fromId="25" toId="39">
</dataflow>
<dataflow id="175" from="reg_file_5_1_addr" to="reg_file_5_1_load" fromId="26" toId="40">
</dataflow>
<dataflow id="177" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="val1" fromId="176" toId="41">
</dataflow>
<dataflow id="178" from="reg_file_5_0_load" to="val1" fromId="39" toId="41">
</dataflow>
<dataflow id="179" from="reg_file_5_1_load" to="val1" fromId="40" toId="41">
</dataflow>
<dataflow id="180" from="trunc_ln210" to="val1" fromId="27" toId="41">
</dataflow>
<dataflow id="181" from="val1" to="div1" fromId="41" toId="42">
</dataflow>
<dataflow id="182" from="val2_2_read" to="div1" fromId="12" toId="42">
</dataflow>
<dataflow id="183" from="val1" to="div1" fromId="41" toId="43">
</dataflow>
<dataflow id="184" from="val2_2_read" to="div1" fromId="12" toId="43">
</dataflow>
<dataflow id="185" from="val1" to="div1" fromId="41" toId="44">
</dataflow>
<dataflow id="186" from="val2_2_read" to="div1" fromId="12" toId="44">
</dataflow>
<dataflow id="187" from="val1" to="div1" fromId="41" toId="45">
</dataflow>
<dataflow id="188" from="val2_2_read" to="div1" fromId="12" toId="45">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecPipeline" to="specpipeline_ln209" fromId="189" toId="46">
</dataflow>
<dataflow id="191" from="StgValue_74" to="specpipeline_ln209" fromId="74" toId="46">
</dataflow>
<dataflow id="193" from="StgValue_192" to="specpipeline_ln209" fromId="192" toId="46">
</dataflow>
<dataflow id="194" from="StgValue_192" to="specpipeline_ln209" fromId="192" toId="46">
</dataflow>
<dataflow id="195" from="StgValue_192" to="specpipeline_ln209" fromId="192" toId="46">
</dataflow>
<dataflow id="196" from="empty_28" to="specpipeline_ln209" fromId="144" toId="46">
</dataflow>
<dataflow id="198" from="_ssdm_op_SpecLoopName" to="specloopname_ln132" fromId="197" toId="47">
</dataflow>
<dataflow id="200" from="empty_48" to="specloopname_ln132" fromId="199" toId="47">
</dataflow>
<dataflow id="201" from="val1" to="div1" fromId="41" toId="48">
</dataflow>
<dataflow id="202" from="val2_2_read" to="div1" fromId="12" toId="48">
</dataflow>
<dataflow id="203" from="div1" to="store_ln212" fromId="48" toId="49">
</dataflow>
<dataflow id="204" from="reg_file_5_0_addr" to="store_ln212" fromId="25" toId="49">
</dataflow>
<dataflow id="205" from="div1" to="store_ln212" fromId="48" toId="51">
</dataflow>
<dataflow id="206" from="reg_file_5_1_addr" to="store_ln212" fromId="26" toId="51">
</dataflow>
<dataflow id="207" from="icmp_ln204" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="208" from="trunc_ln210" to="StgValue_7" fromId="27" toId="7">
</dataflow>
<dataflow id="209" from="icmp_ln204" to="StgValue_6" fromId="16" toId="6">
</dataflow>
</dataflows>


</stg>
