
// Generated by Cadence Genus(TM) Synthesis Solution 20.10-p001_1
// Generated on: Nov 26 2024 05:46:55 IST (Nov 26 2024 00:16:55 UTC)

// Verification Directory fv/UART_RX 

module data_sampling(CLK, RST, S_DATA, Prescale, edge_count, Enable,
     sampled_bit);
  input CLK, RST, S_DATA, Enable;
  input [5:0] Prescale, edge_count;
  output sampled_bit;
  wire CLK, RST, S_DATA, Enable;
  wire [5:0] Prescale, edge_count;
  wire sampled_bit;
  wire [2:0] Samples;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45;
  DFFRHQX1LVT sampled_bit_reg(.RN (RST), .CK (CLK), .D (n_45), .Q
       (sampled_bit));
  NOR2BX1LVT g874__2398(.AN (Enable), .B (n_44), .Y (n_45));
  AOI22X1LVT g875__5107(.A0 (Samples[2]), .A1 (n_43), .B0 (Samples[0]),
       .B1 (Samples[1]), .Y (n_44));
  OR2XLLVT g876__6260(.A (Samples[1]), .B (Samples[0]), .Y (n_43));
  DFFRHQX1LVT \Samples_reg[0] (.RN (RST), .CK (CLK), .D (n_42), .Q
       (Samples[0]));
  NOR2BX1LVT g1425__4319(.AN (Enable), .B (n_41), .Y (n_42));
  MXI2XLLVT g1426__8428(.A (Samples[0]), .B (S_DATA), .S0 (n_40), .Y
       (n_41));
  NOR4X1LVT g1427__5526(.A (n_13), .B (n_10), .C (n_38), .D (n_39), .Y
       (n_40));
  XNOR2X1LVT g1428__6783(.A (n_34), .B (edge_count[4]), .Y (n_39));
  DFFRHQX1LVT \Samples_reg[1] (.RN (RST), .CK (CLK), .D (n_36), .Q
       (Samples[1]));
  OAI211X1LVT g1430__3680(.A0 (n_25), .A1 (edge_count[2]), .B0 (n_32),
       .C0 (n_37), .Y (n_38));
  XNOR2X1LVT g1431__1617(.A (n_30), .B (edge_count[3]), .Y (n_37));
  INVXLLVT g1432(.A (n_35), .Y (n_36));
  AOI33XLLVT g1433__2802(.A0 (Enable), .A1 (n_33), .A2 (Samples[1]),
       .B0 (n_28), .B1 (S_DATA), .B2 (n_31), .Y (n_35));
  XNOR2X1LVT g1434__1705(.A (n_23), .B (n_29), .Y (n_34));
  OAI211X1LVT g1435__5122(.A0 (n_23), .A1 (n_1), .B0 (n_27), .C0
       (n_31), .Y (n_33));
  AOI21X1LVT g1436__8246(.A0 (n_25), .A1 (edge_count[2]), .B0
       (edge_count[5]), .Y (n_32));
  NOR4X1LVT g1437__7098(.A (n_9), .B (n_0), .C (n_24), .D (n_26), .Y
       (n_31));
  AO21X1LVT g1438__6131(.A0 (n_16), .A1 (n_21), .B0 (n_29), .Y (n_30));
  NOR2XLLVT g1439__1881(.A (n_16), .B (n_21), .Y (n_29));
  MXI2XLLVT g1440__5115(.A (edge_count[4]), .B (n_1), .S0 (n_23), .Y
       (n_28));
  SDFFRHQX1LVT \Samples_reg[2] (.RN (RST), .CK (CLK), .D (S_DATA), .SI
       (n_5), .SE (n_18), .Q (Samples[2]));
  NAND2X1LVT g1442__7482(.A (n_23), .B (n_1), .Y (n_27));
  OAI211X1LVT g1443__4733(.A0 (n_12), .A1 (edge_count[1]), .B0 (n_20),
       .C0 (n_22), .Y (n_26));
  XNOR2X1LVT g1444__6161(.A (n_19), .B (edge_count[2]), .Y (n_24));
  OA21X1LVT g1445__9315(.A0 (n_19), .A1 (n_17), .B0 (n_21), .Y (n_25));
  XNOR2X1LVT g1446__9945(.A (n_16), .B (edge_count[3]), .Y (n_22));
  XNOR2X1LVT g1447__2883(.A (Prescale[5]), .B (n_14), .Y (n_23));
  NAND2XLLVT g1448__2346(.A (n_19), .B (n_17), .Y (n_21));
  AOI21X1LVT g1449__1666(.A0 (n_12), .A1 (edge_count[1]), .B0
       (edge_count[5]), .Y (n_20));
  NAND4XLLVT g1450__7410(.A (n_7), .B (n_8), .C (Enable), .D (n_15), .Y
       (n_18));
  AOI21XLLVT g1451__6417(.A0 (Prescale[3]), .A1 (n_4), .B0 (n_11), .Y
       (n_19));
  AND2X1LVT g1452__5477(.A (n_12), .B (Prescale[1]), .Y (n_17));
  NOR4BBX1LVT g1453__2398(.AN (n_6), .BN (n_13), .C (n_10), .D
       (edge_count[5]), .Y (n_15));
  OAI21XLLVT g1454__5107(.A0 (n_2), .A1 (n_11), .B0 (n_14), .Y (n_16));
  NAND2XLLVT g1455__6260(.A (n_2), .B (n_11), .Y (n_14));
  XNOR2X1LVT g1456__4319(.A (Prescale[2]), .B (edge_count[1]), .Y
       (n_13));
  AOI21XLLVT g1457__8428(.A0 (Prescale[1]), .A1 (Prescale[2]), .B0
       (n_3), .Y (n_12));
  NOR3XLLVT g1458__5526(.A (Prescale[2]), .B (Prescale[3]), .C
       (Prescale[1]), .Y (n_11));
  INVX1LVT g1459(.A (n_9), .Y (n_10));
  MXI2XLLVT g1460__6783(.A (edge_count[4]), .B (n_1), .S0
       (Prescale[5]), .Y (n_8));
  MXI2XLLVT g1461__3680(.A (Prescale[4]), .B (n_2), .S0
       (edge_count[3]), .Y (n_7));
  XNOR2X1LVT g1462__1617(.A (Prescale[3]), .B (edge_count[2]), .Y
       (n_6));
  XNOR2X1LVT g1463__2802(.A (Prescale[1]), .B (edge_count[0]), .Y
       (n_9));
  NOR2BX1LVT g1464__1705(.AN (Samples[2]), .B (n_0), .Y (n_5));
  INVXLLVT g1465(.A (n_3), .Y (n_4));
  NOR2XLLVT g1466__5122(.A (Prescale[1]), .B (Prescale[2]), .Y (n_3));
  INVX1LVT g1467(.A (Prescale[4]), .Y (n_2));
  INVX1LVT g1468(.A (edge_count[4]), .Y (n_1));
  INVX1LVT g1469(.A (Enable), .Y (n_0));
endmodule

module deserializer_DATA_WIDTH8(CLK, RST, sampled_bit, Enable,
     edge_count, Prescale, P_DATA);
  input CLK, RST, sampled_bit, Enable;
  input [5:0] edge_count, Prescale;
  output [7:0] P_DATA;
  wire CLK, RST, sampled_bit, Enable;
  wire [5:0] edge_count, Prescale;
  wire [7:0] P_DATA;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18;
  SDFFRHQX1LVT \P_DATA_reg[0] (.RN (RST), .CK (CLK), .D (P_DATA[1]),
       .SI (P_DATA[0]), .SE (n_0), .Q (P_DATA[0]));
  SDFFRHQX1LVT \P_DATA_reg[1] (.RN (RST), .CK (CLK), .D (P_DATA[2]),
       .SI (P_DATA[1]), .SE (n_0), .Q (P_DATA[1]));
  SDFFRHQX1LVT \P_DATA_reg[2] (.RN (RST), .CK (CLK), .D (P_DATA[3]),
       .SI (P_DATA[2]), .SE (n_0), .Q (P_DATA[2]));
  SDFFRHQX1LVT \P_DATA_reg[3] (.RN (RST), .CK (CLK), .D (P_DATA[4]),
       .SI (P_DATA[3]), .SE (n_0), .Q (P_DATA[3]));
  SDFFRHQX1LVT \P_DATA_reg[6] (.RN (RST), .CK (CLK), .D (P_DATA[7]),
       .SI (P_DATA[6]), .SE (n_0), .Q (P_DATA[6]));
  SDFFRHQX1LVT \P_DATA_reg[5] (.RN (RST), .CK (CLK), .D (P_DATA[6]),
       .SI (P_DATA[5]), .SE (n_0), .Q (P_DATA[5]));
  SDFFRHQX1LVT \P_DATA_reg[4] (.RN (RST), .CK (CLK), .D (P_DATA[5]),
       .SI (P_DATA[4]), .SE (n_0), .Q (P_DATA[4]));
  SDFFRHQX1LVT \P_DATA_reg[7] (.RN (RST), .CK (CLK), .D (sampled_bit),
       .SI (P_DATA[7]), .SE (n_0), .Q (P_DATA[7]));
  NAND3X2LVT g539__8246(.A (n_16), .B (n_18), .C (Enable), .Y (n_0));
  NOR4X1LVT g540__7098(.A (n_3), .B (n_15), .C (n_17), .D (n_13), .Y
       (n_18));
  XNOR2X1LVT g541__6131(.A (n_14), .B (edge_count[4]), .Y (n_17));
  NOR2X1LVT g542__1881(.A (n_10), .B (n_12), .Y (n_16));
  XNOR2X1LVT g543__5115(.A (n_8), .B (edge_count[3]), .Y (n_15));
  AOI21XLLVT g544__7482(.A0 (Prescale[4]), .A1 (n_7), .B0 (n_6), .Y
       (n_14));
  XNOR2X1LVT g545__4733(.A (n_9), .B (edge_count[5]), .Y (n_13));
  XNOR2X1LVT g546__6161(.A (n_11), .B (edge_count[2]), .Y (n_12));
  AOI21XLLVT g547__9315(.A0 (Prescale[2]), .A1 (n_2), .B0 (n_4), .Y
       (n_11));
  XNOR2X1LVT g548__9945(.A (n_5), .B (edge_count[1]), .Y (n_10));
  XNOR2X1LVT g549__2883(.A (Prescale[5]), .B (n_6), .Y (n_9));
  XNOR2X1LVT g550__2346(.A (Prescale[3]), .B (n_4), .Y (n_8));
  NAND2BXLLVT g551__1666(.AN (Prescale[3]), .B (n_4), .Y (n_7));
  NOR3BXLLVT g552__7410(.AN (n_4), .B (Prescale[3]), .C (Prescale[4]),
       .Y (n_6));
  AOI21XLLVT g553__6417(.A0 (Prescale[0]), .A1 (Prescale[1]), .B0
       (n_1), .Y (n_5));
  XNOR2X1LVT g554__5477(.A (Prescale[0]), .B (edge_count[0]), .Y (n_3));
  NOR3XLLVT g555__2398(.A (Prescale[1]), .B (Prescale[2]), .C
       (Prescale[0]), .Y (n_4));
  INVXLLVT g556(.A (n_1), .Y (n_2));
  NOR2XLLVT g557__5107(.A (Prescale[0]), .B (Prescale[1]), .Y (n_1));
endmodule

module edge_bit_counter(CLK, RST, Enable, Prescale, bit_count,
     edge_count);
  input CLK, RST, Enable;
  input [5:0] Prescale;
  output [3:0] bit_count;
  output [5:0] edge_count;
  wire CLK, RST, Enable;
  wire [5:0] Prescale;
  wire [3:0] bit_count;
  wire [5:0] edge_count;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49;
  AO22XLLVT g1191__6260(.A0 (n_47), .A1 (bit_count[3]), .B0 (n_38), .B1
       (n_20), .Y (n_49));
  OAI2BB1X1LVT g1192__4319(.A0N (n_47), .A1N (bit_count[2]), .B0
       (n_39), .Y (n_48));
  DFFRHQX1LVT \bit_count_reg[1] (.RN (RST), .CK (CLK), .D (n_46), .Q
       (bit_count[1]));
  SDFFRHQX1LVT \bit_count_reg[0] (.RN (RST), .CK (CLK), .D (n_38), .SI
       (n_36), .SE (bit_count[0]), .Q (bit_count[0]));
  DFFRHQX1LVT \edge_count_reg[5] (.RN (RST), .CK (CLK), .D (n_43), .Q
       (edge_count[5]));
  DFFRHQX1LVT \edge_count_reg[3] (.RN (RST), .CK (CLK), .D (n_44), .Q
       (edge_count[3]));
  AO22XLLVT g1199__8428(.A0 (n_38), .A1 (n_9), .B0 (n_36), .B1
       (bit_count[1]), .Y (n_46));
  OAI2BB1X1LVT g1200__5526(.A0N (n_38), .A1N (n_5), .B0 (n_37), .Y
       (n_47));
  DFFRHQX1LVT \edge_count_reg[2] (.RN (RST), .CK (CLK), .D (n_41), .Q
       (edge_count[2]));
  NOR2X1LVT g1203__6783(.A (n_37), .B (edge_count[0]), .Y (n_45));
  NOR2X1LVT g1204__3680(.A (n_37), .B (n_27), .Y (n_44));
  NOR2X1LVT g1205__1617(.A (n_37), .B (n_35), .Y (n_43));
  NOR2XLLVT g1206__2802(.A (n_37), .B (n_32), .Y (n_42));
  NOR2X1LVT g1207__1705(.A (n_37), .B (n_19), .Y (n_41));
  NOR2X1LVT g1208__5122(.A (n_37), .B (n_10), .Y (n_40));
  NAND3BXLLVT g1209__8246(.AN (n_5), .B (n_38), .C (n_3), .Y (n_39));
  NOR2BX1LVT g1210__7098(.AN (Enable), .B (n_34), .Y (n_38));
  INVX1LVT g1211(.A (n_37), .Y (n_36));
  XNOR2X1LVT g1212__6131(.A (edge_count[5]), .B (n_31), .Y (n_35));
  NAND2X1LVT g1213__1881(.A (Enable), .B (n_34), .Y (n_37));
  OAI211X1LVT g1214__5115(.A0 (Prescale[0]), .A1 (n_11), .B0 (n_25),
       .C0 (n_33), .Y (n_34));
  AOI211XLLVT g1215__7482(.A0 (Prescale[0]), .A1 (n_14), .B0 (n_28),
       .C0 (n_30), .Y (n_33));
  XNOR2X1LVT g1216__4733(.A (edge_count[4]), .B (n_26), .Y (n_32));
  AND2XLLVT g1217__6161(.A (edge_count[4]), .B (n_26), .Y (n_31));
  OAI211X1LVT g1218__9315(.A0 (n_17), .A1 (edge_count[4]), .B0 (n_23),
       .C0 (n_29), .Y (n_30));
  XNOR2X1LVT g1219__9945(.A (n_24), .B (edge_count[5]), .Y (n_29));
  XNOR2X1LVT g1220__2883(.A (n_22), .B (edge_count[3]), .Y (n_28));
  XNOR2X1LVT g1221__2346(.A (edge_count[3]), .B (n_18), .Y (n_27));
  AND2XLLVT g1222__1666(.A (edge_count[3]), .B (n_18), .Y (n_26));
  AOI221X1LVT g1223__7410(.A0 (n_8), .A1 (n_2), .B0 (n_15), .B1
       (edge_count[2]), .C0 (n_21), .Y (n_25));
  XNOR2X1LVT g1224__6417(.A (Prescale[5]), .B (n_16), .Y (n_24));
  NAND2XLLVT g1225__5477(.A (n_17), .B (edge_count[4]), .Y (n_23));
  AOI21XLLVT g1226__2398(.A0 (Prescale[3]), .A1 (n_12), .B0 (n_13), .Y
       (n_22));
  NOR2X1LVT g1227__5107(.A (n_15), .B (edge_count[2]), .Y (n_21));
  OAI32X1LVT g1228__6260(.A0 (bit_count[3]), .A1 (n_3), .A2 (n_5), .B0
       (bit_count[2]), .B1 (n_4), .Y (n_20));
  XNOR2X1LVT g1229__4319(.A (edge_count[2]), .B (n_6), .Y (n_19));
  AND2XLLVT g1230__8428(.A (edge_count[2]), .B (n_6), .Y (n_18));
  OA21X1LVT g1231__5526(.A0 (n_1), .A1 (n_13), .B0 (n_16), .Y (n_17));
  NAND2XLLVT g1232__6783(.A (n_1), .B (n_13), .Y (n_16));
  OAI211X1LVT g1233__3680(.A0 (Prescale[1]), .A1 (n_2), .B0 (n_7), .C0
       (n_0), .Y (n_14));
  XNOR2X1LVT g1234__1617(.A (Prescale[2]), .B (n_8), .Y (n_15));
  NAND2BXLLVT g1235__2802(.AN (Prescale[2]), .B (n_8), .Y (n_12));
  NOR3BXLLVT g1236__1705(.AN (n_8), .B (Prescale[2]), .C (Prescale[3]),
       .Y (n_13));
  AOI21X1LVT g1237__5122(.A0 (Prescale[1]), .A1 (edge_count[1]), .B0
       (n_0), .Y (n_11));
  AOI22X1LVT g1238__8246(.A0 (edge_count[0]), .A1 (n_2), .B0
       (edge_count[1]), .B1 (n_0), .Y (n_10));
  XOR2XLLVT g1239__7098(.A (bit_count[0]), .B (bit_count[1]), .Y (n_9));
  NAND2XLLVT g1240__6131(.A (Prescale[1]), .B (n_2), .Y (n_7));
  NOR2XLLVT g1241__1881(.A (Prescale[0]), .B (Prescale[1]), .Y (n_8));
  NOR2X1LVT g1242__5115(.A (n_2), .B (n_0), .Y (n_6));
  NAND2X1LVT g1243__7482(.A (bit_count[0]), .B (bit_count[1]), .Y
       (n_5));
  INVXLLVT g1247(.A (Prescale[4]), .Y (n_1));
  DFFRX1LVT \bit_count_reg[3] (.RN (RST), .CK (CLK), .D (n_49), .Q
       (bit_count[3]), .QN (n_4));
  DFFRX1LVT \bit_count_reg[2] (.RN (RST), .CK (CLK), .D (n_48), .Q
       (bit_count[2]), .QN (n_3));
  DFFRX1LVT \edge_count_reg[1] (.RN (RST), .CK (CLK), .D (n_40), .Q
       (edge_count[1]), .QN (n_2));
  DFFRX1LVT \edge_count_reg[0] (.RN (RST), .CK (CLK), .D (n_45), .Q
       (edge_count[0]), .QN (n_0));
  DFFRHQX1LVT \edge_count_reg[4] (.RN (RST), .CK (CLK), .D (n_42), .Q
       (edge_count[4]));
endmodule

module par_chk_DATA_WIDTH8(CLK, RST, parity_type, sampled_bit, Enable,
     P_DATA, par_err);
  input CLK, RST, parity_type, sampled_bit, Enable;
  input [7:0] P_DATA;
  output par_err;
  wire CLK, RST, parity_type, sampled_bit, Enable;
  wire [7:0] P_DATA;
  wire par_err;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8;
  SDFFRHQX1LVT par_err_reg(.RN (RST), .CK (CLK), .D (par_err), .SI
       (n_8), .SE (Enable), .Q (par_err));
  XOR2XLLVT g183__4733(.A (n_5), .B (n_7), .Y (n_8));
  XNOR2X1LVT g184__6161(.A (n_0), .B (n_6), .Y (n_7));
  XNOR2X1LVT g185__9315(.A (n_4), .B (n_3), .Y (n_6));
  XNOR2X1LVT g186__9945(.A (n_1), .B (n_2), .Y (n_5));
  XNOR2X1LVT g187__2883(.A (P_DATA[7]), .B (P_DATA[0]), .Y (n_4));
  XNOR2X1LVT g188__2346(.A (P_DATA[4]), .B (P_DATA[2]), .Y (n_3));
  XNOR2X1LVT g189__1666(.A (P_DATA[6]), .B (P_DATA[1]), .Y (n_2));
  XNOR2X1LVT g190__7410(.A (parity_type), .B (sampled_bit), .Y (n_1));
  XNOR2X1LVT g191__6417(.A (P_DATA[5]), .B (P_DATA[3]), .Y (n_0));
endmodule

module stp_chk(CLK, RST, sampled_bit, Enable, stp_err);
  input CLK, RST, sampled_bit, Enable;
  output stp_err;
  wire CLK, RST, sampled_bit, Enable;
  wire stp_err;
  wire n_0;
  SDFFRHQX1LVT stp_err_reg(.RN (RST), .CK (CLK), .D (stp_err), .SI
       (n_0), .SE (Enable), .Q (stp_err));
  INVXLLVT g9(.A (sampled_bit), .Y (n_0));
endmodule

module strt_chk(CLK, RST, sampled_bit, Enable, strt_glitch);
  input CLK, RST, sampled_bit, Enable;
  output strt_glitch;
  wire CLK, RST, sampled_bit, Enable;
  wire strt_glitch;
  SDFFRHQX1LVT strt_glitch_reg(.RN (RST), .CK (CLK), .D (strt_glitch),
       .SI (sampled_bit), .SE (Enable), .Q (strt_glitch));
endmodule

module uart_rx_fsm_DATA_WIDTH8(CLK, RST, S_DATA, Prescale,
     parity_enable, bit_count, edge_count, par_err, stp_err,
     strt_glitch, strt_chk_en, edge_bit_en, deser_en, par_chk_en,
     stp_chk_en, dat_samp_en, data_valid);
  input CLK, RST, S_DATA, parity_enable, par_err, stp_err, strt_glitch;
  input [5:0] Prescale, edge_count;
  input [3:0] bit_count;
  output strt_chk_en, edge_bit_en, deser_en, par_chk_en, stp_chk_en,
       dat_samp_en, data_valid;
  wire CLK, RST, S_DATA, parity_enable, par_err, stp_err, strt_glitch;
  wire [5:0] Prescale, edge_count;
  wire [3:0] bit_count;
  wire strt_chk_en, edge_bit_en, deser_en, par_chk_en, stp_chk_en,
       dat_samp_en, data_valid;
  wire [2:0] current_state;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_57, n_58;
  wire n_59, n_60, n_61, n_62;
  INVX1LVT g1107(.A (n_59), .Y (stp_chk_en));
  INVXLLVT g1108(.A (n_58), .Y (deser_en));
  NAND2X1LVT g1184__5477(.A (n_62), .B (n_61), .Y (strt_chk_en));
  NOR3XLLVT g1185__2398(.A (par_err), .B (stp_err), .C (n_57), .Y
       (data_valid));
  NAND3X1LVT g1187__6260(.A (n_62), .B (n_60), .C (n_53), .Y
       (edge_bit_en));
  NOR2X1LVT g1188__4319(.A (current_state[2]), .B (n_60), .Y
       (par_chk_en));
  NAND2BX1LVT g1189__8428(.AN (n_60), .B (current_state[2]), .Y (n_59));
  NAND2BX1LVT g1191__6783(.AN (n_53), .B (current_state[1]), .Y (n_58));
  NAND3X1LVT g1192__3680(.A (current_state[0]), .B (current_state[1]),
       .C (current_state[2]), .Y (n_57));
  OR2X1LVT g1193__1617(.A (current_state[1]), .B (n_53), .Y (n_61));
  OR4X1LVT g1194__2802(.A (S_DATA), .B (current_state[1]), .C
       (current_state[0]), .D (current_state[2]), .Y (n_62));
  NAND2BX1LVT g1195__1705(.AN (current_state[0]), .B
       (current_state[1]), .Y (n_60));
  NAND2BX1LVT g1196__5122(.AN (current_state[2]), .B
       (current_state[0]), .Y (n_53));
  DFFRHQX1LVT \current_state_reg[0] (.RN (RST), .CK (CLK), .D (n_52),
       .Q (current_state[0]));
  DFFRHQX1LVT \current_state_reg[2] (.RN (RST), .CK (CLK), .D (n_51),
       .Q (current_state[2]));
  OAI21X1LVT g1962__8246(.A0 (n_45), .A1 (n_58), .B0 (n_50), .Y (n_52));
  OAI32X1LVT g1963__7098(.A0 (parity_enable), .A1 (n_44), .A2 (n_58),
       .B0 (n_47), .B1 (n_60), .Y (n_51));
  DFFRHQX1LVT \current_state_reg[1] (.RN (RST), .CK (CLK), .D (n_48),
       .Q (current_state[1]));
  AOI211XLLVT g1965__6131(.A0 (n_39), .A1 (n_38), .B0 (n_14), .C0
       (n_49), .Y (n_50));
  AOI31X1LVT g1966__1881(.A0 (n_42), .A1 (strt_glitch), .A2 (n_15), .B0
       (n_61), .Y (n_49));
  NAND3BXLLVT g1967__5115(.AN (n_43), .B (n_60), .C (n_58), .Y (n_48));
  NOR2BX1LVT g1968__7482(.AN (n_59), .B (n_46), .Y (n_47));
  NOR2BX1LVT g1969__4733(.AN (n_42), .B (n_9), .Y (n_46));
  INVXLLVT g1970(.A (n_44), .Y (n_45));
  NOR4BBX1LVT g1971__6161(.AN (n_42), .BN (n_15), .C (strt_glitch), .D
       (n_61), .Y (n_43));
  NAND3X1LVT g1972__9315(.A (n_42), .B (n_2), .C (n_5), .Y (n_44));
  AOI211XLLVT g1973__9945(.A0 (n_28), .A1 (edge_count[5]), .B0 (n_35),
       .C0 (n_41), .Y (n_42));
  OAI211X1LVT g1974__2883(.A0 (n_22), .A1 (edge_count[2]), .B0 (n_25),
       .C0 (n_40), .Y (n_41));
  NOR4X1LVT g1975__2346(.A (n_11), .B (n_19), .C (n_31), .D (n_37), .Y
       (n_40));
  NOR4X1LVT g1976__1666(.A (n_8), .B (n_18), .C (n_33), .D (n_36), .Y
       (n_39));
  AOI211XLLVT g1977__7410(.A0 (parity_enable), .A1 (n_7), .B0 (n_32),
       .C0 (n_59), .Y (n_38));
  XNOR2X1LVT g1978__6417(.A (n_30), .B (edge_count[4]), .Y (n_37));
  OAI221X1LVT g1979__5477(.A0 (parity_enable), .A1 (n_10), .B0 (n_29),
       .B1 (edge_count[4]), .C0 (n_34), .Y (n_36));
  NOR2XLLVT g1980__2398(.A (n_28), .B (edge_count[5]), .Y (n_35));
  NAND2XLLVT g1981__5107(.A (n_29), .B (edge_count[4]), .Y (n_34));
  OAI211X1LVT g1982__6260(.A0 (n_21), .A1 (edge_count[3]), .B0 (n_11),
       .C0 (n_27), .Y (n_33));
  XNOR2X1LVT g1983__4319(.A (n_26), .B (edge_count[5]), .Y (n_32));
  XNOR2X1LVT g1984__8428(.A (n_24), .B (edge_count[3]), .Y (n_31));
  AOI21XLLVT g1985__5526(.A0 (Prescale[4]), .A1 (n_23), .B0 (n_0), .Y
       (n_30));
  AOI21XLLVT g1986__6783(.A0 (Prescale[4]), .A1 (n_16), .B0 (n_20), .Y
       (n_29));
  XNOR2X1LVT g1987__3680(.A (Prescale[5]), .B (n_0), .Y (n_28));
  NAND2XLLVT g1988__1617(.A (n_21), .B (edge_count[3]), .Y (n_27));
  XNOR2X1LVT g1989__2802(.A (Prescale[5]), .B (n_20), .Y (n_26));
  NAND2XLLVT g1990__1705(.A (n_22), .B (edge_count[2]), .Y (n_25));
  OA21X1LVT g1991__5122(.A0 (n_1), .A1 (n_17), .B0 (n_23), .Y (n_24));
  NAND2XLLVT g1993__8246(.A (n_1), .B (n_17), .Y (n_23));
  AOI21XLLVT g1994__7098(.A0 (Prescale[2]), .A1 (n_4), .B0 (n_17), .Y
       (n_22));
  OA21X1LVT g1995__6131(.A0 (n_1), .A1 (n_6), .B0 (n_16), .Y (n_21));
  XNOR2X1LVT g1996__1881(.A (n_13), .B (edge_count[1]), .Y (n_19));
  XNOR2X1LVT g1997__5115(.A (n_12), .B (edge_count[2]), .Y (n_18));
  NOR3BXLLVT g1998__7482(.AN (n_6), .B (Prescale[4]), .C (Prescale[3]),
       .Y (n_20));
  NOR2BX1LVT g2000__4733(.AN (n_6), .B (Prescale[0]), .Y (n_17));
  NAND2XLLVT g2001__6161(.A (n_1), .B (n_6), .Y (n_16));
  OAI21XLLVT g2002__9315(.A0 (S_DATA), .A1 (n_57), .B0 (n_62), .Y
       (n_14));
  NOR4X1LVT g2003__9945(.A (bit_count[3]), .B (bit_count[2]), .C
       (bit_count[1]), .D (bit_count[0]), .Y (n_15));
  AOI21XLLVT g2004__2883(.A0 (Prescale[0]), .A1 (Prescale[1]), .B0
       (n_3), .Y (n_13));
  AOI21XLLVT g2005__2346(.A0 (Prescale[1]), .A1 (Prescale[2]), .B0
       (n_6), .Y (n_12));
  INVXLLVT g2006(.A (n_9), .Y (n_10));
  XNOR2X1LVT g2007__1666(.A (Prescale[1]), .B (edge_count[1]), .Y
       (n_8));
  NAND3BXLLVT g2008__7410(.AN (bit_count[0]), .B (bit_count[1]), .C
       (n_2), .Y (n_7));
  XNOR2X1LVT g2009__6417(.A (Prescale[0]), .B (edge_count[0]), .Y
       (n_11));
  NAND3BXLLVT g2010__5477(.AN (bit_count[1]), .B (bit_count[0]), .C
       (n_2), .Y (n_9));
  NOR2X1LVT g2011__2398(.A (bit_count[1]), .B (bit_count[0]), .Y (n_5));
  NOR2XLLVT g2012__5107(.A (Prescale[1]), .B (Prescale[2]), .Y (n_6));
  INVXLLVT g2013(.A (n_3), .Y (n_4));
  NOR2XLLVT g2014__6260(.A (Prescale[0]), .B (Prescale[1]), .Y (n_3));
  NOR2BX1LVT g2015__4319(.AN (bit_count[3]), .B (bit_count[2]), .Y
       (n_2));
  INVX1LVT g2016(.A (Prescale[3]), .Y (n_1));
  NOR3BX1LVT g2__8428(.AN (n_17), .B (Prescale[4]), .C (Prescale[3]),
       .Y (n_0));
  NAND3BXLLVT g2(.AN (current_state[1]), .B (n_62), .C (n_53), .Y
       (dat_samp_en));
endmodule

module UART_RX(CLK, RST, RX_IN, parity_enable, parity_type, Prescale,
     P_DATA, data_valid, parity_error, framing_error);
  input CLK, RST, RX_IN, parity_enable, parity_type;
  input [5:0] Prescale;
  output [7:0] P_DATA;
  output data_valid, parity_error, framing_error;
  wire CLK, RST, RX_IN, parity_enable, parity_type;
  wire [5:0] Prescale;
  wire [7:0] P_DATA;
  wire data_valid, parity_error, framing_error;
  wire [5:0] edge_count;
  wire [3:0] bit_count;
  wire UNCONNECTED_HIER_Z, dat_samp_en, deser_en, edge_bit_en,
       par_chk_en, sampled_bit, stp_chk_en, strt_chk_en;
  wire strt_glitch;
  data_sampling U0_data_sampling(.CLK (CLK), .RST (RST), .S_DATA
       (RX_IN), .Prescale ({Prescale[5:1], UNCONNECTED_HIER_Z}),
       .edge_count (edge_count), .Enable (dat_samp_en), .sampled_bit
       (sampled_bit));
  deserializer_DATA_WIDTH8 U0_deserializer(.CLK (CLK), .RST (RST),
       .sampled_bit (sampled_bit), .Enable (deser_en), .edge_count
       (edge_count), .Prescale (Prescale), .P_DATA (P_DATA));
  edge_bit_counter U0_edge_bit_counter(.CLK (CLK), .RST (RST), .Enable
       (edge_bit_en), .Prescale (Prescale), .bit_count (bit_count),
       .edge_count (edge_count));
  par_chk_DATA_WIDTH8 U0_par_chk(.CLK (CLK), .RST (RST), .parity_type
       (parity_type), .sampled_bit (sampled_bit), .Enable (par_chk_en),
       .P_DATA (P_DATA), .par_err (parity_error));
  stp_chk U0_stp_chk(.CLK (CLK), .RST (RST), .sampled_bit
       (sampled_bit), .Enable (stp_chk_en), .stp_err (framing_error));
  strt_chk U0_strt_chk(.CLK (CLK), .RST (RST), .sampled_bit
       (sampled_bit), .Enable (strt_chk_en), .strt_glitch
       (strt_glitch));
  uart_rx_fsm_DATA_WIDTH8 U0_uart_fsm(.CLK (CLK), .RST (RST), .S_DATA
       (RX_IN), .Prescale (Prescale), .parity_enable (parity_enable),
       .bit_count (bit_count), .edge_count (edge_count), .par_err
       (parity_error), .stp_err (framing_error), .strt_glitch
       (strt_glitch), .strt_chk_en (strt_chk_en), .edge_bit_en
       (edge_bit_en), .deser_en (deser_en), .par_chk_en (par_chk_en),
       .stp_chk_en (stp_chk_en), .dat_samp_en (dat_samp_en),
       .data_valid (data_valid));
endmodule

