\hypertarget{group___p_w_r_ex___exported___macro}{}\doxysection{PWREx Exported Macro}
\label{group___p_w_r_ex___exported___macro}\index{PWREx Exported Macro@{PWREx Exported Macro}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_gaa6904ae4fd3b27e546a1a9ca86fd0325}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+OVERDRIVE\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR1 $\vert$= (uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034c9289598bc36001141083890598fa}{PWR\+\_\+\+CR1\+\_\+\+ODEN}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Over drive mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga1bfa0d1a811b22c638028e721a8f25fe}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+OVERDRIVE\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR1 \&= (uint32\+\_\+t)($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034c9289598bc36001141083890598fa}{PWR\+\_\+\+CR1\+\_\+\+ODEN}}))
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga1f5fd3a41a03c729b283bf05af030716}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+OVERDRIVESWITCHING\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR1 $\vert$= (uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga570acaf0a109bf1678acb3eebd7aa84b}{PWR\+\_\+\+CR1\+\_\+\+ODSWEN}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Over drive switching. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_gaadf09628cdf4a7c430a53eb850d42d70}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+OVERDRIVESWITCHING\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR1 \&= (uint32\+\_\+t)($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga570acaf0a109bf1678acb3eebd7aa84b}{PWR\+\_\+\+CR1\+\_\+\+ODSWEN}}))
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_gafbaac4011a44566b0ba2a563736cca09}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+UNDERDRIVE\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR1 $\vert$= (uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae462863ec79bc72219fc3e0c3180b39a}{PWR\+\_\+\+CR1\+\_\+\+UDEN}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Under drive mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga207c042d72bfea9979134c54c4f81275}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+UNDERDRIVE\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR1 \&= (uint32\+\_\+t)($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae462863ec79bc72219fc3e0c3180b39a}{PWR\+\_\+\+CR1\+\_\+\+UDEN}}))
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga846a66516ac8a6212f414f3d801169f9}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+GET\+\_\+\+ODRUDR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CSR1 \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check PWR flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga474f22f28c87cc54df405d83852fcac1}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+CLEAR\+\_\+\+ODRUDR\+\_\+\+FLAG}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CSR1 $\vert$= (\mbox{\hyperlink{group___p_w_r_ex___over___under___drive___flag_ga9f3b9b846acf34e8a18af7bcf81d8c79}{PWR\+\_\+\+FLAG\+\_\+\+UDRDY}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334af2fb57636b3d8cf484a91ae77062}{PWR\+\_\+\+CSR1\+\_\+\+EIWUP}}))
\begin{DoxyCompactList}\small\item\em Clear the Under-\/\+Drive Ready flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga4f35c4eed3de35db5422548943cf8b1b}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+GET\+\_\+\+WAKEUP\+\_\+\+FLAG}}(\+\_\+\+\_\+\+WUFLAG\+\_\+\+\_\+)~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CSR2 \& (\+\_\+\+\_\+\+WUFLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check Wake Up flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___macro_gaf8743ab41addcd227d879ea209062f77}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+CLEAR\+\_\+\+WAKEUP\+\_\+\+FLAG}}(\+\_\+\+\_\+\+WUFLAG\+\_\+\+\_\+)~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR2 $\vert$=  (\+\_\+\+\_\+\+WUFLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the Wake\+Up pins flags. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___p_w_r_ex___exported___macro_ga474f22f28c87cc54df405d83852fcac1}\label{group___p_w_r_ex___exported___macro_ga474f22f28c87cc54df405d83852fcac1}} 
\index{PWREx Exported Macro@{PWREx Exported Macro}!\_\_HAL\_PWR\_CLEAR\_ODRUDR\_FLAG@{\_\_HAL\_PWR\_CLEAR\_ODRUDR\_FLAG}}
\index{\_\_HAL\_PWR\_CLEAR\_ODRUDR\_FLAG@{\_\_HAL\_PWR\_CLEAR\_ODRUDR\_FLAG}!PWREx Exported Macro@{PWREx Exported Macro}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_PWR\_CLEAR\_ODRUDR\_FLAG}{\_\_HAL\_PWR\_CLEAR\_ODRUDR\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+CLEAR\+\_\+\+ODRUDR\+\_\+\+FLAG(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CSR1 $\vert$= (\mbox{\hyperlink{group___p_w_r_ex___over___under___drive___flag_ga9f3b9b846acf34e8a18af7bcf81d8c79}{PWR\+\_\+\+FLAG\+\_\+\+UDRDY}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334af2fb57636b3d8cf484a91ae77062}{PWR\+\_\+\+CSR1\+\_\+\+EIWUP}}))}



Clear the Under-\/\+Drive Ready flag. 



Definition at line \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source_l00147}{147}} of file \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___p_w_r_ex___exported___macro_gaf8743ab41addcd227d879ea209062f77}\label{group___p_w_r_ex___exported___macro_gaf8743ab41addcd227d879ea209062f77}} 
\index{PWREx Exported Macro@{PWREx Exported Macro}!\_\_HAL\_PWR\_CLEAR\_WAKEUP\_FLAG@{\_\_HAL\_PWR\_CLEAR\_WAKEUP\_FLAG}}
\index{\_\_HAL\_PWR\_CLEAR\_WAKEUP\_FLAG@{\_\_HAL\_PWR\_CLEAR\_WAKEUP\_FLAG}!PWREx Exported Macro@{PWREx Exported Macro}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_PWR\_CLEAR\_WAKEUP\_FLAG}{\_\_HAL\_PWR\_CLEAR\_WAKEUP\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+CLEAR\+\_\+\+WAKEUP\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+WUFLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR2 $\vert$=  (\+\_\+\+\_\+\+WUFLAG\+\_\+\+\_\+))}



Clear the Wake\+Up pins flags. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+WUFLAG\+\_\+\+\_\+} & specifies the Wake Up pin flag to clear. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item PWR\+\_\+\+WAKEUP\+\_\+\+PIN\+\_\+\+FLAG1\+: Wakeup Pin Flag for PA0 \item PWR\+\_\+\+WAKEUP\+\_\+\+PIN\+\_\+\+FLAG2\+: Wakeup Pin Flag for PA2 \item PWR\+\_\+\+WAKEUP\+\_\+\+PIN\+\_\+\+FLAG3\+: Wakeup Pin Flag for PC1 \item PWR\+\_\+\+WAKEUP\+\_\+\+PIN\+\_\+\+FLAG4\+: Wakeup Pin Flag for PC13 \item PWR\+\_\+\+WAKEUP\+\_\+\+PIN\+\_\+\+FLAG5\+: Wakeup Pin Flag for PI8 \item PWR\+\_\+\+WAKEUP\+\_\+\+PIN\+\_\+\+FLAG6\+: Wakeup Pin Flag for PI11 ~\newline
 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source_l00171}{171}} of file \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___p_w_r_ex___exported___macro_ga846a66516ac8a6212f414f3d801169f9}\label{group___p_w_r_ex___exported___macro_ga846a66516ac8a6212f414f3d801169f9}} 
\index{PWREx Exported Macro@{PWREx Exported Macro}!\_\_HAL\_PWR\_GET\_ODRUDR\_FLAG@{\_\_HAL\_PWR\_GET\_ODRUDR\_FLAG}}
\index{\_\_HAL\_PWR\_GET\_ODRUDR\_FLAG@{\_\_HAL\_PWR\_GET\_ODRUDR\_FLAG}!PWREx Exported Macro@{PWREx Exported Macro}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_PWR\_GET\_ODRUDR\_FLAG}{\_\_HAL\_PWR\_GET\_ODRUDR\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+GET\+\_\+\+ODRUDR\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CSR1 \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))}



Check PWR flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & specifies the flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item PWR\+\_\+\+FLAG\+\_\+\+ODRDY\+: This flag indicates that the Over-\/drive mode is ready \item PWR\+\_\+\+FLAG\+\_\+\+ODSWRDY\+: This flag indicates that the Over-\/drive mode switching is ready ~\newline
 \item PWR\+\_\+\+FLAG\+\_\+\+UDRDY\+: This flag indicates that the Under-\/drive mode is enabled in Stop mode \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of {\bfseries{FLAG}} (TRUE or FALSE). \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source_l00143}{143}} of file \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___p_w_r_ex___exported___macro_ga4f35c4eed3de35db5422548943cf8b1b}\label{group___p_w_r_ex___exported___macro_ga4f35c4eed3de35db5422548943cf8b1b}} 
\index{PWREx Exported Macro@{PWREx Exported Macro}!\_\_HAL\_PWR\_GET\_WAKEUP\_FLAG@{\_\_HAL\_PWR\_GET\_WAKEUP\_FLAG}}
\index{\_\_HAL\_PWR\_GET\_WAKEUP\_FLAG@{\_\_HAL\_PWR\_GET\_WAKEUP\_FLAG}!PWREx Exported Macro@{PWREx Exported Macro}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_PWR\_GET\_WAKEUP\_FLAG}{\_\_HAL\_PWR\_GET\_WAKEUP\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+GET\+\_\+\+WAKEUP\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+WUFLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CSR2 \& (\+\_\+\+\_\+\+WUFLAG\+\_\+\+\_\+))}



Check Wake Up flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+WUFLAG\+\_\+\+\_\+} & specifies the Wake Up flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item PWR\+\_\+\+WAKEUP\+\_\+\+PIN\+\_\+\+FLAG1\+: Wakeup Pin Flag for PA0 \item PWR\+\_\+\+WAKEUP\+\_\+\+PIN\+\_\+\+FLAG2\+: Wakeup Pin Flag for PA2 \item PWR\+\_\+\+WAKEUP\+\_\+\+PIN\+\_\+\+FLAG3\+: Wakeup Pin Flag for PC1 \item PWR\+\_\+\+WAKEUP\+\_\+\+PIN\+\_\+\+FLAG4\+: Wakeup Pin Flag for PC13 \item PWR\+\_\+\+WAKEUP\+\_\+\+PIN\+\_\+\+FLAG5\+: Wakeup Pin Flag for PI8 \item PWR\+\_\+\+WAKEUP\+\_\+\+PIN\+\_\+\+FLAG6\+: Wakeup Pin Flag for PI11 ~\newline
 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source_l00159}{159}} of file \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___p_w_r_ex___exported___macro_ga1bfa0d1a811b22c638028e721a8f25fe}\label{group___p_w_r_ex___exported___macro_ga1bfa0d1a811b22c638028e721a8f25fe}} 
\index{PWREx Exported Macro@{PWREx Exported Macro}!\_\_HAL\_PWR\_OVERDRIVE\_DISABLE@{\_\_HAL\_PWR\_OVERDRIVE\_DISABLE}}
\index{\_\_HAL\_PWR\_OVERDRIVE\_DISABLE@{\_\_HAL\_PWR\_OVERDRIVE\_DISABLE}!PWREx Exported Macro@{PWREx Exported Macro}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_PWR\_OVERDRIVE\_DISABLE}{\_\_HAL\_PWR\_OVERDRIVE\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+OVERDRIVE\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR1 \&= (uint32\+\_\+t)($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034c9289598bc36001141083890598fa}{PWR\+\_\+\+CR1\+\_\+\+ODEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source_l00112}{112}} of file \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___p_w_r_ex___exported___macro_gaa6904ae4fd3b27e546a1a9ca86fd0325}\label{group___p_w_r_ex___exported___macro_gaa6904ae4fd3b27e546a1a9ca86fd0325}} 
\index{PWREx Exported Macro@{PWREx Exported Macro}!\_\_HAL\_PWR\_OVERDRIVE\_ENABLE@{\_\_HAL\_PWR\_OVERDRIVE\_ENABLE}}
\index{\_\_HAL\_PWR\_OVERDRIVE\_ENABLE@{\_\_HAL\_PWR\_OVERDRIVE\_ENABLE}!PWREx Exported Macro@{PWREx Exported Macro}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_PWR\_OVERDRIVE\_ENABLE}{\_\_HAL\_PWR\_OVERDRIVE\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+OVERDRIVE\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR1 $\vert$= (uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034c9289598bc36001141083890598fa}{PWR\+\_\+\+CR1\+\_\+\+ODEN}})}



Macros to enable or disable the Over drive mode. 



Definition at line \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source_l00111}{111}} of file \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___p_w_r_ex___exported___macro_gaadf09628cdf4a7c430a53eb850d42d70}\label{group___p_w_r_ex___exported___macro_gaadf09628cdf4a7c430a53eb850d42d70}} 
\index{PWREx Exported Macro@{PWREx Exported Macro}!\_\_HAL\_PWR\_OVERDRIVESWITCHING\_DISABLE@{\_\_HAL\_PWR\_OVERDRIVESWITCHING\_DISABLE}}
\index{\_\_HAL\_PWR\_OVERDRIVESWITCHING\_DISABLE@{\_\_HAL\_PWR\_OVERDRIVESWITCHING\_DISABLE}!PWREx Exported Macro@{PWREx Exported Macro}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_PWR\_OVERDRIVESWITCHING\_DISABLE}{\_\_HAL\_PWR\_OVERDRIVESWITCHING\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+OVERDRIVESWITCHING\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR1 \&= (uint32\+\_\+t)($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga570acaf0a109bf1678acb3eebd7aa84b}{PWR\+\_\+\+CR1\+\_\+\+ODSWEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source_l00117}{117}} of file \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___p_w_r_ex___exported___macro_ga1f5fd3a41a03c729b283bf05af030716}\label{group___p_w_r_ex___exported___macro_ga1f5fd3a41a03c729b283bf05af030716}} 
\index{PWREx Exported Macro@{PWREx Exported Macro}!\_\_HAL\_PWR\_OVERDRIVESWITCHING\_ENABLE@{\_\_HAL\_PWR\_OVERDRIVESWITCHING\_ENABLE}}
\index{\_\_HAL\_PWR\_OVERDRIVESWITCHING\_ENABLE@{\_\_HAL\_PWR\_OVERDRIVESWITCHING\_ENABLE}!PWREx Exported Macro@{PWREx Exported Macro}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_PWR\_OVERDRIVESWITCHING\_ENABLE}{\_\_HAL\_PWR\_OVERDRIVESWITCHING\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+OVERDRIVESWITCHING\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR1 $\vert$= (uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga570acaf0a109bf1678acb3eebd7aa84b}{PWR\+\_\+\+CR1\+\_\+\+ODSWEN}})}



Macros to enable or disable the Over drive switching. 



Definition at line \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source_l00116}{116}} of file \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___p_w_r_ex___exported___macro_ga207c042d72bfea9979134c54c4f81275}\label{group___p_w_r_ex___exported___macro_ga207c042d72bfea9979134c54c4f81275}} 
\index{PWREx Exported Macro@{PWREx Exported Macro}!\_\_HAL\_PWR\_UNDERDRIVE\_DISABLE@{\_\_HAL\_PWR\_UNDERDRIVE\_DISABLE}}
\index{\_\_HAL\_PWR\_UNDERDRIVE\_DISABLE@{\_\_HAL\_PWR\_UNDERDRIVE\_DISABLE}!PWREx Exported Macro@{PWREx Exported Macro}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_PWR\_UNDERDRIVE\_DISABLE}{\_\_HAL\_PWR\_UNDERDRIVE\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+UNDERDRIVE\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR1 \&= (uint32\+\_\+t)($\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae462863ec79bc72219fc3e0c3180b39a}{PWR\+\_\+\+CR1\+\_\+\+UDEN}}))}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source_l00130}{130}} of file \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___p_w_r_ex___exported___macro_gafbaac4011a44566b0ba2a563736cca09}\label{group___p_w_r_ex___exported___macro_gafbaac4011a44566b0ba2a563736cca09}} 
\index{PWREx Exported Macro@{PWREx Exported Macro}!\_\_HAL\_PWR\_UNDERDRIVE\_ENABLE@{\_\_HAL\_PWR\_UNDERDRIVE\_ENABLE}}
\index{\_\_HAL\_PWR\_UNDERDRIVE\_ENABLE@{\_\_HAL\_PWR\_UNDERDRIVE\_ENABLE}!PWREx Exported Macro@{PWREx Exported Macro}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_PWR\_UNDERDRIVE\_ENABLE}{\_\_HAL\_PWR\_UNDERDRIVE\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+UNDERDRIVE\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR1 $\vert$= (uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae462863ec79bc72219fc3e0c3180b39a}{PWR\+\_\+\+CR1\+\_\+\+UDEN}})}



Macros to enable or disable the Under drive mode. 

\begin{DoxyNote}{Note}
This mode is enabled only with STOP low power mode. In this mode, the 1.\+2V domain is preserved in reduced leakage mode. This mode is only available when the main regulator or the low power regulator is in low voltage mode. ~\newline
 

If the Under-\/drive mode was enabled, it is automatically disabled after exiting Stop mode. When the voltage regulator operates in Under-\/drive mode, an additional ~\newline
 startup delay is induced when waking up from Stop mode. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source_l00129}{129}} of file \mbox{\hyperlink{stm32f7xx__hal__pwr__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

