# make_diff_pair_ports c0_rx c0_rx_N
# make_diff_pair_ports c0_tx c0_tx_N
# make_diff_pair_ports c1_rx c1_rx_N
# make_diff_pair_ports c1_tx c1_tx_N
# make_diff_pair_ports c2_rx c2_rx_N
# make_diff_pair_ports c2_tx c2_tx_N
# make_diff_pair_ports c3_rx c3_rx_N
# make_diff_pair_ports c3_tx c3_tx_N
# make_diff_pair_ports c4_rx c4_rx_N
# make_diff_pair_ports c4_tx c4_tx_N
# make_diff_pair_ports daq_rx daq_rx_N
# make_diff_pair_ports daq_tx daq_tx_N
# make_diff_pair_ports gige_rx gige_rx_N
# make_diff_pair_ports gige_tx gige_tx_N
# make_diff_pair_ports gtx_clk0 gtx_clk0_N
# make_diff_pair_ports gtx_clk1 gtx_clk1_N
# make_diff_pair_ports ttc_rx ttc_rx_N
# make_diff_pair_ports ttc_tx ttc_tx_N
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports c0_rx]
set_property SLEW SLOW [get_ports c0_rx]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports c1_rx]
set_property SLEW SLOW [get_ports c1_rx]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports c2_rx]
set_property SLEW SLOW [get_ports c2_rx]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports c3_rx]
set_property SLEW SLOW [get_ports c3_rx]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports c4_rx]
set_property SLEW SLOW [get_ports c4_rx]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports c0_tx]
set_property SLEW SLOW [get_ports c0_tx]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports c1_tx]
set_property SLEW SLOW [get_ports c1_tx]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports c2_tx]
set_property SLEW SLOW [get_ports c2_tx]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports c3_tx]
set_property SLEW SLOW [get_ports c3_tx]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports c4_tx]
set_property SLEW SLOW [get_ports c4_tx]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports gtx_clk0]
set_property SLEW SLOW [get_ports gtx_clk0]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports gtx_clk1]
set_property SLEW SLOW [get_ports gtx_clk1]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports gige_rx]
set_property SLEW SLOW [get_ports gige_rx]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports gige_tx]
set_property SLEW SLOW [get_ports gige_tx]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports daq_rx]
set_property SLEW SLOW [get_ports daq_rx]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports daq_tx]
set_property SLEW SLOW [get_ports daq_tx]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports ttc_rx]
set_property SLEW SLOW [get_ports ttc_rx]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports ttc_tx]
set_property SLEW SLOW [get_ports ttc_tx]
create_interface hs_serial
set_property INTERFACE hs_serial [get_ports { c0_rx c0_rx_N c1_rx c1_rx_N c2_rx c2_rx_N c3_rx c3_rx_N c4_rx c4_rx_N c0_tx c0_tx_N c1_tx c1_tx_N c2_tx c2_tx_N c3_tx c3_tx_N c4_tx c4_tx_N gtx_clk0 gtx_clk0_N gtx_clk1 gtx_clk1_N gige_rx gige_rx_N gige_tx gige_tx_N daq_rx daq_rx_N daq_tx daq_tx_N ttc_rx ttc_rx_N ttc_tx ttc_tx_N }]
set_property IOSTANDARD LVCMOS33 [get_ports {debug[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {debug[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {debug[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {debug[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {debug[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {debug[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {debug[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {debug[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {debug[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {debug[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {debug[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {debug[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {debug[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {debug[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {debug[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {debug[0]}]
set_property DRIVE 12 [get_ports {debug[15]}]
set_property DRIVE 12 [get_ports {debug[14]}]
set_property DRIVE 12 [get_ports {debug[13]}]
set_property DRIVE 12 [get_ports {debug[12]}]
set_property DRIVE 12 [get_ports {debug[11]}]
set_property DRIVE 12 [get_ports {debug[10]}]
set_property DRIVE 12 [get_ports {debug[9]}]
set_property DRIVE 12 [get_ports {debug[8]}]
set_property DRIVE 12 [get_ports {debug[7]}]
set_property DRIVE 12 [get_ports {debug[6]}]
set_property DRIVE 12 [get_ports {debug[5]}]
set_property DRIVE 12 [get_ports {debug[4]}]
set_property DRIVE 12 [get_ports {debug[3]}]
set_property DRIVE 12 [get_ports {debug[2]}]
set_property DRIVE 12 [get_ports {debug[1]}]
set_property DRIVE 12 [get_ports {debug[0]}]
set_property SLEW SLOW [get_ports {debug[15]}]
set_property SLEW SLOW [get_ports {debug[14]}]
set_property SLEW SLOW [get_ports {debug[13]}]
set_property SLEW SLOW [get_ports {debug[12]}]
set_property SLEW SLOW [get_ports {debug[11]}]
set_property SLEW SLOW [get_ports {debug[10]}]
set_property SLEW SLOW [get_ports {debug[9]}]
set_property SLEW SLOW [get_ports {debug[8]}]
set_property SLEW SLOW [get_ports {debug[7]}]
set_property SLEW SLOW [get_ports {debug[6]}]
set_property SLEW SLOW [get_ports {debug[5]}]
set_property SLEW SLOW [get_ports {debug[4]}]
set_property SLEW SLOW [get_ports {debug[3]}]
set_property SLEW SLOW [get_ports {debug[2]}]
set_property SLEW SLOW [get_ports {debug[1]}]
set_property SLEW SLOW [get_ports {debug[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {acq_trigs[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {acq_trigs[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {acq_trigs[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {acq_trigs[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {acq_trigs[0]}]
set_property DRIVE 12 [get_ports {acq_trigs[4]}]
set_property DRIVE 12 [get_ports {acq_trigs[3]}]
set_property DRIVE 12 [get_ports {acq_trigs[2]}]
set_property DRIVE 12 [get_ports {acq_trigs[1]}]
set_property DRIVE 12 [get_ports {acq_trigs[0]}]
set_property SLEW SLOW [get_ports {acq_trigs[4]}]
set_property SLEW SLOW [get_ports {acq_trigs[3]}]
set_property SLEW SLOW [get_ports {acq_trigs[2]}]
set_property SLEW SLOW [get_ports {acq_trigs[1]}]
set_property SLEW SLOW [get_ports {acq_trigs[0]}]
set_property DRIVE 12 [get_ports {acq_dones[4]}]
set_property DRIVE 12 [get_ports {acq_dones[3]}]
set_property DRIVE 12 [get_ports {acq_dones[2]}]
set_property DRIVE 12 [get_ports {acq_dones[1]}]
set_property DRIVE 12 [get_ports {acq_dones[0]}]
set_property SLEW SLOW [get_ports {acq_dones[4]}]
set_property SLEW SLOW [get_ports {acq_dones[3]}]
set_property SLEW SLOW [get_ports {acq_dones[2]}]
set_property SLEW SLOW [get_ports {acq_dones[1]}]
set_property SLEW SLOW [get_ports {acq_dones[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {acq_dones[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {acq_dones[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {acq_dones[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {acq_dones[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {acq_dones[0]}]
set_property DRIVE 12 [get_ports bbus_scl]
set_property SLEW SLOW [get_ports bbus_scl]
set_property IOSTANDARD LVCMOS33 [get_ports bbus_sda]
set_property DRIVE 12 [get_ports bbus_sda]
set_property SLEW SLOW [get_ports bbus_sda]
set_property IOSTANDARD LVCMOS33 [get_ports {mezzanine_bus[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {mezzanine_bus[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {mezzanine_bus[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {mezzanine_bus[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {mezzanine_bus[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {mezzanine_bus[0]}]
set_property DRIVE 12 [get_ports {mezzanine_bus[5]}]
set_property DRIVE 12 [get_ports {mezzanine_bus[4]}]
set_property DRIVE 12 [get_ports {mezzanine_bus[3]}]
set_property DRIVE 12 [get_ports {mezzanine_bus[2]}]
set_property DRIVE 12 [get_ports {mezzanine_bus[1]}]
set_property DRIVE 12 [get_ports {mezzanine_bus[0]}]
set_property SLEW SLOW [get_ports {mezzanine_bus[5]}]
set_property SLEW SLOW [get_ports {mezzanine_bus[4]}]
set_property SLEW SLOW [get_ports {mezzanine_bus[3]}]
set_property SLEW SLOW [get_ports {mezzanine_bus[2]}]
set_property SLEW SLOW [get_ports {mezzanine_bus[1]}]
set_property SLEW SLOW [get_ports {mezzanine_bus[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports led1]
set_property DRIVE 12 [get_ports led1]
set_property SLEW SLOW [get_ports led1]
set_property IOSTANDARD LVCMOS33 [get_ports led0]
set_property DRIVE 12 [get_ports led0]
set_property SLEW SLOW [get_ports led0]
set_property IOSTANDARD LVCMOS33 [get_ports clkin]
set_property DRIVE 12 [get_ports clkin]
set_property SLEW SLOW [get_ports clkin]
set_property IOSTANDARD LVCMOS33 [get_ports c_progb]
set_property DRIVE 12 [get_ports c_progb]
set_property SLEW SLOW [get_ports c_progb]
set_property IOSTANDARD LVCMOS33 [get_ports c_cclk]
set_property DRIVE 12 [get_ports c_cclk]
set_property SLEW SLOW [get_ports c_cclk]
set_property IOSTANDARD LVCMOS33 [get_ports c_din]
set_property DRIVE 12 [get_ports c_din]
set_property SLEW SLOW [get_ports c_din]
set_property IOSTANDARD LVCMOS33 [get_ports c_init_b]
set_property DRIVE 12 [get_ports c_init_b]
set_property SLEW SLOW [get_ports c_init_b]
set_property IOSTANDARD LVCMOS33 [get_ports c_done]
set_property DRIVE 12 [get_ports c_done]
set_property SLEW SLOW [get_ports c_done]
create_interface ch_fpga_config
set_property INTERFACE ch_fpga_config [get_ports { c_progb c_cclk c_din c_init_b c_done }]
set_property IOSTANDARD LVCMOS33 [get_ports bbus_scl]
set_property PACKAGE_PIN J4 [get_ports c0_rx]
set_property PACKAGE_PIN H2 [get_ports c0_tx]
set_property PACKAGE_PIN H1 [get_ports c0_tx_N]
set_property PACKAGE_PIN G4 [get_ports c1_rx]
set_property PACKAGE_PIN G3 [get_ports c1_rx_N]
set_property PACKAGE_PIN F2 [get_ports c1_tx]
set_property PACKAGE_PIN E4 [get_ports c2_rx]
set_property PACKAGE_PIN D2 [get_ports c2_tx]
set_property PACKAGE_PIN C4 [get_ports c3_rx]
set_property PACKAGE_PIN B2 [get_ports c3_tx]
set_property PACKAGE_PIN B6 [get_ports c4_rx]
set_property PACKAGE_PIN A4 [get_ports c4_tx]
set_property PACKAGE_PIN N4 [get_ports daq_rx]
set_property PACKAGE_PIN M2 [get_ports daq_tx]
set_property PACKAGE_PIN R4 [get_ports gige_rx]
set_property PACKAGE_PIN P2 [get_ports gige_tx]
set_property PACKAGE_PIN H6 [get_ports gtx_clk0]
set_property PACKAGE_PIN D6 [get_ports gtx_clk1]
set_property PACKAGE_PIN L4 [get_ports ttc_rx]
set_property PACKAGE_PIN K2 [get_ports ttc_tx]
set_property PACKAGE_PIN B17 [get_ports c_cclk]
set_property PACKAGE_PIN A17 [get_ports c_din]
set_property PACKAGE_PIN B15 [get_ports c_done]
set_property PACKAGE_PIN B16 [get_ports c_init_b]
set_property PACKAGE_PIN A18 [get_ports c_progb]
set_property PACKAGE_PIN A12 [get_ports {acq_dones[4]}]
set_property PACKAGE_PIN B11 [get_ports {acq_dones[3]}]
set_property PACKAGE_PIN B10 [get_ports {acq_dones[2]}]
set_property PACKAGE_PIN A10 [get_ports {acq_dones[1]}]
set_property PACKAGE_PIN B9 [get_ports {acq_dones[0]}]
set_property PACKAGE_PIN A15 [get_ports {acq_trigs[4]}]
set_property PACKAGE_PIN B14 [get_ports {acq_trigs[3]}]
set_property PACKAGE_PIN A14 [get_ports {acq_trigs[2]}]
set_property PACKAGE_PIN A13 [get_ports {acq_trigs[1]}]
set_property PACKAGE_PIN B12 [get_ports {acq_trigs[0]}]
set_property PACKAGE_PIN AE26 [get_ports {debug[15]}]
set_property PACKAGE_PIN AD26 [get_ports {debug[14]}]
set_property PACKAGE_PIN AC26 [get_ports {debug[13]}]
set_property PACKAGE_PIN AB26 [get_ports {debug[12]}]
set_property PACKAGE_PIN Y26 [get_ports {debug[11]}]
set_property PACKAGE_PIN W26 [get_ports {debug[10]}]
set_property PACKAGE_PIN V26 [get_ports {debug[9]}]
set_property PACKAGE_PIN U26 [get_ports {debug[8]}]
set_property PACKAGE_PIN R26 [get_ports {debug[7]}]
set_property PACKAGE_PIN P26 [get_ports {debug[6]}]
set_property PACKAGE_PIN N26 [get_ports {debug[5]}]
set_property PACKAGE_PIN M26 [get_ports {debug[4]}]
set_property PACKAGE_PIN K26 [get_ports {debug[3]}]
set_property PACKAGE_PIN J26 [get_ports {debug[2]}]
set_property PACKAGE_PIN H26 [get_ports {debug[1]}]
set_property PACKAGE_PIN G26 [get_ports {debug[0]}]
set_property PACKAGE_PIN A20 [get_ports {mezzanine_bus[5]}]
set_property PACKAGE_PIN B21 [get_ports {mezzanine_bus[4]}]
set_property PACKAGE_PIN B22 [get_ports {mezzanine_bus[3]}]
set_property PACKAGE_PIN A22 [get_ports {mezzanine_bus[2]}]
set_property PACKAGE_PIN A23 [get_ports {mezzanine_bus[1]}]
set_property PACKAGE_PIN A24 [get_ports {mezzanine_bus[0]}]
set_property PACKAGE_PIN C26 [get_ports bbus_scl]
set_property PACKAGE_PIN D26 [get_ports bbus_sda]
set_property PACKAGE_PIN A19 [get_ports led0]
set_property PACKAGE_PIN B20 [get_ports led1]
set_property PACKAGE_PIN AA24 [get_ports clkin]
