{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686558915526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686558915527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 16:35:15 2023 " "Processing started: Mon Jun 12 16:35:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686558915527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686558915527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off template -c template " "Command: quartus_map --read_settings_files=on --write_settings_files=off template -c template" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686558915527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1686558915919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "template.v 1 1 " "Found 1 design units, including 1 entities, in source file template.v" { { "Info" "ISGN_ENTITY_NAME" "1 template " "Found entity 1: template" {  } { { "template.v" "" { Text "E:/project/FPGA/TrafficLight/template.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686558915962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686558915962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.v 1 1 " "Found 1 design units, including 1 entities, in source file key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "key.v" "" { Text "E:/project/FPGA/TrafficLight/key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686558915965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686558915965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "seg.v" "" { Text "E:/project/FPGA/TrafficLight/seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686558915967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686558915967 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "template " "Elaborating entity \"template\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686558915990 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 template.v(31) " "Verilog HDL assignment warning at template.v(31): truncated value with size 4 to match size of target (1)" {  } { { "template.v" "" { Text "E:/project/FPGA/TrafficLight/template.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686558915992 "|template"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pos template.v(26) " "Verilog HDL Always Construct warning at template.v(26): inferring latch(es) for variable \"pos\", which holds its previous value in one or more paths through the always construct" {  } { { "template.v" "" { Text "E:/project/FPGA/TrafficLight/template.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686558915992 "|template"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led template.v(26) " "Verilog HDL Always Construct warning at template.v(26): inferring latch(es) for variable \"led\", which holds its previous value in one or more paths through the always construct" {  } { { "template.v" "" { Text "E:/project/FPGA/TrafficLight/template.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686558915992 "|template"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led template.v(26) " "Inferred latch for \"led\" at template.v(26)" {  } { { "template.v" "" { Text "E:/project/FPGA/TrafficLight/template.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686558915992 "|template"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos template.v(26) " "Inferred latch for \"pos\" at template.v(26)" {  } { { "template.v" "" { Text "E:/project/FPGA/TrafficLight/template.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686558915992 "|template"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:key_1 " "Elaborating entity \"key\" for hierarchy \"key:key_1\"" {  } { { "template.v" "key_1" { Text "E:/project/FPGA/TrafficLight/template.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686558915994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:seg_1 " "Elaborating entity \"seg\" for hierarchy \"seg:seg_1\"" {  } { { "template.v" "seg_1" { Text "E:/project/FPGA/TrafficLight/template.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686558915996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(35) " "Verilog HDL assignment warning at seg.v(35): truncated value with size 32 to match size of target (4)" {  } { { "seg.v" "" { Text "E:/project/FPGA/TrafficLight/seg.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686558915997 "|template|seg:seg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(36) " "Verilog HDL assignment warning at seg.v(36): truncated value with size 32 to match size of target (4)" {  } { { "seg.v" "" { Text "E:/project/FPGA/TrafficLight/seg.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686558915998 "|template|seg:seg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(37) " "Verilog HDL assignment warning at seg.v(37): truncated value with size 32 to match size of target (4)" {  } { { "seg.v" "" { Text "E:/project/FPGA/TrafficLight/seg.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686558915998 "|template|seg:seg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(38) " "Verilog HDL assignment warning at seg.v(38): truncated value with size 32 to match size of target (4)" {  } { { "seg.v" "" { Text "E:/project/FPGA/TrafficLight/seg.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686558915998 "|template|seg:seg_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 seg.v(43) " "Verilog HDL assignment warning at seg.v(43): truncated value with size 8 to match size of target (4)" {  } { { "seg.v" "" { Text "E:/project/FPGA/TrafficLight/seg.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686558915998 "|template|seg:seg_1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg:seg_1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg:seg_1\|Div2\"" {  } { { "seg.v" "Div2" { Text "E:/project/FPGA/TrafficLight/seg.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686558916146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg:seg_1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg:seg_1\|Mod3\"" {  } { { "seg.v" "Mod3" { Text "E:/project/FPGA/TrafficLight/seg.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686558916146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg:seg_1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg:seg_1\|Div1\"" {  } { { "seg.v" "Div1" { Text "E:/project/FPGA/TrafficLight/seg.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686558916146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg:seg_1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg:seg_1\|Mod2\"" {  } { { "seg.v" "Mod2" { Text "E:/project/FPGA/TrafficLight/seg.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686558916146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg:seg_1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg:seg_1\|Div0\"" {  } { { "seg.v" "Div0" { Text "E:/project/FPGA/TrafficLight/seg.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686558916146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg:seg_1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg:seg_1\|Mod1\"" {  } { { "seg.v" "Mod1" { Text "E:/project/FPGA/TrafficLight/seg.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686558916146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg:seg_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg:seg_1\|Mod0\"" {  } { { "seg.v" "Mod0" { Text "E:/project/FPGA/TrafficLight/seg.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686558916146 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1686558916146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:seg_1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"seg:seg_1\|lpm_divide:Div2\"" {  } { { "seg.v" "" { Text "E:/project/FPGA/TrafficLight/seg.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686558916172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:seg_1\|lpm_divide:Div2 " "Instantiated megafunction \"seg:seg_1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686558916172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686558916172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686558916172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686558916172 ""}  } { { "seg.v" "" { Text "E:/project/FPGA/TrafficLight/seg.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1686558916172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rfm " "Found entity 1: lpm_divide_rfm" {  } { { "db/lpm_divide_rfm.tdf" "" { Text "E:/project/FPGA/TrafficLight/db/lpm_divide_rfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686558916238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686558916238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "E:/project/FPGA/TrafficLight/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686558916252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686558916252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c5f " "Found entity 1: alt_u_div_c5f" {  } { { "db/alt_u_div_c5f.tdf" "" { Text "E:/project/FPGA/TrafficLight/db/alt_u_div_c5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686558916284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686558916284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/project/FPGA/TrafficLight/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686558916357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686558916357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/project/FPGA/TrafficLight/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686558916411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686558916411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:seg_1\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"seg:seg_1\|lpm_divide:Mod3\"" {  } { { "seg.v" "" { Text "E:/project/FPGA/TrafficLight/seg.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686558916424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:seg_1\|lpm_divide:Mod3 " "Instantiated megafunction \"seg:seg_1\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686558916424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686558916424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686558916424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686558916424 ""}  } { { "seg.v" "" { Text "E:/project/FPGA/TrafficLight/seg.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1686558916424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h6m " "Found entity 1: lpm_divide_h6m" {  } { { "db/lpm_divide_h6m.tdf" "" { Text "E:/project/FPGA/TrafficLight/db/lpm_divide_h6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686558916485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686558916485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/project/FPGA/TrafficLight/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686558916500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686558916500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "E:/project/FPGA/TrafficLight/db/alt_u_div_i2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686558916525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686558916525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:seg_1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seg:seg_1\|lpm_divide:Div1\"" {  } { { "seg.v" "" { Text "E:/project/FPGA/TrafficLight/seg.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686558916550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:seg_1\|lpm_divide:Div1 " "Instantiated megafunction \"seg:seg_1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686558916550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686558916550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686558916550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686558916550 ""}  } { { "seg.v" "" { Text "E:/project/FPGA/TrafficLight/seg.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1686558916550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hem " "Found entity 1: lpm_divide_hem" {  } { { "db/lpm_divide_hem.tdf" "" { Text "E:/project/FPGA/TrafficLight/db/lpm_divide_hem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686558916599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686558916599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "E:/project/FPGA/TrafficLight/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686558916612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686558916612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "E:/project/FPGA/TrafficLight/db/alt_u_div_o2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686558916628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686558916628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:seg_1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg:seg_1\|lpm_divide:Div0\"" {  } { { "seg.v" "" { Text "E:/project/FPGA/TrafficLight/seg.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686558916656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:seg_1\|lpm_divide:Div0 " "Instantiated megafunction \"seg:seg_1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686558916656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686558916656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686558916656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686558916656 ""}  } { { "seg.v" "" { Text "E:/project/FPGA/TrafficLight/seg.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1686558916656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eem " "Found entity 1: lpm_divide_eem" {  } { { "db/lpm_divide_eem.tdf" "" { Text "E:/project/FPGA/TrafficLight/db/lpm_divide_eem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686558916719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686558916719 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "seg.v" "" { Text "E:/project/FPGA/TrafficLight/seg.v" 59 -1 0 } } { "seg.v" "" { Text "E:/project/FPGA/TrafficLight/seg.v" 30 -1 0 } } { "seg.v" "" { Text "E:/project/FPGA/TrafficLight/seg.v" 45 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1686558916998 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1686558916998 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "template.v" "" { Text "E:/project/FPGA/TrafficLight/template.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686558917121 "|template|led"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out\[7\] VCC " "Pin \"seg_out\[7\]\" is stuck at VCC" {  } { { "template.v" "" { Text "E:/project/FPGA/TrafficLight/template.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686558917121 "|template|seg_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1686558917121 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "seg:seg_1\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[0\]~0 " "Logic cell \"seg:seg_1\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[0\]~0\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_13_result_int\[0\]~0" { Text "E:/project/FPGA/TrafficLight/db/alt_u_div_i2f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686558917438 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg:seg_1\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg:seg_1\|lpm_divide:Mod3\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_12_result_int\[0\]~10" { Text "E:/project/FPGA/TrafficLight/db/alt_u_div_i2f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686558917438 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg:seg_1\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[0\]~0 " "Logic cell \"seg:seg_1\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[0\]~0\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_13_result_int\[0\]~0" { Text "E:/project/FPGA/TrafficLight/db/alt_u_div_i2f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686558917438 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg:seg_1\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg:seg_1\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_9_result_int\[0\]~10" { Text "E:/project/FPGA/TrafficLight/db/alt_u_div_i2f.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686558917438 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg:seg_1\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg:seg_1\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_10_result_int\[0\]~10" { Text "E:/project/FPGA/TrafficLight/db/alt_u_div_i2f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686558917438 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg:seg_1\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"seg:seg_1\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_11_result_int\[0\]~10" { Text "E:/project/FPGA/TrafficLight/db/alt_u_div_i2f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686558917438 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg:seg_1\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg:seg_1\|lpm_divide:Mod2\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_12_result_int\[0\]~10" { Text "E:/project/FPGA/TrafficLight/db/alt_u_div_i2f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686558917438 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg:seg_1\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[0\]~0 " "Logic cell \"seg:seg_1\|lpm_divide:Mod1\|lpm_divide_h6m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[0\]~0\"" {  } { { "db/alt_u_div_i2f.tdf" "add_sub_12_result_int\[0\]~0" { Text "E:/project/FPGA/TrafficLight/db/alt_u_div_i2f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686558917438 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1686558917438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1686558917696 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686558917696 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key " "No output dependent on input pin \"key\"" {  } { { "template.v" "" { Text "E:/project/FPGA/TrafficLight/template.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686558917768 "|template|key"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1686558917768 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "912 " "Implemented 912 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1686558917769 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1686558917769 ""} { "Info" "ICUT_CUT_TM_LCELLS" "896 " "Implemented 896 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1686558917769 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1686558917769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686558917795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 16:35:17 2023 " "Processing ended: Mon Jun 12 16:35:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686558917795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686558917795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686558917795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686558917795 ""}
