TOPLEVEL_LANG = verilog
VERILOG_SOURCES = ../rtl/*.sv
VERILOG_SOURCES += ../../reg/rtl/*.sv
TOPLEVEL = tb
MODULE = test_alu

include $(shell cocotb-config --makefiles)/Makefile.sim
