 
****************************************
Report : timing
        -path full_clock
        -delay max
        -nets
        -max_paths 30
        -transition_time
Design : delay
Version: T-2022.03-SP3
Date   : Sun Nov 10 20:52:55 2024
****************************************

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: delay_counter_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: switch_counter_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  delay_counter_reg_0_/CLK (DFFX1_RVT)                    0.08      0.00       0.20 r
  delay_counter_reg_0_/Q (DFFX1_RVT)                      0.01      0.10       0.30 r
  delay_counter[0] (net)                        4                   0.00       0.30 r
  U57/Y (NOR3X0_RVT)                                      0.04      0.11       0.41 f
  out_valid (net)                               5                   0.00       0.41 f
  U75/Y (AND2X1_RVT)                                      0.01      0.13       0.54 f
  switch_enable (net)                           2                   0.00       0.54 f
  U76/Y (AND4X1_RVT)                                      0.02      0.10       0.64 f
  n170 (net)                                    1                   0.00       0.64 f
  U77/Y (AO221X1_RVT)                                     0.02      0.10       0.74 f
  N57 (net)                                     1                   0.00       0.74 f
  switch_counter_reg_2_/D (DFFX1_RVT)                     0.02      0.06       0.79 f
  data arrival time                                                            0.79

  clock core_clk (rise edge)                                        2.00       2.00
  clock network delay (ideal)                                       0.20       2.20
  clock uncertainty                                                -0.20       2.00
  switch_counter_reg_2_/CLK (DFFX1_RVT)                             0.00       2.00 r
  library setup time                                               -0.01       1.99
  data required time                                                           1.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.99
  data arrival time                                                           -0.79
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.19


  Startpoint: delay_counter_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: switch_counter_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  delay_counter_reg_0_/CLK (DFFX1_RVT)                    0.08      0.00       0.20 r
  delay_counter_reg_0_/Q (DFFX1_RVT)                      0.01      0.10       0.30 r
  delay_counter[0] (net)                        4                   0.00       0.30 r
  U57/Y (NOR3X0_RVT)                                      0.04      0.11       0.41 f
  out_valid (net)                               5                   0.00       0.41 f
  U72/Y (AND3X1_RVT)                                      0.03      0.15       0.55 f
  N55 (net)                                     3                   0.00       0.55 f
  U74/Y (AO22X1_RVT)                                      0.01      0.12       0.67 f
  N56 (net)                                     1                   0.00       0.67 f
  switch_counter_reg_1_/D (DFFX1_RVT)                     0.01      0.06       0.72 f
  data arrival time                                                            0.72

  clock core_clk (rise edge)                                        2.00       2.00
  clock network delay (ideal)                                       0.20       2.20
  clock uncertainty                                                -0.20       2.00
  switch_counter_reg_1_/CLK (DFFX1_RVT)                             0.00       2.00 r
  library setup time                                               -0.01       1.99
  data required time                                                           1.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.99
  data arrival time                                                           -0.72
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.26


  Startpoint: delay_counter_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_counter_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  delay_counter_reg_0_/CLK (DFFX1_RVT)                    0.08      0.00       0.20 r
  delay_counter_reg_0_/Q (DFFX1_RVT)                      0.04      0.14       0.34 f
  delay_counter[0] (net)                        4                   0.00       0.34 f
  U79/Y (NAND2X0_RVT)                                     0.02      0.11       0.45 r
  n210 (net)                                    3                   0.00       0.45 r
  U80/Y (INVX1_RVT)                                       0.01      0.04       0.49 f
  n220 (net)                                    1                   0.00       0.49 f
  U81/Y (OA221X1_RVT)                                     0.02      0.11       0.59 f
  N54 (net)                                     1                   0.00       0.59 f
  delay_counter_reg_2_/D (DFFX1_RVT)                      0.02      0.06       0.65 f
  data arrival time                                                            0.65

  clock core_clk (rise edge)                                        2.00       2.00
  clock network delay (ideal)                                       0.20       2.20
  clock uncertainty                                                -0.20       2.00
  delay_counter_reg_2_/CLK (DFFX1_RVT)                              0.00       2.00 r
  library setup time                                               -0.01       1.99
  data required time                                                           1.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.99
  data arrival time                                                           -0.65
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.34


  Startpoint: delay_counter_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: switch_counter_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  delay_counter_reg_0_/CLK (DFFX1_RVT)                    0.08      0.00       0.20 r
  delay_counter_reg_0_/Q (DFFX1_RVT)                      0.01      0.10       0.30 r
  delay_counter[0] (net)                        4                   0.00       0.30 r
  U57/Y (NOR3X0_RVT)                                      0.04      0.11       0.41 f
  out_valid (net)                               5                   0.00       0.41 f
  U72/Y (AND3X1_RVT)                                      0.03      0.15       0.55 f
  N55 (net)                                     3                   0.00       0.55 f
  switch_counter_reg_0_/D (DFFX1_RVT)                     0.03      0.07       0.62 f
  data arrival time                                                            0.62

  clock core_clk (rise edge)                                        2.00       2.00
  clock network delay (ideal)                                       0.20       2.20
  clock uncertainty                                                -0.20       2.00
  switch_counter_reg_0_/CLK (DFFX1_RVT)                             0.00       2.00 r
  library setup time                                               -0.02       1.98
  data required time                                                           1.98
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.98
  data arrival time                                                           -0.62
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.36


  Startpoint: delay_counter_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_counter_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  delay_counter_reg_0_/CLK (DFFX1_RVT)                    0.08      0.00       0.20 r
  delay_counter_reg_0_/Q (DFFX1_RVT)                      0.04      0.14       0.34 f
  delay_counter[0] (net)                        4                   0.00       0.34 f
  U58/Y (OR2X1_RVT)                                       0.01      0.13       0.46 f
  n290 (net)                                    1                   0.00       0.46 f
  U56/Y (AND3X1_RVT)                                      0.02      0.09       0.55 f
  N53 (net)                                     1                   0.00       0.55 f
  delay_counter_reg_1_/D (DFFX1_RVT)                      0.02      0.06       0.61 f
  data arrival time                                                            0.61

  clock core_clk (rise edge)                                        2.00       2.00
  clock network delay (ideal)                                       0.20       2.20
  clock uncertainty                                                -0.20       2.00
  delay_counter_reg_1_/CLK (DFFX1_RVT)                              0.00       2.00 r
  library setup time                                               -0.01       1.99
  data required time                                                           1.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.99
  data arrival time                                                           -0.61
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.38


  Startpoint: delay_counter_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_counter_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  delay_counter_reg_0_/CLK (DFFX1_RVT)                    0.08      0.00       0.20 r
  delay_counter_reg_0_/Q (DFFX1_RVT)                      0.04      0.14       0.34 f
  delay_counter[0] (net)                        4                   0.00       0.34 f
  U57/Y (NOR3X0_RVT)                                      0.01      0.14       0.48 r
  out_valid (net)                               5                   0.00       0.48 r
  U78/Y (NOR3X0_RVT)                                      0.01      0.07       0.55 f
  N52 (net)                                     1                   0.00       0.55 f
  delay_counter_reg_0_/D (DFFX1_RVT)                      0.01      0.06       0.61 f
  data arrival time                                                            0.61

  clock core_clk (rise edge)                                        2.00       2.00
  clock network delay (ideal)                                       0.20       2.20
  clock uncertainty                                                -0.20       2.00
  delay_counter_reg_0_/CLK (DFFX1_RVT)                              0.00       2.00 r
  library setup time                                               -0.01       1.99
  data required time                                                           1.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.99
  data arrival time                                                           -0.61
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.38


  Startpoint: delay_reg_reg_1__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_2__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  delay_reg_reg_1__6_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  delay_reg_reg_1__6_/Q (DFFX1_RVT)        0.01      0.11       0.31 f
  delay_reg_1__6_ (net)          1                   0.00       0.31 f
  U97/Y (AND2X1_RVT)                       0.02      0.09       0.40 f
  N29 (net)                      1                   0.00       0.40 f
  delay_reg_reg_2__6_/D (DFFX1_RVT)        0.02      0.06       0.45 f
  data arrival time                                             0.45

  clock core_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                        0.20       2.20
  clock uncertainty                                 -0.20       2.00
  delay_reg_reg_2__6_/CLK (DFFX1_RVT)                0.00       2.00 r
  library setup time                                -0.01       1.99
  data required time                                            1.99
  ------------------------------------------------------------------------------------------
  data required time                                            1.99
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   1.53


  Startpoint: delay_reg_reg_2__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_3__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  delay_reg_reg_2__6_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  delay_reg_reg_2__6_/Q (DFFX1_RVT)        0.01      0.11       0.31 f
  delay_reg_2__6_ (net)          1                   0.00       0.31 f
  U105/Y (AND2X1_RVT)                      0.02      0.09       0.40 f
  N37 (net)                      1                   0.00       0.40 f
  delay_reg_reg_3__6_/D (DFFX1_RVT)        0.02      0.06       0.45 f
  data arrival time                                             0.45

  clock core_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                        0.20       2.20
  clock uncertainty                                 -0.20       2.00
  delay_reg_reg_3__6_/CLK (DFFX1_RVT)                0.00       2.00 r
  library setup time                                -0.01       1.99
  data required time                                            1.99
  ------------------------------------------------------------------------------------------
  data required time                                            1.99
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   1.53


  Startpoint: delay_reg_reg_0__5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_1__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  delay_reg_reg_0__5_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  delay_reg_reg_0__5_/Q (DFFX1_RVT)        0.01      0.11       0.31 f
  delay_reg_0__5_ (net)          1                   0.00       0.31 f
  U88/Y (AND2X1_RVT)                       0.02      0.09       0.40 f
  N20 (net)                      1                   0.00       0.40 f
  delay_reg_reg_1__5_/D (DFFX1_RVT)        0.02      0.06       0.45 f
  data arrival time                                             0.45

  clock core_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                        0.20       2.20
  clock uncertainty                                 -0.20       2.00
  delay_reg_reg_1__5_/CLK (DFFX1_RVT)                0.00       2.00 r
  library setup time                                -0.01       1.99
  data required time                                            1.99
  ------------------------------------------------------------------------------------------
  data required time                                            1.99
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   1.53


  Startpoint: delay_reg_reg_2__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_3__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  delay_reg_reg_2__4_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  delay_reg_reg_2__4_/Q (DFFX1_RVT)        0.01      0.11       0.31 f
  delay_reg_2__4_ (net)          1                   0.00       0.31 f
  U103/Y (AND2X1_RVT)                      0.02      0.09       0.40 f
  N35 (net)                      1                   0.00       0.40 f
  delay_reg_reg_3__4_/D (DFFX1_RVT)        0.02      0.06       0.45 f
  data arrival time                                             0.45

  clock core_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                        0.20       2.20
  clock uncertainty                                 -0.20       2.00
  delay_reg_reg_3__4_/CLK (DFFX1_RVT)                0.00       2.00 r
  library setup time                                -0.01       1.99
  data required time                                            1.99
  ------------------------------------------------------------------------------------------
  data required time                                            1.99
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   1.53


  Startpoint: delay_reg_reg_1__3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_2__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  delay_reg_reg_1__3_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  delay_reg_reg_1__3_/Q (DFFX1_RVT)        0.01      0.11       0.31 f
  delay_reg_1__3_ (net)          1                   0.00       0.31 f
  U94/Y (AND2X1_RVT)                       0.02      0.09       0.40 f
  N26 (net)                      1                   0.00       0.40 f
  delay_reg_reg_2__3_/D (DFFX1_RVT)        0.02      0.06       0.45 f
  data arrival time                                             0.45

  clock core_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                        0.20       2.20
  clock uncertainty                                 -0.20       2.00
  delay_reg_reg_2__3_/CLK (DFFX1_RVT)                0.00       2.00 r
  library setup time                                -0.01       1.99
  data required time                                            1.99
  ------------------------------------------------------------------------------------------
  data required time                                            1.99
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   1.53


  Startpoint: delay_reg_reg_0__2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_1__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  delay_reg_reg_0__2_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  delay_reg_reg_0__2_/Q (DFFX1_RVT)        0.01      0.11       0.31 f
  delay_reg_0__2_ (net)          1                   0.00       0.31 f
  U85/Y (AND2X1_RVT)                       0.02      0.09       0.40 f
  N17 (net)                      1                   0.00       0.40 f
  delay_reg_reg_1__2_/D (DFFX1_RVT)        0.02      0.06       0.45 f
  data arrival time                                             0.45

  clock core_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                        0.20       2.20
  clock uncertainty                                 -0.20       2.00
  delay_reg_reg_1__2_/CLK (DFFX1_RVT)                0.00       2.00 r
  library setup time                                -0.01       1.99
  data required time                                            1.99
  ------------------------------------------------------------------------------------------
  data required time                                            1.99
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   1.53


  Startpoint: delay_reg_reg_2__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_3__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  delay_reg_reg_2__1_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  delay_reg_reg_2__1_/Q (DFFX1_RVT)        0.01      0.11       0.31 f
  delay_reg_2__1_ (net)          1                   0.00       0.31 f
  U100/Y (AND2X1_RVT)                      0.02      0.09       0.40 f
  N32 (net)                      1                   0.00       0.40 f
  delay_reg_reg_3__1_/D (DFFX1_RVT)        0.02      0.06       0.45 f
  data arrival time                                             0.45

  clock core_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                        0.20       2.20
  clock uncertainty                                 -0.20       2.00
  delay_reg_reg_3__1_/CLK (DFFX1_RVT)                0.00       2.00 r
  library setup time                                -0.01       1.99
  data required time                                            1.99
  ------------------------------------------------------------------------------------------
  data required time                                            1.99
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   1.53


  Startpoint: delay_reg_reg_1__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_2__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  delay_reg_reg_1__0_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  delay_reg_reg_1__0_/Q (DFFX1_RVT)        0.01      0.11       0.31 f
  delay_reg_1__0_ (net)          1                   0.00       0.31 f
  U91/Y (AND2X1_RVT)                       0.02      0.09       0.40 f
  N23 (net)                      1                   0.00       0.40 f
  delay_reg_reg_2__0_/D (DFFX1_RVT)        0.02      0.06       0.45 f
  data arrival time                                             0.45

  clock core_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                        0.20       2.20
  clock uncertainty                                 -0.20       2.00
  delay_reg_reg_2__0_/CLK (DFFX1_RVT)                0.00       2.00 r
  library setup time                                -0.01       1.99
  data required time                                            1.99
  ------------------------------------------------------------------------------------------
  data required time                                            1.99
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   1.53


  Startpoint: delay_reg_reg_1__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_2__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  delay_reg_reg_1__7_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  delay_reg_reg_1__7_/Q (DFFX1_RVT)        0.01      0.11       0.31 f
  delay_reg_1__7_ (net)          1                   0.00       0.31 f
  U98/Y (AND2X1_RVT)                       0.02      0.09       0.40 f
  N30 (net)                      1                   0.00       0.40 f
  delay_reg_reg_2__7_/D (DFFX1_RVT)        0.02      0.06       0.45 f
  data arrival time                                             0.45

  clock core_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                        0.20       2.20
  clock uncertainty                                 -0.20       2.00
  delay_reg_reg_2__7_/CLK (DFFX1_RVT)                0.00       2.00 r
  library setup time                                -0.01       1.99
  data required time                                            1.99
  ------------------------------------------------------------------------------------------
  data required time                                            1.99
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   1.53


  Startpoint: delay_reg_reg_0__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_1__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  delay_reg_reg_0__6_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  delay_reg_reg_0__6_/Q (DFFX1_RVT)        0.01      0.11       0.31 f
  delay_reg_0__6_ (net)          1                   0.00       0.31 f
  U89/Y (AND2X1_RVT)                       0.02      0.09       0.40 f
  N21 (net)                      1                   0.00       0.40 f
  delay_reg_reg_1__6_/D (DFFX1_RVT)        0.02      0.06       0.45 f
  data arrival time                                             0.45

  clock core_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                        0.20       2.20
  clock uncertainty                                 -0.20       2.00
  delay_reg_reg_1__6_/CLK (DFFX1_RVT)                0.00       2.00 r
  library setup time                                -0.01       1.99
  data required time                                            1.99
  ------------------------------------------------------------------------------------------
  data required time                                            1.99
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   1.53


  Startpoint: delay_reg_reg_2__5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_3__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  delay_reg_reg_2__5_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  delay_reg_reg_2__5_/Q (DFFX1_RVT)        0.01      0.11       0.31 f
  delay_reg_2__5_ (net)          1                   0.00       0.31 f
  U104/Y (AND2X1_RVT)                      0.02      0.09       0.40 f
  N36 (net)                      1                   0.00       0.40 f
  delay_reg_reg_3__5_/D (DFFX1_RVT)        0.02      0.06       0.45 f
  data arrival time                                             0.45

  clock core_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                        0.20       2.20
  clock uncertainty                                 -0.20       2.00
  delay_reg_reg_3__5_/CLK (DFFX1_RVT)                0.00       2.00 r
  library setup time                                -0.01       1.99
  data required time                                            1.99
  ------------------------------------------------------------------------------------------
  data required time                                            1.99
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   1.53


  Startpoint: delay_reg_reg_1__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_2__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  delay_reg_reg_1__4_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  delay_reg_reg_1__4_/Q (DFFX1_RVT)        0.01      0.11       0.31 f
  delay_reg_1__4_ (net)          1                   0.00       0.31 f
  U95/Y (AND2X1_RVT)                       0.02      0.09       0.40 f
  N27 (net)                      1                   0.00       0.40 f
  delay_reg_reg_2__4_/D (DFFX1_RVT)        0.02      0.06       0.45 f
  data arrival time                                             0.45

  clock core_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                        0.20       2.20
  clock uncertainty                                 -0.20       2.00
  delay_reg_reg_2__4_/CLK (DFFX1_RVT)                0.00       2.00 r
  library setup time                                -0.01       1.99
  data required time                                            1.99
  ------------------------------------------------------------------------------------------
  data required time                                            1.99
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   1.53


  Startpoint: delay_reg_reg_0__3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_1__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  delay_reg_reg_0__3_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  delay_reg_reg_0__3_/Q (DFFX1_RVT)        0.01      0.11       0.31 f
  delay_reg_0__3_ (net)          1                   0.00       0.31 f
  U86/Y (AND2X1_RVT)                       0.02      0.09       0.40 f
  N18 (net)                      1                   0.00       0.40 f
  delay_reg_reg_1__3_/D (DFFX1_RVT)        0.02      0.06       0.45 f
  data arrival time                                             0.45

  clock core_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                        0.20       2.20
  clock uncertainty                                 -0.20       2.00
  delay_reg_reg_1__3_/CLK (DFFX1_RVT)                0.00       2.00 r
  library setup time                                -0.01       1.99
  data required time                                            1.99
  ------------------------------------------------------------------------------------------
  data required time                                            1.99
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   1.53


  Startpoint: delay_reg_reg_2__2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_3__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  delay_reg_reg_2__2_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  delay_reg_reg_2__2_/Q (DFFX1_RVT)        0.01      0.11       0.31 f
  delay_reg_2__2_ (net)          1                   0.00       0.31 f
  U101/Y (AND2X1_RVT)                      0.02      0.09       0.40 f
  N33 (net)                      1                   0.00       0.40 f
  delay_reg_reg_3__2_/D (DFFX1_RVT)        0.02      0.06       0.45 f
  data arrival time                                             0.45

  clock core_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                        0.20       2.20
  clock uncertainty                                 -0.20       2.00
  delay_reg_reg_3__2_/CLK (DFFX1_RVT)                0.00       2.00 r
  library setup time                                -0.01       1.99
  data required time                                            1.99
  ------------------------------------------------------------------------------------------
  data required time                                            1.99
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   1.53


  Startpoint: delay_reg_reg_1__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_2__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  delay_reg_reg_1__1_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  delay_reg_reg_1__1_/Q (DFFX1_RVT)        0.01      0.11       0.31 f
  delay_reg_1__1_ (net)          1                   0.00       0.31 f
  U92/Y (AND2X1_RVT)                       0.02      0.09       0.40 f
  N24 (net)                      1                   0.00       0.40 f
  delay_reg_reg_2__1_/D (DFFX1_RVT)        0.02      0.06       0.45 f
  data arrival time                                             0.45

  clock core_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                        0.20       2.20
  clock uncertainty                                 -0.20       2.00
  delay_reg_reg_2__1_/CLK (DFFX1_RVT)                0.00       2.00 r
  library setup time                                -0.01       1.99
  data required time                                            1.99
  ------------------------------------------------------------------------------------------
  data required time                                            1.99
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   1.53


  Startpoint: delay_reg_reg_0__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_1__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  delay_reg_reg_0__0_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  delay_reg_reg_0__0_/Q (DFFX1_RVT)        0.01      0.11       0.31 f
  delay_reg_0__0_ (net)          1                   0.00       0.31 f
  U83/Y (AND2X1_RVT)                       0.02      0.09       0.40 f
  N15 (net)                      1                   0.00       0.40 f
  delay_reg_reg_1__0_/D (DFFX1_RVT)        0.02      0.06       0.45 f
  data arrival time                                             0.45

  clock core_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                        0.20       2.20
  clock uncertainty                                 -0.20       2.00
  delay_reg_reg_1__0_/CLK (DFFX1_RVT)                0.00       2.00 r
  library setup time                                -0.01       1.99
  data required time                                            1.99
  ------------------------------------------------------------------------------------------
  data required time                                            1.99
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   1.53


  Startpoint: delay_reg_reg_0__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_1__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  delay_reg_reg_0__7_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  delay_reg_reg_0__7_/Q (DFFX1_RVT)        0.01      0.11       0.31 f
  delay_reg_0__7_ (net)          1                   0.00       0.31 f
  U90/Y (AND2X1_RVT)                       0.02      0.09       0.40 f
  N22 (net)                      1                   0.00       0.40 f
  delay_reg_reg_1__7_/D (DFFX1_RVT)        0.02      0.06       0.45 f
  data arrival time                                             0.45

  clock core_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                        0.20       2.20
  clock uncertainty                                 -0.20       2.00
  delay_reg_reg_1__7_/CLK (DFFX1_RVT)                0.00       2.00 r
  library setup time                                -0.01       1.99
  data required time                                            1.99
  ------------------------------------------------------------------------------------------
  data required time                                            1.99
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   1.53


  Startpoint: delay_reg_reg_1__5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_2__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  delay_reg_reg_1__5_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  delay_reg_reg_1__5_/Q (DFFX1_RVT)        0.01      0.11       0.31 f
  delay_reg_1__5_ (net)          1                   0.00       0.31 f
  U96/Y (AND2X1_RVT)                       0.02      0.09       0.40 f
  N28 (net)                      1                   0.00       0.40 f
  delay_reg_reg_2__5_/D (DFFX1_RVT)        0.02      0.06       0.45 f
  data arrival time                                             0.45

  clock core_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                        0.20       2.20
  clock uncertainty                                 -0.20       2.00
  delay_reg_reg_2__5_/CLK (DFFX1_RVT)                0.00       2.00 r
  library setup time                                -0.01       1.99
  data required time                                            1.99
  ------------------------------------------------------------------------------------------
  data required time                                            1.99
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   1.53


  Startpoint: delay_reg_reg_0__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_1__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  delay_reg_reg_0__4_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  delay_reg_reg_0__4_/Q (DFFX1_RVT)        0.01      0.11       0.31 f
  delay_reg_0__4_ (net)          1                   0.00       0.31 f
  U87/Y (AND2X1_RVT)                       0.02      0.09       0.40 f
  N19 (net)                      1                   0.00       0.40 f
  delay_reg_reg_1__4_/D (DFFX1_RVT)        0.02      0.06       0.45 f
  data arrival time                                             0.45

  clock core_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                        0.20       2.20
  clock uncertainty                                 -0.20       2.00
  delay_reg_reg_1__4_/CLK (DFFX1_RVT)                0.00       2.00 r
  library setup time                                -0.01       1.99
  data required time                                            1.99
  ------------------------------------------------------------------------------------------
  data required time                                            1.99
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   1.53


  Startpoint: delay_reg_reg_2__3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_3__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  delay_reg_reg_2__3_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  delay_reg_reg_2__3_/Q (DFFX1_RVT)        0.01      0.11       0.31 f
  delay_reg_2__3_ (net)          1                   0.00       0.31 f
  U102/Y (AND2X1_RVT)                      0.02      0.09       0.40 f
  N34 (net)                      1                   0.00       0.40 f
  delay_reg_reg_3__3_/D (DFFX1_RVT)        0.02      0.06       0.45 f
  data arrival time                                             0.45

  clock core_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                        0.20       2.20
  clock uncertainty                                 -0.20       2.00
  delay_reg_reg_3__3_/CLK (DFFX1_RVT)                0.00       2.00 r
  library setup time                                -0.01       1.99
  data required time                                            1.99
  ------------------------------------------------------------------------------------------
  data required time                                            1.99
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   1.53


  Startpoint: delay_reg_reg_1__2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_2__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  delay_reg_reg_1__2_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  delay_reg_reg_1__2_/Q (DFFX1_RVT)        0.01      0.11       0.31 f
  delay_reg_1__2_ (net)          1                   0.00       0.31 f
  U93/Y (AND2X1_RVT)                       0.02      0.09       0.40 f
  N25 (net)                      1                   0.00       0.40 f
  delay_reg_reg_2__2_/D (DFFX1_RVT)        0.02      0.06       0.45 f
  data arrival time                                             0.45

  clock core_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                        0.20       2.20
  clock uncertainty                                 -0.20       2.00
  delay_reg_reg_2__2_/CLK (DFFX1_RVT)                0.00       2.00 r
  library setup time                                -0.01       1.99
  data required time                                            1.99
  ------------------------------------------------------------------------------------------
  data required time                                            1.99
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   1.53


  Startpoint: delay_reg_reg_0__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_1__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  delay_reg_reg_0__1_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  delay_reg_reg_0__1_/Q (DFFX1_RVT)        0.01      0.11       0.31 f
  delay_reg_0__1_ (net)          1                   0.00       0.31 f
  U84/Y (AND2X1_RVT)                       0.02      0.09       0.40 f
  N16 (net)                      1                   0.00       0.40 f
  delay_reg_reg_1__1_/D (DFFX1_RVT)        0.02      0.06       0.45 f
  data arrival time                                             0.45

  clock core_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                        0.20       2.20
  clock uncertainty                                 -0.20       2.00
  delay_reg_reg_1__1_/CLK (DFFX1_RVT)                0.00       2.00 r
  library setup time                                -0.01       1.99
  data required time                                            1.99
  ------------------------------------------------------------------------------------------
  data required time                                            1.99
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   1.53


  Startpoint: delay_reg_reg_2__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_3__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.20       0.20
  delay_reg_reg_2__0_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  delay_reg_reg_2__0_/Q (DFFX1_RVT)        0.01      0.11       0.31 f
  delay_reg_2__0_ (net)          1                   0.00       0.31 f
  U99/Y (AND2X1_RVT)                       0.02      0.09       0.40 f
  N31 (net)                      1                   0.00       0.40 f
  delay_reg_reg_3__0_/D (DFFX1_RVT)        0.02      0.06       0.45 f
  data arrival time                                             0.45

  clock core_clk (rise edge)                         2.00       2.00
  clock network delay (ideal)                        0.20       2.20
  clock uncertainty                                 -0.20       2.00
  delay_reg_reg_3__0_/CLK (DFFX1_RVT)                0.00       2.00 r
  library setup time                                -0.01       1.99
  data required time                                            1.99
  ------------------------------------------------------------------------------------------
  data required time                                            1.99
  data arrival time                                            -0.45
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   1.53


  Startpoint: delay_reg_reg_2__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: delay_reg_reg_3__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  delay              8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  delay_reg_reg_2__7_/CLK (DFFX1_RVT)                     0.08      0.00       0.20 r
  delay_reg_reg_2__7_/Q (DFFX1_RVT)                       0.01      0.11       0.31 f
  delay_reg_2__7_ (net)                         1                   0.00       0.31 f
  delay_reg_reg_3__7_/SETB (DFFSSRX1_RVT)                 0.01      0.06       0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        2.00       2.00
  clock network delay (ideal)                                       0.20       2.20
  clock uncertainty                                                -0.20       2.00
  delay_reg_reg_3__7_/CLK (DFFSSRX1_RVT)                            0.00       2.00 r
  library setup time                                               -0.09       1.91
  data required time                                                           1.91
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.91
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.54


1
