Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Jan 06 10:21:26 2022
| Host         : DESKTOP-JFDKEGI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mmodul_principal_timing_summary_routed.rpt -rpx mmodul_principal_timing_summary_routed.rpx
| Design       : mmodul_principal
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: Start (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Start2 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.564        0.000                      0                  250        0.200        0.000                      0                  250        4.500        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.564        0.000                      0                  250        0.200        0.000                      0                  250        4.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 contor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contor_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 3.007ns (55.443%)  route 2.417ns (44.557%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.556     5.077    Clk_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  contor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  contor_reg[3]/Q
                         net (fo=4, routed)           0.835     6.368    contor_reg[3]
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.492 r  contor[0]_i_36/O
                         net (fo=1, routed)           0.000     6.492    contor[0]_i_36_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.025 r  contor_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.025    contor_reg[0]_i_26_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  contor_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.142    contor_reg[0]_i_21_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  contor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.268    contor_reg[0]_i_12_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  contor_reg[0]_i_3/CO[3]
                         net (fo=35, routed)          1.564     8.949    sel0[32]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.073 r  contor[0]_i_8/O
                         net (fo=1, routed)           0.000     9.073    contor[0]_i_8_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.474 r  contor_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.474    contor_reg[0]_i_2_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  contor_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.588    contor_reg[4]_i_1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  contor_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.702    contor_reg[8]_i_1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  contor_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.816    contor_reg[12]_i_1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  contor_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.939    contor_reg[16]_i_1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  contor_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.053    contor_reg[20]_i_1_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.167 r  contor_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.167    contor_reg[24]_i_1_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.501 r  contor_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.501    contor_reg[28]_i_1_n_6
    SLICE_X11Y27         FDRE                                         r  contor_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.437    14.778    Clk_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  contor_reg[29]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X11Y27         FDRE (Setup_fdre_C_D)        0.062    15.065    contor_reg[29]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -10.501    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 contor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contor_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 2.986ns (55.270%)  route 2.417ns (44.730%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.556     5.077    Clk_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  contor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  contor_reg[3]/Q
                         net (fo=4, routed)           0.835     6.368    contor_reg[3]
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.492 r  contor[0]_i_36/O
                         net (fo=1, routed)           0.000     6.492    contor[0]_i_36_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.025 r  contor_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.025    contor_reg[0]_i_26_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  contor_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.142    contor_reg[0]_i_21_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  contor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.268    contor_reg[0]_i_12_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  contor_reg[0]_i_3/CO[3]
                         net (fo=35, routed)          1.564     8.949    sel0[32]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.073 r  contor[0]_i_8/O
                         net (fo=1, routed)           0.000     9.073    contor[0]_i_8_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.474 r  contor_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.474    contor_reg[0]_i_2_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  contor_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.588    contor_reg[4]_i_1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  contor_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.702    contor_reg[8]_i_1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  contor_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.816    contor_reg[12]_i_1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  contor_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.939    contor_reg[16]_i_1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  contor_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.053    contor_reg[20]_i_1_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.167 r  contor_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.167    contor_reg[24]_i_1_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.480 r  contor_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.480    contor_reg[28]_i_1_n_4
    SLICE_X11Y27         FDRE                                         r  contor_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.437    14.778    Clk_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  contor_reg[31]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X11Y27         FDRE (Setup_fdre_C_D)        0.062    15.065    contor_reg[31]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 contor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contor_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 2.912ns (54.649%)  route 2.417ns (45.351%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.556     5.077    Clk_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  contor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  contor_reg[3]/Q
                         net (fo=4, routed)           0.835     6.368    contor_reg[3]
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.492 r  contor[0]_i_36/O
                         net (fo=1, routed)           0.000     6.492    contor[0]_i_36_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.025 r  contor_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.025    contor_reg[0]_i_26_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  contor_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.142    contor_reg[0]_i_21_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  contor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.268    contor_reg[0]_i_12_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  contor_reg[0]_i_3/CO[3]
                         net (fo=35, routed)          1.564     8.949    sel0[32]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.073 r  contor[0]_i_8/O
                         net (fo=1, routed)           0.000     9.073    contor[0]_i_8_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.474 r  contor_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.474    contor_reg[0]_i_2_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  contor_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.588    contor_reg[4]_i_1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  contor_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.702    contor_reg[8]_i_1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  contor_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.816    contor_reg[12]_i_1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  contor_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.939    contor_reg[16]_i_1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  contor_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.053    contor_reg[20]_i_1_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.167 r  contor_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.167    contor_reg[24]_i_1_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.406 r  contor_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.406    contor_reg[28]_i_1_n_5
    SLICE_X11Y27         FDRE                                         r  contor_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.437    14.778    Clk_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  contor_reg[30]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X11Y27         FDRE (Setup_fdre_C_D)        0.062    15.065    contor_reg[30]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 contor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contor_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 2.896ns (54.512%)  route 2.417ns (45.488%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.556     5.077    Clk_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  contor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  contor_reg[3]/Q
                         net (fo=4, routed)           0.835     6.368    contor_reg[3]
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.492 r  contor[0]_i_36/O
                         net (fo=1, routed)           0.000     6.492    contor[0]_i_36_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.025 r  contor_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.025    contor_reg[0]_i_26_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  contor_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.142    contor_reg[0]_i_21_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  contor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.268    contor_reg[0]_i_12_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  contor_reg[0]_i_3/CO[3]
                         net (fo=35, routed)          1.564     8.949    sel0[32]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.073 r  contor[0]_i_8/O
                         net (fo=1, routed)           0.000     9.073    contor[0]_i_8_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.474 r  contor_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.474    contor_reg[0]_i_2_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  contor_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.588    contor_reg[4]_i_1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  contor_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.702    contor_reg[8]_i_1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  contor_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.816    contor_reg[12]_i_1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  contor_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.939    contor_reg[16]_i_1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  contor_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.053    contor_reg[20]_i_1_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.167 r  contor_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.167    contor_reg[24]_i_1_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.390 r  contor_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.390    contor_reg[28]_i_1_n_7
    SLICE_X11Y27         FDRE                                         r  contor_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.437    14.778    Clk_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  contor_reg[28]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X11Y27         FDRE (Setup_fdre_C_D)        0.062    15.065    contor_reg[28]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 contor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contor_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 2.893ns (54.487%)  route 2.417ns (45.513%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.556     5.077    Clk_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  contor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  contor_reg[3]/Q
                         net (fo=4, routed)           0.835     6.368    contor_reg[3]
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.492 r  contor[0]_i_36/O
                         net (fo=1, routed)           0.000     6.492    contor[0]_i_36_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.025 r  contor_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.025    contor_reg[0]_i_26_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  contor_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.142    contor_reg[0]_i_21_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  contor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.268    contor_reg[0]_i_12_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  contor_reg[0]_i_3/CO[3]
                         net (fo=35, routed)          1.564     8.949    sel0[32]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.073 r  contor[0]_i_8/O
                         net (fo=1, routed)           0.000     9.073    contor[0]_i_8_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.474 r  contor_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.474    contor_reg[0]_i_2_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  contor_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.588    contor_reg[4]_i_1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  contor_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.702    contor_reg[8]_i_1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  contor_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.816    contor_reg[12]_i_1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  contor_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.939    contor_reg[16]_i_1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  contor_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.053    contor_reg[20]_i_1_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.387 r  contor_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.387    contor_reg[24]_i_1_n_6
    SLICE_X11Y26         FDRE                                         r  contor_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.436    14.777    Clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  contor_reg[25]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)        0.062    15.064    contor_reg[25]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 contor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contor_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 2.872ns (54.306%)  route 2.417ns (45.694%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.556     5.077    Clk_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  contor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  contor_reg[3]/Q
                         net (fo=4, routed)           0.835     6.368    contor_reg[3]
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.492 r  contor[0]_i_36/O
                         net (fo=1, routed)           0.000     6.492    contor[0]_i_36_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.025 r  contor_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.025    contor_reg[0]_i_26_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  contor_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.142    contor_reg[0]_i_21_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  contor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.268    contor_reg[0]_i_12_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  contor_reg[0]_i_3/CO[3]
                         net (fo=35, routed)          1.564     8.949    sel0[32]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.073 r  contor[0]_i_8/O
                         net (fo=1, routed)           0.000     9.073    contor[0]_i_8_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.474 r  contor_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.474    contor_reg[0]_i_2_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  contor_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.588    contor_reg[4]_i_1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  contor_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.702    contor_reg[8]_i_1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  contor_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.816    contor_reg[12]_i_1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  contor_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.939    contor_reg[16]_i_1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  contor_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.053    contor_reg[20]_i_1_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.366 r  contor_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.366    contor_reg[24]_i_1_n_4
    SLICE_X11Y26         FDRE                                         r  contor_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.436    14.777    Clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  contor_reg[27]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)        0.062    15.064    contor_reg[27]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -10.366    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 contor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contor_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 2.798ns (53.657%)  route 2.417ns (46.342%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.556     5.077    Clk_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  contor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  contor_reg[3]/Q
                         net (fo=4, routed)           0.835     6.368    contor_reg[3]
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.492 r  contor[0]_i_36/O
                         net (fo=1, routed)           0.000     6.492    contor[0]_i_36_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.025 r  contor_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.025    contor_reg[0]_i_26_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  contor_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.142    contor_reg[0]_i_21_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  contor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.268    contor_reg[0]_i_12_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  contor_reg[0]_i_3/CO[3]
                         net (fo=35, routed)          1.564     8.949    sel0[32]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.073 r  contor[0]_i_8/O
                         net (fo=1, routed)           0.000     9.073    contor[0]_i_8_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.474 r  contor_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.474    contor_reg[0]_i_2_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  contor_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.588    contor_reg[4]_i_1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  contor_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.702    contor_reg[8]_i_1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  contor_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.816    contor_reg[12]_i_1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  contor_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.939    contor_reg[16]_i_1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  contor_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.053    contor_reg[20]_i_1_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.292 r  contor_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.292    contor_reg[24]_i_1_n_5
    SLICE_X11Y26         FDRE                                         r  contor_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.436    14.777    Clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  contor_reg[26]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)        0.062    15.064    contor_reg[26]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -10.292    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 contor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contor_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 2.782ns (53.515%)  route 2.417ns (46.485%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.556     5.077    Clk_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  contor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  contor_reg[3]/Q
                         net (fo=4, routed)           0.835     6.368    contor_reg[3]
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.492 r  contor[0]_i_36/O
                         net (fo=1, routed)           0.000     6.492    contor[0]_i_36_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.025 r  contor_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.025    contor_reg[0]_i_26_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  contor_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.142    contor_reg[0]_i_21_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  contor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.268    contor_reg[0]_i_12_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  contor_reg[0]_i_3/CO[3]
                         net (fo=35, routed)          1.564     8.949    sel0[32]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.073 r  contor[0]_i_8/O
                         net (fo=1, routed)           0.000     9.073    contor[0]_i_8_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.474 r  contor_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.474    contor_reg[0]_i_2_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  contor_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.588    contor_reg[4]_i_1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  contor_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.702    contor_reg[8]_i_1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  contor_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.816    contor_reg[12]_i_1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  contor_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.939    contor_reg[16]_i_1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  contor_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.053    contor_reg[20]_i_1_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.276 r  contor_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.276    contor_reg[24]_i_1_n_7
    SLICE_X11Y26         FDRE                                         r  contor_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.436    14.777    Clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  contor_reg[24]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)        0.062    15.064    contor_reg[24]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 contor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contor_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 2.779ns (53.488%)  route 2.417ns (46.512%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.556     5.077    Clk_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  contor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  contor_reg[3]/Q
                         net (fo=4, routed)           0.835     6.368    contor_reg[3]
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.492 r  contor[0]_i_36/O
                         net (fo=1, routed)           0.000     6.492    contor[0]_i_36_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.025 r  contor_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.025    contor_reg[0]_i_26_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  contor_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.142    contor_reg[0]_i_21_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  contor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.268    contor_reg[0]_i_12_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  contor_reg[0]_i_3/CO[3]
                         net (fo=35, routed)          1.564     8.949    sel0[32]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.073 r  contor[0]_i_8/O
                         net (fo=1, routed)           0.000     9.073    contor[0]_i_8_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.474 r  contor_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.474    contor_reg[0]_i_2_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  contor_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.588    contor_reg[4]_i_1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  contor_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.702    contor_reg[8]_i_1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  contor_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.816    contor_reg[12]_i_1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  contor_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.939    contor_reg[16]_i_1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.273 r  contor_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.273    contor_reg[20]_i_1_n_6
    SLICE_X11Y25         FDRE                                         r  contor_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.434    14.775    Clk_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  contor_reg[21]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y25         FDRE (Setup_fdre_C_D)        0.062    15.062    contor_reg[21]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 contor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contor_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 2.758ns (53.299%)  route 2.417ns (46.701%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.556     5.077    Clk_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  contor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  contor_reg[3]/Q
                         net (fo=4, routed)           0.835     6.368    contor_reg[3]
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.492 r  contor[0]_i_36/O
                         net (fo=1, routed)           0.000     6.492    contor[0]_i_36_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.025 r  contor_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.025    contor_reg[0]_i_26_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  contor_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.142    contor_reg[0]_i_21_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  contor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.268    contor_reg[0]_i_12_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  contor_reg[0]_i_3/CO[3]
                         net (fo=35, routed)          1.564     8.949    sel0[32]
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.073 r  contor[0]_i_8/O
                         net (fo=1, routed)           0.000     9.073    contor[0]_i_8_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.474 r  contor_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.474    contor_reg[0]_i_2_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  contor_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.588    contor_reg[4]_i_1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  contor_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.702    contor_reg[8]_i_1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  contor_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.816    contor_reg[12]_i_1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  contor_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.939    contor_reg[16]_i_1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.252 r  contor_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.252    contor_reg[20]_i_1_n_4
    SLICE_X11Y25         FDRE                                         r  contor_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.434    14.775    Clk_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  contor_reg[23]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y25         FDRE (Setup_fdre_C_D)        0.062    15.062    contor_reg[23]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  4.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 PM_RX/TSR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_RX/TSR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.928%)  route 0.119ns (39.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.588     1.471    PM_RX/Clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  PM_RX/TSR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  PM_RX/TSR_reg[5]/Q
                         net (fo=2, routed)           0.119     1.731    PM_RX/TSR[5]
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.045     1.776 r  PM_RX/TSR[4]_i_1/O
                         net (fo=1, routed)           0.000     1.776    PM_RX/TSR[4]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  PM_RX/TSR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.856     1.983    PM_RX/Clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  PM_RX/TSR_reg[4]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.092     1.576    PM_RX/TSR_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 PM_RX/St_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_RX/CntBit_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.452%)  route 0.156ns (45.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.588     1.471    PM_RX/Clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  PM_RX/St_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  PM_RX/St_reg[1]/Q
                         net (fo=81, routed)          0.156     1.768    PM_RX/St[1]
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.045     1.813 r  PM_RX/CntBit[13]_i_1/O
                         net (fo=1, routed)           0.000     1.813    PM_RX/CntBit[13]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  PM_RX/CntBit_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.857     1.984    PM_RX/Clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  PM_RX/CntBit_reg[13]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.120     1.604    PM_RX/CntBit_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 PM_RX/CntBit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_RX/CntBit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.589     1.472    PM_RX/Clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  PM_RX/CntBit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  PM_RX/CntBit_reg[3]/Q
                         net (fo=3, routed)           0.115     1.728    PM_RX/CntBit[3]
    SLICE_X5Y14          LUT4 (Prop_lut4_I0_O)        0.045     1.773 r  PM_RX/CntBit[3]_i_1/O
                         net (fo=1, routed)           0.000     1.773    PM_RX/CntBit[3]_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  PM_RX/CntBit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.859     1.986    PM_RX/Clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  PM_RX/CntBit_reg[3]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.091     1.563    PM_RX/CntBit_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 PM_RX/St_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_RX/CntBit_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.822%)  route 0.160ns (46.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.588     1.471    PM_RX/Clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  PM_RX/St_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  PM_RX/St_reg[1]/Q
                         net (fo=81, routed)          0.160     1.772    PM_RX/St[1]
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.045     1.817 r  PM_RX/CntBit[15]_i_1/O
                         net (fo=1, routed)           0.000     1.817    PM_RX/CntBit[15]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  PM_RX/CntBit_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.857     1.984    PM_RX/Clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  PM_RX/CntBit_reg[15]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.121     1.605    PM_RX/CntBit_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 PM_RX/TSR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_RX/TSR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.614%)  route 0.121ns (39.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.587     1.470    PM_RX/Clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  PM_RX/TSR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  PM_RX/TSR_reg[3]/Q
                         net (fo=2, routed)           0.121     1.732    PM_RX/TSR[3]
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.045     1.777 r  PM_RX/TSR[3]_i_1/O
                         net (fo=1, routed)           0.000     1.777    PM_RX/TSR[3]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  PM_RX/TSR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.856     1.983    PM_RX/Clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  PM_RX/TSR_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.092     1.562    PM_RX/TSR_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 PM_RX/TSR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_RX/TSR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.585     1.468    PM_RX/Clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  PM_RX/TSR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  PM_RX/TSR_reg[0]/Q
                         net (fo=2, routed)           0.122     1.731    PM_RX/TSR[0]
    SLICE_X3Y21          LUT5 (Prop_lut5_I1_O)        0.045     1.776 r  PM_RX/TSR[0]_i_1/O
                         net (fo=1, routed)           0.000     1.776    PM_RX/TSR[0]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  PM_RX/TSR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.854     1.981    PM_RX/Clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  PM_RX/TSR_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.092     1.560    PM_RX/TSR_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 PM_DB2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DB2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.586     1.469    PM_DB2/Clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  PM_DB2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  PM_DB2/Q1_reg/Q
                         net (fo=2, routed)           0.121     1.754    PM_DB2/Q1
    SLICE_X2Y20          FDRE                                         r  PM_DB2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.855     1.982    PM_DB2/Clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  PM_DB2/Q2_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.060     1.529    PM_DB2/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 PM_RX/CntRate_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_RX/CntRate_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.286%)  route 0.138ns (39.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.586     1.469    PM_RX/Clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  PM_RX/CntRate_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  PM_RX/CntRate_reg[9]/Q
                         net (fo=3, routed)           0.138     1.771    PM_RX/CntRate[9]
    SLICE_X6Y18          LUT5 (Prop_lut5_I4_O)        0.045     1.816 r  PM_RX/CntRate[9]_i_1/O
                         net (fo=1, routed)           0.000     1.816    PM_RX/CntRate[9]_i_1_n_0
    SLICE_X6Y18          FDRE                                         r  PM_RX/CntRate_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.855     1.982    PM_RX/Clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  PM_RX/CntRate_reg[9]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.121     1.590    PM_RX/CntRate_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 PM_TX/CntRate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_TX/CntRate_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.250ns (65.527%)  route 0.132ns (34.473%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.556     1.439    PM_TX/Clk_IBUF_BUFG
    SLICE_X9Y21          FDCE                                         r  PM_TX/CntRate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  PM_TX/CntRate_reg[2]/Q
                         net (fo=6, routed)           0.132     1.712    PM_TX/CntRate[2]
    SLICE_X8Y21          LUT5 (Prop_lut5_I2_O)        0.045     1.757 r  PM_TX/CntRate[3]_i_4/O
                         net (fo=1, routed)           0.000     1.757    PM_TX/CntRate[3]_i_4_n_0
    SLICE_X8Y21          MUXF7 (Prop_muxf7_I1_O)      0.064     1.821 r  PM_TX/CntRate_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.821    PM_TX/CntRate_reg[3]_i_2_n_0
    SLICE_X8Y21          FDCE                                         r  PM_TX/CntRate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.824     1.951    PM_TX/Clk_IBUF_BUFG
    SLICE_X8Y21          FDCE                                         r  PM_TX/CntRate_reg[3]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X8Y21          FDCE (Hold_fdce_C_D)         0.134     1.586    PM_TX/CntRate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 PM_RX/TSR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_RX/TSR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.728%)  route 0.154ns (45.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.588     1.471    PM_RX/Clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  PM_RX/TSR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  PM_RX/TSR_reg[6]/Q
                         net (fo=2, routed)           0.154     1.766    PM_RX/TSR[6]
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.045     1.811 r  PM_RX/TSR[6]_i_1/O
                         net (fo=1, routed)           0.000     1.811    PM_RX/TSR[6]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  PM_RX/TSR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.857     1.984    PM_RX/Clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  PM_RX/TSR_reg[6]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.092     1.563    PM_RX/TSR_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    PM_DB1/Q1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    PM_DB1/Q2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    PM_DB1/Q3_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    PM_DB2/Q1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    PM_DB2/Q2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    PM_DB2/Q3_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    PM_RX/CntBit_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    PM_RX/CntBit_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y17    PM_RX/CntBit_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    PM_DB1/Q1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    PM_DB1/Q2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    PM_DB1/Q3_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    PM_DB2/Q1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    PM_DB2/Q2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    PM_DB2/Q3_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    PM_RX/CntBit_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y17    PM_RX/CntBit_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    PM_RX/CntBit_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y18    PM_RX/CntBit_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    PM_RX/CntBit_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    PM_RX/CntBit_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    PM_RX/CntBit_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    PM_RX/CntBit_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22    PM_RX/CntBit_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    PM_RX/CntBit_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22    PM_RX/CntBit_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22    PM_RX/CntBit_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    PM_RX/CntBit_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    PM_RX/CntBit_reg[4]/C



