# system-verilog-essay
1.Record the process of learning SV
