[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/MBadder/slpp_all/surelog.log".
[WRN:CM0010] Command line argument "-ast" ignored.
[WRN:PA0205] ${SURELOG_DIR}/tests/MBAdder/dut.sv:1:1: No timescale set for "MultibitAdder".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/MBAdder/dut.sv:1:1: Compile module "work@MultibitAdder".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] ${SURELOG_DIR}/tests/MBAdder/dut.sv:1:30: Implicit port type (wire) for "sum",
there are 1 more instances of this message.
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/MBAdder/dut.sv:1:1: Top level module "work@MultibitAdder".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                              25
cont_assign                                            1
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
function                                               9
int_typespec                                           9
int_var                                                4
io_decl                                               11
logic_net                                             10
logic_typespec                                        13
logic_var                                              1
module_inst                                            4
operation                                              3
package                                                2
port                                                  10
range                                                 10
ref_obj                                               15
ref_typespec                                          28
task                                                   9
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                              25
cont_assign                                            2
design                                                 1
enum_const                                            10
enum_typespec                                          2
enum_var                                               1
function                                              18
int_typespec                                           9
int_var                                                4
io_decl                                               22
logic_net                                             10
logic_typespec                                        13
logic_var                                              1
module_inst                                            4
operation                                              6
package                                                2
port                                                  15
range                                                 10
ref_obj                                               25
ref_typespec                                          38
task                                                  18
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/MBadder/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/MBadder/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/MBadder/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@MultibitAdder)
|vpiElaborated:1
|vpiName:work@MultibitAdder
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@MultibitAdder)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@MultibitAdder)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@MultibitAdder)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::new)
        |vpiParent:
        \_class_var: (work@mailbox::new), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@mailbox::new::bound)
        |vpiParent:
        \_io_decl: (bound), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new::bound
        |vpiActual:
        \_int_typespec: , line:3:19, endln:3:22
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::num)
        |vpiParent:
        \_int_var: (work@mailbox::num), line:6:14, endln:6:17
        |vpiFullName:work@mailbox::num
        |vpiActual:
        \_int_typespec: , line:6:14, endln:6:17
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_get)
        |vpiParent:
        \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
        |vpiFullName:work@mailbox::try_get
        |vpiActual:
        \_int_typespec: , line:18:14, endln:18:17
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_peek)
        |vpiParent:
        \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
        |vpiFullName:work@mailbox::try_peek
        |vpiActual:
        \_int_typespec: , line:24:14, endln:24:17
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@MultibitAdder)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_ref_typespec: (work@process::self)
        |vpiParent:
        \_class_var: (work@process::self), line:34:21, endln:34:28
        |vpiFullName:work@process::self
        |vpiActual:
        \_class_typespec: , line:34:21, endln:34:28
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_ref_typespec: (work@process::status)
        |vpiParent:
        \_enum_var: (work@process::status), line:37:14, endln:37:19
        |vpiFullName:work@process::status
        |vpiActual:
        \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@MultibitAdder)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::new)
        |vpiParent:
        \_class_var: (work@semaphore::new), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::new::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new::keyCount
        |vpiActual:
        \_int_typespec: , line:57:18, endln:57:21
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::put::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:60:18, endln:60:26
        |vpiFullName:work@semaphore::put::keyCount
        |vpiActual:
        \_int_typespec: , line:60:14, endln:60:17
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:63:18, endln:63:26
        |vpiFullName:work@semaphore::get::keyCount
        |vpiActual:
        \_int_typespec: , line:63:14, endln:63:17
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::try_get)
        |vpiParent:
        \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
        |vpiFullName:work@semaphore::try_get
        |vpiActual:
        \_int_typespec: , line:66:14, endln:66:17
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::try_get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:66:30, endln:66:38
        |vpiFullName:work@semaphore::try_get::keyCount
        |vpiActual:
        \_int_typespec: , line:66:26, endln:66:29
|uhdmallModules:
\_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_design: (work@MultibitAdder)
  |vpiFullName:work@MultibitAdder
  |vpiDefName:work@MultibitAdder
  |vpiNet:
  \_logic_net: (work@MultibitAdder.a), line:1:22, endln:1:23
    |vpiParent:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
    |vpiName:a
    |vpiFullName:work@MultibitAdder.a
  |vpiNet:
  \_logic_net: (work@MultibitAdder.b), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
    |vpiName:b
    |vpiFullName:work@MultibitAdder.b
  |vpiNet:
  \_logic_net: (work@MultibitAdder.cin), line:1:26, endln:1:29
    |vpiParent:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
    |vpiName:cin
    |vpiFullName:work@MultibitAdder.cin
  |vpiNet:
  \_logic_net: (work@MultibitAdder.sum), line:1:30, endln:1:33
    |vpiParent:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
    |vpiName:sum
    |vpiFullName:work@MultibitAdder.sum
  |vpiNet:
  \_logic_net: (work@MultibitAdder.cout), line:1:34, endln:1:38
    |vpiParent:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
    |vpiName:cout
    |vpiFullName:work@MultibitAdder.cout
  |vpiPort:
  \_port: (a), line:1:22, endln:1:23
    |vpiParent:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@MultibitAdder.a.a), line:1:22, endln:1:23
      |vpiParent:
      \_port: (a), line:1:22, endln:1:23
      |vpiName:a
      |vpiFullName:work@MultibitAdder.a.a
      |vpiActual:
      \_logic_net: (work@MultibitAdder.a), line:1:22, endln:1:23
    |vpiTypedef:
    \_ref_typespec: (work@MultibitAdder.a)
      |vpiParent:
      \_port: (a), line:1:22, endln:1:23
      |vpiFullName:work@MultibitAdder.a
      |vpiActual:
      \_logic_typespec: , line:2:8, endln:2:13
  |vpiPort:
  \_port: (b), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@MultibitAdder.b.b), line:1:24, endln:1:25
      |vpiParent:
      \_port: (b), line:1:24, endln:1:25
      |vpiName:b
      |vpiFullName:work@MultibitAdder.b.b
      |vpiActual:
      \_logic_net: (work@MultibitAdder.b), line:1:24, endln:1:25
    |vpiTypedef:
    \_ref_typespec: (work@MultibitAdder.b)
      |vpiParent:
      \_port: (b), line:1:24, endln:1:25
      |vpiFullName:work@MultibitAdder.b
      |vpiActual:
      \_logic_typespec: , line:2:8, endln:2:13
  |vpiPort:
  \_port: (cin), line:1:26, endln:1:29
    |vpiParent:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
    |vpiName:cin
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@MultibitAdder.cin.cin), line:1:26, endln:1:29
      |vpiParent:
      \_port: (cin), line:1:26, endln:1:29
      |vpiName:cin
      |vpiFullName:work@MultibitAdder.cin.cin
      |vpiActual:
      \_logic_net: (work@MultibitAdder.cin), line:1:26, endln:1:29
    |vpiTypedef:
    \_ref_typespec: (work@MultibitAdder.cin)
      |vpiParent:
      \_port: (cin), line:1:26, endln:1:29
      |vpiFullName:work@MultibitAdder.cin
      |vpiActual:
      \_logic_typespec: , line:3:8, endln:3:8
  |vpiPort:
  \_port: (sum), line:1:30, endln:1:33
    |vpiParent:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
    |vpiName:sum
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@MultibitAdder.sum.sum), line:1:30, endln:1:33
      |vpiParent:
      \_port: (sum), line:1:30, endln:1:33
      |vpiName:sum
      |vpiFullName:work@MultibitAdder.sum.sum
      |vpiActual:
      \_logic_net: (work@MultibitAdder.sum), line:1:30, endln:1:33
    |vpiTypedef:
    \_ref_typespec: (work@MultibitAdder.sum)
      |vpiParent:
      \_port: (sum), line:1:30, endln:1:33
      |vpiFullName:work@MultibitAdder.sum
      |vpiActual:
      \_logic_typespec: , line:4:9, endln:4:14
  |vpiPort:
  \_port: (cout), line:1:34, endln:1:38
    |vpiParent:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
    |vpiName:cout
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@MultibitAdder.cout.cout), line:1:34, endln:1:38
      |vpiParent:
      \_port: (cout), line:1:34, endln:1:38
      |vpiName:cout
      |vpiFullName:work@MultibitAdder.cout.cout
      |vpiActual:
      \_logic_net: (work@MultibitAdder.cout), line:1:34, endln:1:38
    |vpiTypedef:
    \_ref_typespec: (work@MultibitAdder.cout)
      |vpiParent:
      \_port: (cout), line:1:34, endln:1:38
      |vpiFullName:work@MultibitAdder.cout
      |vpiActual:
      \_logic_typespec: , line:5:9, endln:5:9
  |vpiContAssign:
  \_cont_assign: , line:6:9, endln:6:27
    |vpiParent:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_operation: , line:6:20, endln:6:27
      |vpiParent:
      \_cont_assign: , line:6:9, endln:6:27
      |vpiOpType:24
      |vpiOperand:
      \_operation: , line:6:20, endln:6:23
        |vpiParent:
        \_operation: , line:6:20, endln:6:27
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (work@MultibitAdder.a), line:6:20, endln:6:21
          |vpiParent:
          \_operation: , line:6:20, endln:6:23
          |vpiName:a
          |vpiFullName:work@MultibitAdder.a
          |vpiActual:
          \_logic_net: (work@MultibitAdder.a), line:1:22, endln:1:23
        |vpiOperand:
        \_ref_obj: (work@MultibitAdder.b), line:6:22, endln:6:23
          |vpiParent:
          \_operation: , line:6:20, endln:6:23
          |vpiName:b
          |vpiFullName:work@MultibitAdder.b
          |vpiActual:
          \_logic_net: (work@MultibitAdder.b), line:1:24, endln:1:25
      |vpiOperand:
      \_ref_obj: (work@MultibitAdder.cin), line:6:24, endln:6:27
        |vpiParent:
        \_operation: , line:6:20, endln:6:27
        |vpiName:cin
        |vpiFullName:work@MultibitAdder.cin
        |vpiActual:
        \_logic_net: (work@MultibitAdder.cin), line:1:26, endln:1:29
    |vpiLhs:
    \_operation: , line:6:10, endln:6:14
      |vpiParent:
      \_cont_assign: , line:6:9, endln:6:27
      |vpiOpType:33
      |vpiOperand:
      \_ref_obj: (work@MultibitAdder.cout), line:6:10, endln:6:14
        |vpiParent:
        \_operation: , line:6:10, endln:6:14
        |vpiName:cout
        |vpiFullName:work@MultibitAdder.cout
        |vpiActual:
        \_logic_net: (work@MultibitAdder.cout), line:1:34, endln:1:38
      |vpiOperand:
      \_ref_obj: (work@MultibitAdder.sum), line:6:15, endln:6:18
        |vpiParent:
        \_operation: , line:6:10, endln:6:14
        |vpiName:sum
        |vpiFullName:work@MultibitAdder.sum
        |vpiActual:
        \_logic_net: (work@MultibitAdder.sum), line:1:30, endln:1:33
|uhdmtopModules:
\_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_design: (work@MultibitAdder)
  |vpiName:work@MultibitAdder
  |vpiDefName:work@MultibitAdder
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@MultibitAdder.a), line:1:22, endln:1:23
    |vpiParent:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@MultibitAdder.a)
      |vpiParent:
      \_logic_net: (work@MultibitAdder.a), line:1:22, endln:1:23
      |vpiFullName:work@MultibitAdder.a
      |vpiActual:
      \_logic_typespec: , line:2:8, endln:2:13
    |vpiName:a
    |vpiFullName:work@MultibitAdder.a
  |vpiNet:
  \_logic_net: (work@MultibitAdder.b), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@MultibitAdder.b)
      |vpiParent:
      \_logic_net: (work@MultibitAdder.b), line:1:24, endln:1:25
      |vpiFullName:work@MultibitAdder.b
      |vpiActual:
      \_logic_typespec: , line:2:8, endln:2:13
    |vpiName:b
    |vpiFullName:work@MultibitAdder.b
  |vpiNet:
  \_logic_net: (work@MultibitAdder.cin), line:1:26, endln:1:29
    |vpiParent:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@MultibitAdder.cin)
      |vpiParent:
      \_logic_net: (work@MultibitAdder.cin), line:1:26, endln:1:29
      |vpiFullName:work@MultibitAdder.cin
      |vpiActual:
      \_logic_typespec: , line:3:8, endln:3:8
    |vpiName:cin
    |vpiFullName:work@MultibitAdder.cin
  |vpiNet:
  \_logic_net: (work@MultibitAdder.sum), line:1:30, endln:1:33
    |vpiParent:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@MultibitAdder.sum)
      |vpiParent:
      \_logic_net: (work@MultibitAdder.sum), line:1:30, endln:1:33
      |vpiFullName:work@MultibitAdder.sum
      |vpiActual:
      \_logic_typespec: , line:4:9, endln:4:14
    |vpiName:sum
    |vpiFullName:work@MultibitAdder.sum
  |vpiNet:
  \_logic_net: (work@MultibitAdder.cout), line:1:34, endln:1:38
    |vpiParent:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_ref_typespec: (work@MultibitAdder.cout)
      |vpiParent:
      \_logic_net: (work@MultibitAdder.cout), line:1:34, endln:1:38
      |vpiFullName:work@MultibitAdder.cout
      |vpiActual:
      \_logic_typespec: , line:5:9, endln:5:9
    |vpiName:cout
    |vpiFullName:work@MultibitAdder.cout
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:1:22, endln:1:23
    |vpiParent:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@MultibitAdder.a), line:1:22, endln:1:23
      |vpiParent:
      \_port: (a), line:1:22, endln:1:23
      |vpiName:a
      |vpiFullName:work@MultibitAdder.a
      |vpiActual:
      \_logic_net: (work@MultibitAdder.a), line:1:22, endln:1:23
    |vpiTypedef:
    \_ref_typespec: (work@MultibitAdder.a)
      |vpiParent:
      \_port: (a), line:1:22, endln:1:23
      |vpiFullName:work@MultibitAdder.a
      |vpiActual:
      \_logic_typespec: , line:2:8, endln:2:13
    |vpiInstance:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
  |vpiPort:
  \_port: (b), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@MultibitAdder.b), line:1:24, endln:1:25
      |vpiParent:
      \_port: (b), line:1:24, endln:1:25
      |vpiName:b
      |vpiFullName:work@MultibitAdder.b
      |vpiActual:
      \_logic_net: (work@MultibitAdder.b), line:1:24, endln:1:25
    |vpiTypedef:
    \_ref_typespec: (work@MultibitAdder.b)
      |vpiParent:
      \_port: (b), line:1:24, endln:1:25
      |vpiFullName:work@MultibitAdder.b
      |vpiActual:
      \_logic_typespec: , line:2:8, endln:2:13
    |vpiInstance:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
  |vpiPort:
  \_port: (cin), line:1:26, endln:1:29
    |vpiParent:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
    |vpiName:cin
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@MultibitAdder.cin), line:1:26, endln:1:29
      |vpiParent:
      \_port: (cin), line:1:26, endln:1:29
      |vpiName:cin
      |vpiFullName:work@MultibitAdder.cin
      |vpiActual:
      \_logic_net: (work@MultibitAdder.cin), line:1:26, endln:1:29
    |vpiTypedef:
    \_ref_typespec: (work@MultibitAdder.cin)
      |vpiParent:
      \_port: (cin), line:1:26, endln:1:29
      |vpiFullName:work@MultibitAdder.cin
      |vpiActual:
      \_logic_typespec: , line:3:8, endln:3:8
    |vpiInstance:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
  |vpiPort:
  \_port: (sum), line:1:30, endln:1:33
    |vpiParent:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
    |vpiName:sum
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@MultibitAdder.sum), line:1:30, endln:1:33
      |vpiParent:
      \_port: (sum), line:1:30, endln:1:33
      |vpiName:sum
      |vpiFullName:work@MultibitAdder.sum
      |vpiActual:
      \_logic_net: (work@MultibitAdder.sum), line:1:30, endln:1:33
    |vpiTypedef:
    \_ref_typespec: (work@MultibitAdder.sum)
      |vpiParent:
      \_port: (sum), line:1:30, endln:1:33
      |vpiFullName:work@MultibitAdder.sum
      |vpiActual:
      \_logic_typespec: , line:4:9, endln:4:14
    |vpiInstance:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
  |vpiPort:
  \_port: (cout), line:1:34, endln:1:38
    |vpiParent:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
    |vpiName:cout
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@MultibitAdder.cout), line:1:34, endln:1:38
      |vpiParent:
      \_port: (cout), line:1:34, endln:1:38
      |vpiName:cout
      |vpiFullName:work@MultibitAdder.cout
      |vpiActual:
      \_logic_net: (work@MultibitAdder.cout), line:1:34, endln:1:38
    |vpiTypedef:
    \_ref_typespec: (work@MultibitAdder.cout)
      |vpiParent:
      \_port: (cout), line:1:34, endln:1:38
      |vpiFullName:work@MultibitAdder.cout
      |vpiActual:
      \_logic_typespec: , line:5:9, endln:5:9
    |vpiInstance:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
  |vpiContAssign:
  \_cont_assign: , line:6:9, endln:6:27
    |vpiParent:
    \_module_inst: work@MultibitAdder (work@MultibitAdder), file:${SURELOG_DIR}/tests/MBAdder/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_operation: , line:6:20, endln:6:27
      |vpiParent:
      \_cont_assign: , line:6:9, endln:6:27
      |vpiOpType:24
      |vpiOperand:
      \_operation: , line:6:20, endln:6:23
        |vpiParent:
        \_operation: , line:6:20, endln:6:27
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (work@MultibitAdder.a), line:6:20, endln:6:21
          |vpiParent:
          \_operation: , line:6:20, endln:6:23
          |vpiName:a
          |vpiFullName:work@MultibitAdder.a
          |vpiActual:
          \_logic_net: (work@MultibitAdder.a), line:1:22, endln:1:23
        |vpiOperand:
        \_ref_obj: (work@MultibitAdder.b), line:6:22, endln:6:23
          |vpiParent:
          \_operation: , line:6:20, endln:6:23
          |vpiName:b
          |vpiFullName:work@MultibitAdder.b
          |vpiActual:
          \_logic_net: (work@MultibitAdder.b), line:1:24, endln:1:25
      |vpiOperand:
      \_ref_obj: (work@MultibitAdder.cin), line:6:24, endln:6:27
        |vpiParent:
        \_operation: , line:6:20, endln:6:27
        |vpiName:cin
        |vpiFullName:work@MultibitAdder.cin
        |vpiActual:
        \_logic_net: (work@MultibitAdder.cin), line:1:26, endln:1:29
    |vpiLhs:
    \_operation: , line:6:10, endln:6:14
      |vpiParent:
      \_cont_assign: , line:6:9, endln:6:27
      |vpiOpType:33
      |vpiOperand:
      \_ref_obj: (work@MultibitAdder.cout), line:6:10, endln:6:14
        |vpiParent:
        \_operation: , line:6:10, endln:6:14
        |vpiName:cout
        |vpiFullName:work@MultibitAdder.cout
        |vpiActual:
        \_logic_net: (work@MultibitAdder.cout), line:1:34, endln:1:38
      |vpiOperand:
      \_ref_obj: (work@MultibitAdder.sum), line:6:15, endln:6:18
        |vpiParent:
        \_operation: , line:6:10, endln:6:14
        |vpiName:sum
        |vpiFullName:work@MultibitAdder.sum
        |vpiActual:
        \_logic_net: (work@MultibitAdder.sum), line:1:30, endln:1:33
\_weaklyReferenced:
\_function: (work@mailbox::new), line:3:5, endln:4:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:1:3, endln:27:11
  |vpiName:new
  |vpiFullName:work@mailbox::new
  |vpiMethod:1
  |vpiReturn:
  \_class_var: (work@mailbox::new), line:3:23, endln:3:28
  |vpiIODecl:
  \_io_decl: (bound), line:3:23, endln:3:28
    |vpiParent:
    \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiDirection:1
    |vpiName:bound
    |vpiExpr:
    \_constant: , line:3:31, endln:3:32
    |vpiTypedef:
    \_ref_typespec: (work@mailbox::new::bound)
      |vpiParent:
      \_io_decl: (bound), line:3:23, endln:3:28
      |vpiFullName:work@mailbox::new::bound
      |vpiActual:
      \_int_typespec: , line:3:19, endln:3:22
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:1:3, endln:27:11
\_int_typespec: , line:3:19, endln:3:22
  |vpiSigned:1
\_function: (work@mailbox::num), line:6:5, endln:7:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:1:3, endln:27:11
  |vpiName:num
  |vpiFullName:work@mailbox::num
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::num), line:6:14, endln:6:17
\_int_typespec: , line:6:14, endln:6:17
  |vpiSigned:1
\_function: (work@mailbox::try_put), line:12:5, endln:13:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_put
  |vpiFullName:work@mailbox::try_put
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_logic_var: (work@mailbox::try_put)
  |vpiIODecl:
  \_io_decl: (message), line:12:23, endln:12:30
    |vpiParent:
    \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiDirection:1
    |vpiName:message
\_function: (work@mailbox::try_get), line:18:5, endln:19:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_get
  |vpiFullName:work@mailbox::try_get
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
  |vpiIODecl:
  \_io_decl: (message), line:18:31, endln:18:38
    |vpiParent:
    \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiDirection:6
    |vpiName:message
\_int_typespec: , line:18:14, endln:18:17
  |vpiSigned:1
\_function: (work@mailbox::try_peek), line:24:5, endln:25:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_peek
  |vpiFullName:work@mailbox::try_peek
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
  |vpiIODecl:
  \_io_decl: (message), line:24:31, endln:24:38
    |vpiParent:
    \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiDirection:6
    |vpiName:message
\_int_typespec: , line:24:14, endln:24:17
  |vpiSigned:1
\_enum_typespec: (state), line:32:5, endln:32:74
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:30:3, endln:52:11
  |vpiName:state
  |vpiEnumConst:
  \_enum_const: (FINISHED), line:32:20, endln:32:28
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:FINISHED
    |INT:0
    |vpiDecompile:0
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (RUNNING), line:32:30, endln:32:37
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:RUNNING
    |INT:1
    |vpiDecompile:1
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (WAITING), line:32:39, endln:32:46
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:WAITING
    |INT:2
    |vpiDecompile:2
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (SUSPENDED), line:32:48, endln:32:57
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:SUSPENDED
    |INT:3
    |vpiDecompile:3
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (KILLED), line:32:59, endln:32:65
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:KILLED
    |INT:4
    |vpiDecompile:4
    |vpiSize:64
\_function: (work@process::self), line:34:5, endln:34:11
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:30:3, endln:52:11
  |vpiName:self
  |vpiFullName:work@process::self
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_class_var: (work@process::self), line:34:21, endln:34:28
\_class_typespec: , line:34:21, endln:34:28
  |vpiClassDefn:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:30:3, endln:52:11
\_function: (work@process::status), line:37:5, endln:38:16
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:30:3, endln:52:11
  |vpiName:status
  |vpiFullName:work@process::status
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_enum_var: (work@process::status), line:37:14, endln:37:19
\_function: (work@semaphore::new), line:57:5, endln:58:16
  |vpiParent:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:55:3, endln:69:11
  |vpiName:new
  |vpiFullName:work@semaphore::new
  |vpiMethod:1
  |vpiReturn:
  \_class_var: (work@semaphore::new), line:57:22, endln:57:30
  |vpiIODecl:
  \_io_decl: (keyCount), line:57:22, endln:57:30
    |vpiParent:
    \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiDirection:1
    |vpiName:keyCount
    |vpiExpr:
    \_constant: , line:57:33, endln:57:34
    |vpiTypedef:
    \_ref_typespec: (work@semaphore::new::keyCount)
      |vpiParent:
      \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiFullName:work@semaphore::new::keyCount
      |vpiActual:
      \_int_typespec: , line:57:18, endln:57:21
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:55:3, endln:69:11
\_int_typespec: , line:57:18, endln:57:21
  |vpiSigned:1
\_int_typespec: , line:60:14, endln:60:17
  |vpiSigned:1
\_int_typespec: , line:63:14, endln:63:17
  |vpiSigned:1
\_function: (work@semaphore::try_get), line:66:5, endln:67:16
  |vpiParent:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/MBAdder/builtin.sv, line:55:3, endln:69:11
  |vpiName:try_get
  |vpiFullName:work@semaphore::try_get
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
  |vpiIODecl:
  \_io_decl: (keyCount), line:66:30, endln:66:38
    |vpiParent:
    \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiDirection:1
    |vpiName:keyCount
    |vpiExpr:
    \_constant: , line:66:41, endln:66:42
    |vpiTypedef:
    \_ref_typespec: (work@semaphore::try_get::keyCount)
      |vpiParent:
      \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiFullName:work@semaphore::try_get::keyCount
      |vpiActual:
      \_int_typespec: , line:66:26, endln:66:29
\_int_typespec: , line:66:14, endln:66:17
  |vpiSigned:1
\_int_typespec: , line:66:26, endln:66:29
  |vpiSigned:1
\_logic_typespec: , line:2:8, endln:2:13
  |vpiRange:
  \_range: , line:2:8, endln:2:13
    |vpiParent:
    \_logic_typespec: , line:2:8, endln:2:13
    |vpiLeftRange:
    \_constant: , line:2:9, endln:2:10
      |vpiParent:
      \_range: , line:2:8, endln:2:13
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:11, endln:2:12
      |vpiParent:
      \_range: , line:2:8, endln:2:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:3:8, endln:3:8
\_logic_typespec: , line:4:9, endln:4:14
  |vpiRange:
  \_range: , line:4:9, endln:4:14
    |vpiParent:
    \_logic_typespec: , line:4:9, endln:4:14
    |vpiLeftRange:
    \_constant: , line:4:10, endln:4:11
      |vpiParent:
      \_range: , line:4:9, endln:4:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:12, endln:4:13
      |vpiParent:
      \_range: , line:4:9, endln:4:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:9, endln:5:9
\_logic_typespec: , line:2:8, endln:2:13
  |vpiParent:
  \_logic_net: (work@MultibitAdder.b), line:1:24, endln:1:25
  |vpiRange:
  \_range: , line:2:8, endln:2:13
    |vpiParent:
    \_logic_typespec: , line:2:8, endln:2:13
    |vpiLeftRange:
    \_constant: , line:2:9, endln:2:10
      |vpiParent:
      \_range: , line:2:8, endln:2:13
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:11, endln:2:12
      |vpiParent:
      \_range: , line:2:8, endln:2:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:3:8, endln:3:8
  |vpiParent:
  \_logic_net: (work@MultibitAdder.cin), line:1:26, endln:1:29
\_logic_typespec: , line:4:9, endln:4:14
  |vpiParent:
  \_logic_net: (work@MultibitAdder.sum), line:1:30, endln:1:33
  |vpiRange:
  \_range: , line:4:9, endln:4:14
    |vpiParent:
    \_logic_typespec: , line:4:9, endln:4:14
    |vpiLeftRange:
    \_constant: , line:4:10, endln:4:11
      |vpiParent:
      \_range: , line:4:9, endln:4:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:12, endln:4:13
      |vpiParent:
      \_range: , line:4:9, endln:4:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:9, endln:5:9
  |vpiParent:
  \_logic_net: (work@MultibitAdder.cout), line:1:34, endln:1:38
\_logic_typespec: , line:2:8, endln:2:13
  |vpiRange:
  \_range: , line:2:8, endln:2:13
    |vpiParent:
    \_logic_typespec: , line:2:8, endln:2:13
    |vpiLeftRange:
    \_constant: , line:2:9, endln:2:10
      |vpiParent:
      \_range: , line:2:8, endln:2:13
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:11, endln:2:12
      |vpiParent:
      \_range: , line:2:8, endln:2:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:2:8, endln:2:13
  |vpiRange:
  \_range: , line:2:8, endln:2:13
    |vpiParent:
    \_logic_typespec: , line:2:8, endln:2:13
    |vpiLeftRange:
    \_constant: , line:2:9, endln:2:10
      |vpiParent:
      \_range: , line:2:8, endln:2:13
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:11, endln:2:12
      |vpiParent:
      \_range: , line:2:8, endln:2:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:3:8, endln:3:8
\_logic_typespec: , line:4:9, endln:4:14
  |vpiRange:
  \_range: , line:4:9, endln:4:14
    |vpiParent:
    \_logic_typespec: , line:4:9, endln:4:14
    |vpiLeftRange:
    \_constant: , line:4:10, endln:4:11
      |vpiParent:
      \_range: , line:4:9, endln:4:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:12, endln:4:13
      |vpiParent:
      \_range: , line:4:9, endln:4:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:9, endln:5:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/MBAdder/builtin.sv | ${SURELOG_DIR}/build/regression/MBadder/roundtrip/builtin_000.sv | 0 | 0 |
[roundtrip]: ${SURELOG_DIR}/tests/MBAdder/dut.sv     | ${SURELOG_DIR}/build/regression/MBadder/roundtrip/dut_000.sv     | 5 | 7 |
============================== End RoundTrip Results ==============================
