// Seed: 670260133
module module_0 ();
  logic id_1;
  logic id_2;
  reg   id_3 = 1'b0;
  assign id_2 = 1;
  type_11 id_4 (
      .id_0(1),
      .id_1(1),
      .id_2(id_0),
      .id_3(1),
      .id_4(1),
      .id_5(1)
  );
  logic id_5;
  logic id_6;
  logic id_7;
  always begin
    id_3 <= 1;
  end
endmodule
