Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Nov 22 16:43:34 2019
| Host         : LAB-SCI-214-22 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file squares_control_sets_placed.rpt
| Design       : squares
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |             102 |           27 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              20 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+----------------------------+------------------------------------+------------------+----------------+
|              Clock Signal              |        Enable Signal       |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------------------------+----------------------------+------------------------------------+------------------+----------------+
|  video_on_BUFG                         |                            |                                    |                1 |              1 |
|  vga_sync_unit/clk_divider_reg_n_0_[0] |                            | reset_IBUF                         |                2 |              2 |
|  clk_IBUF_BUFG                         |                            | reset_IBUF                         |                1 |              2 |
|  vga_sync_unit/Q[0]                    |                            | vga_sync_unit/h_count_reg_reg[9]_0 |                1 |              4 |
|  update_pos_BUFG                       |                            | x[9]_i_1_n_0                       |                1 |              6 |
|  update_pos_BUFG                       |                            | y[8]_i_1_n_0                       |                1 |              8 |
|  vga_sync_unit/clk_divider_reg_n_0_[0] | vga_sync_unit/v_count_reg0 | reset_IBUF                         |                3 |             10 |
|  vga_sync_unit/clk_divider_reg_n_0_[0] | vga_sync_unit/Q[0]         | reset_IBUF                         |                3 |             10 |
|  update_pos_BUFG                       |                            | y[31]_i_1_n_0                      |                8 |             25 |
|  update_pos_BUFG                       |                            | x[31]_i_1_n_0                      |                8 |             27 |
|  video_on_BUFG                         |                            | clear                              |                8 |             32 |
+----------------------------------------+----------------------------+------------------------------------+------------------+----------------+


