

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Thu Jan 16 01:38:52 2025

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     8                           	dabs	1,0x7E,2
     9     0000                     
    10                           ; Generated 12/10/2023 GMT
    11                           ; 
    12                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    13                           ; All rights reserved.
    14                           ; 
    15                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    16                           ; 
    17                           ; Redistribution and use in source and binary forms, with or without modification, are
    18                           ; permitted provided that the following conditions are met:
    19                           ; 
    20                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    21                           ;        conditions and the following disclaimer.
    22                           ; 
    23                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    24                           ;        of conditions and the following disclaimer in the documentation and/or other
    25                           ;        materials provided with the distribution. Publication is not required when
    26                           ;        this file is used in an embedded application.
    27                           ; 
    28                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    29                           ;        software without specific prior written permission.
    30                           ; 
    31                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    32                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    33                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    34                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    35                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    36                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    37                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    38                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    39                           ; 
    40                           ; 
    41                           ; Code-generator required, PIC16F887 Definitions
    42                           ; 
    43                           ; SFR Addresses
    44     0004                     fsr             equ	4
    45     0004                     fsr0            equ	4
    46     0000                     indf            equ	0
    47     0000                     indf0           equ	0
    48     0002                     pc              equ	2
    49     0002                     pcl             equ	2
    50     000A                     pclath          equ	10
    51     0003                     status          equ	3
    52     0000                     INDF            equ	0	;# 
    53     0001                     TMR0            equ	1	;# 
    54     0002                     PCL             equ	2	;# 
    55     0003                     STATUS          equ	3	;# 
    56     0004                     FSR             equ	4	;# 
    57     0005                     PORTA           equ	5	;# 
    58     0006                     PORTB           equ	6	;# 
    59     0007                     PORTC           equ	7	;# 
    60     0008                     PORTD           equ	8	;# 
    61     0009                     PORTE           equ	9	;# 
    62     000A                     PCLATH          equ	10	;# 
    63     000B                     INTCON          equ	11	;# 
    64     000C                     PIR1            equ	12	;# 
    65     000D                     PIR2            equ	13	;# 
    66     000E                     TMR1            equ	14	;# 
    67     000E                     TMR1L           equ	14	;# 
    68     000F                     TMR1H           equ	15	;# 
    69     0010                     T1CON           equ	16	;# 
    70     0011                     TMR2            equ	17	;# 
    71     0012                     T2CON           equ	18	;# 
    72     0013                     SSPBUF          equ	19	;# 
    73     0014                     SSPCON          equ	20	;# 
    74     0015                     CCPR1           equ	21	;# 
    75     0015                     CCPR1L          equ	21	;# 
    76     0016                     CCPR1H          equ	22	;# 
    77     0017                     CCP1CON         equ	23	;# 
    78     0018                     RCSTA           equ	24	;# 
    79     0019                     TXREG           equ	25	;# 
    80     001A                     RCREG           equ	26	;# 
    81     001B                     CCPR2           equ	27	;# 
    82     001B                     CCPR2L          equ	27	;# 
    83     001C                     CCPR2H          equ	28	;# 
    84     001D                     CCP2CON         equ	29	;# 
    85     001E                     ADRESH          equ	30	;# 
    86     001F                     ADCON0          equ	31	;# 
    87     0081                     OPTION_REG      equ	129	;# 
    88     0085                     TRISA           equ	133	;# 
    89     0086                     TRISB           equ	134	;# 
    90     0087                     TRISC           equ	135	;# 
    91     0088                     TRISD           equ	136	;# 
    92     0089                     TRISE           equ	137	;# 
    93     008C                     PIE1            equ	140	;# 
    94     008D                     PIE2            equ	141	;# 
    95     008E                     PCON            equ	142	;# 
    96     008F                     OSCCON          equ	143	;# 
    97     0090                     OSCTUNE         equ	144	;# 
    98     0091                     SSPCON2         equ	145	;# 
    99     0092                     PR2             equ	146	;# 
   100     0093                     SSPADD          equ	147	;# 
   101     0093                     SSPMSK          equ	147	;# 
   102     0093                     MSK             equ	147	;# 
   103     0094                     SSPSTAT         equ	148	;# 
   104     0095                     WPUB            equ	149	;# 
   105     0096                     IOCB            equ	150	;# 
   106     0097                     VRCON           equ	151	;# 
   107     0098                     TXSTA           equ	152	;# 
   108     0099                     SPBRG           equ	153	;# 
   109     009A                     SPBRGH          equ	154	;# 
   110     009B                     PWM1CON         equ	155	;# 
   111     009C                     ECCPAS          equ	156	;# 
   112     009D                     PSTRCON         equ	157	;# 
   113     009E                     ADRESL          equ	158	;# 
   114     009F                     ADCON1          equ	159	;# 
   115     0105                     WDTCON          equ	261	;# 
   116     0107                     CM1CON0         equ	263	;# 
   117     0108                     CM2CON0         equ	264	;# 
   118     0109                     CM2CON1         equ	265	;# 
   119     010C                     EEDATA          equ	268	;# 
   120     010C                     EEDAT           equ	268	;# 
   121     010D                     EEADR           equ	269	;# 
   122     010E                     EEDATH          equ	270	;# 
   123     010F                     EEADRH          equ	271	;# 
   124     0185                     SRCON           equ	389	;# 
   125     0187                     BAUDCTL         equ	391	;# 
   126     0188                     ANSEL           equ	392	;# 
   127     0189                     ANSELH          equ	393	;# 
   128     018C                     EECON1          equ	396	;# 
   129     018D                     EECON2          equ	397	;# 
   130     0000                     INDF            equ	0	;# 
   131     0001                     TMR0            equ	1	;# 
   132     0002                     PCL             equ	2	;# 
   133     0003                     STATUS          equ	3	;# 
   134     0004                     FSR             equ	4	;# 
   135     0005                     PORTA           equ	5	;# 
   136     0006                     PORTB           equ	6	;# 
   137     0007                     PORTC           equ	7	;# 
   138     0008                     PORTD           equ	8	;# 
   139     0009                     PORTE           equ	9	;# 
   140     000A                     PCLATH          equ	10	;# 
   141     000B                     INTCON          equ	11	;# 
   142     000C                     PIR1            equ	12	;# 
   143     000D                     PIR2            equ	13	;# 
   144     000E                     TMR1            equ	14	;# 
   145     000E                     TMR1L           equ	14	;# 
   146     000F                     TMR1H           equ	15	;# 
   147     0010                     T1CON           equ	16	;# 
   148     0011                     TMR2            equ	17	;# 
   149     0012                     T2CON           equ	18	;# 
   150     0013                     SSPBUF          equ	19	;# 
   151     0014                     SSPCON          equ	20	;# 
   152     0015                     CCPR1           equ	21	;# 
   153     0015                     CCPR1L          equ	21	;# 
   154     0016                     CCPR1H          equ	22	;# 
   155     0017                     CCP1CON         equ	23	;# 
   156     0018                     RCSTA           equ	24	;# 
   157     0019                     TXREG           equ	25	;# 
   158     001A                     RCREG           equ	26	;# 
   159     001B                     CCPR2           equ	27	;# 
   160     001B                     CCPR2L          equ	27	;# 
   161     001C                     CCPR2H          equ	28	;# 
   162     001D                     CCP2CON         equ	29	;# 
   163     001E                     ADRESH          equ	30	;# 
   164     001F                     ADCON0          equ	31	;# 
   165     0081                     OPTION_REG      equ	129	;# 
   166     0085                     TRISA           equ	133	;# 
   167     0086                     TRISB           equ	134	;# 
   168     0087                     TRISC           equ	135	;# 
   169     0088                     TRISD           equ	136	;# 
   170     0089                     TRISE           equ	137	;# 
   171     008C                     PIE1            equ	140	;# 
   172     008D                     PIE2            equ	141	;# 
   173     008E                     PCON            equ	142	;# 
   174     008F                     OSCCON          equ	143	;# 
   175     0090                     OSCTUNE         equ	144	;# 
   176     0091                     SSPCON2         equ	145	;# 
   177     0092                     PR2             equ	146	;# 
   178     0093                     SSPADD          equ	147	;# 
   179     0093                     SSPMSK          equ	147	;# 
   180     0093                     MSK             equ	147	;# 
   181     0094                     SSPSTAT         equ	148	;# 
   182     0095                     WPUB            equ	149	;# 
   183     0096                     IOCB            equ	150	;# 
   184     0097                     VRCON           equ	151	;# 
   185     0098                     TXSTA           equ	152	;# 
   186     0099                     SPBRG           equ	153	;# 
   187     009A                     SPBRGH          equ	154	;# 
   188     009B                     PWM1CON         equ	155	;# 
   189     009C                     ECCPAS          equ	156	;# 
   190     009D                     PSTRCON         equ	157	;# 
   191     009E                     ADRESL          equ	158	;# 
   192     009F                     ADCON1          equ	159	;# 
   193     0105                     WDTCON          equ	261	;# 
   194     0107                     CM1CON0         equ	263	;# 
   195     0108                     CM2CON0         equ	264	;# 
   196     0109                     CM2CON1         equ	265	;# 
   197     010C                     EEDATA          equ	268	;# 
   198     010C                     EEDAT           equ	268	;# 
   199     010D                     EEADR           equ	269	;# 
   200     010E                     EEDATH          equ	270	;# 
   201     010F                     EEADRH          equ	271	;# 
   202     0185                     SRCON           equ	389	;# 
   203     0187                     BAUDCTL         equ	391	;# 
   204     0188                     ANSEL           equ	392	;# 
   205     0189                     ANSELH          equ	393	;# 
   206     018C                     EECON1          equ	396	;# 
   207     018D                     EECON2          equ	397	;# 
   208     0008                     _PORTD          set	8
   209     0088                     _TRISD          set	136
   210                           
   211                           	psect	cinit
   212     07FC                     start_initialization:	
   213                           ; #config settings
   214                           
   215     07FC                     __initialization:
   216     07FC                     end_of_initialization:	
   217                           ;End of C runtime variable initialization code
   218                           
   219     07FC                     __end_of__initialization:
   220     07FC  0183               	clrf	3
   221     07FD  120A  118A  2FD4   	ljmp	_main	;jump to C main() function
   222                           
   223                           	psect	cstackCOMMON
   224     0070                     __pcstackCOMMON:
   225     0070                     ?_main:
   226     0070                     ??_main:	
   227                           ; 1 bytes @ 0x0
   228                           
   229                           
   230                           ; 1 bytes @ 0x0
   231     0070                     	ds	3
   232                           
   233                           	psect	maintext
   234     07D4                     __pmaintext:	
   235 ;;
   236 ;;Main: autosize = 0, tempsize = 3, incstack = 0, save=0
   237 ;;
   238 ;; *************** function _main *****************
   239 ;; Defined at:
   240 ;;		line 18 in file "code.c"
   241 ;; Parameters:    Size  Location     Type
   242 ;;		None
   243 ;; Auto vars:     Size  Location     Type
   244 ;;		None
   245 ;; Return value:  Size  Location     Type
   246 ;;                  1    wreg      void 
   247 ;; Registers used:
   248 ;;		wreg, status,2
   249 ;; Tracked objects:
   250 ;;		On entry : B00/0
   251 ;;		On exit  : 0/0
   252 ;;		Unchanged: 0/0
   253 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   254 ;;      Params:         0       0       0       0       0
   255 ;;      Locals:         0       0       0       0       0
   256 ;;      Temps:          3       0       0       0       0
   257 ;;      Totals:         3       0       0       0       0
   258 ;;Total ram usage:        3 bytes
   259 ;; This function calls:
   260 ;;		Nothing
   261 ;; This function is called by:
   262 ;;		Startup code after reset
   263 ;; This function uses a non-reentrant model
   264 ;;
   265                           
   266     07D4                     _main:	
   267                           ;psect for function _main
   268                           
   269     07D4                     l558:	
   270                           ;incstack = 0
   271                           ; Regs used in _main: [wreg+status,2]
   272                           
   273     07D4  1683               	bsf	3,5	;RP0=1, select bank1
   274     07D5  1303               	bcf	3,6	;RP1=0, select bank1
   275     07D6  0188               	clrf	8	;volatile
   276     07D7                     l11:
   277     07D7  1283               	bcf	3,5	;RP0=0, select bank0
   278     07D8  1303               	bcf	3,6	;RP1=0, select bank0
   279     07D9  0188               	clrf	8	;volatile
   280     07DA                     l560:
   281     07DA  3003               	movlw	3
   282     07DB  00F2               	movwf	??_main+2
   283     07DC  308A               	movlw	138
   284     07DD  00F1               	movwf	??_main+1
   285     07DE  3055               	movlw	85
   286     07DF  00F0               	movwf	??_main
   287     07E0                     u17:
   288     07E0  0BF0               	decfsz	??_main,f
   289     07E1  2FE0               	goto	u17
   290     07E2  0BF1               	decfsz	??_main+1,f
   291     07E3  2FE0               	goto	u17
   292     07E4  0BF2               	decfsz	??_main+2,f
   293     07E5  2FE0               	goto	u17
   294     07E6  2FE7               	nop2
   295     07E7                     l562:
   296     07E7  30FF               	movlw	255
   297     07E8  1283               	bcf	3,5	;RP0=0, select bank0
   298     07E9  1303               	bcf	3,6	;RP1=0, select bank0
   299     07EA  0088               	movwf	8	;volatile
   300     07EB                     l564:
   301     07EB  3003               	movlw	3
   302     07EC  00F2               	movwf	??_main+2
   303     07ED  308A               	movlw	138
   304     07EE  00F1               	movwf	??_main+1
   305     07EF  3055               	movlw	85
   306     07F0  00F0               	movwf	??_main
   307     07F1                     u27:
   308     07F1  0BF0               	decfsz	??_main,f
   309     07F2  2FF1               	goto	u27
   310     07F3  0BF1               	decfsz	??_main+1,f
   311     07F4  2FF1               	goto	u27
   312     07F5  0BF2               	decfsz	??_main+2,f
   313     07F6  2FF1               	goto	u27
   314     07F7  2FF8               	nop2
   315     07F8  2FD7               	goto	l11
   316     07F9  120A  118A  2800   	ljmp	start
   317     07FC                     __end_of_main:
   318     0002                     ___latbits      equ	2
   319     007E                     btemp           set	126	;btemp
   320     007E                     wtemp0          set	126
   321                           
   322                           	psect	config
   323                           
   324                           ;Config register CONFIG1 @ 0x2007
   325                           ;	Oscillator Selection bits
   326                           ;	FOSC = HS, HS oscillator: High-speed crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1
      +                          /CLKIN
   327                           ;	Watchdog Timer Enable bit
   328                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
   329                           ;	Power-up Timer Enable bit
   330                           ;	PWRTE = OFF, PWRT disabled
   331                           ;	RE3/MCLR pin function select bit
   332                           ;	MCLRE = ON, RE3/MCLR pin function is MCLR
   333                           ;	Code Protection bit
   334                           ;	CP = OFF, Program memory code protection is disabled
   335                           ;	Data Code Protection bit
   336                           ;	CPD = OFF, Data memory code protection is disabled
   337                           ;	Brown Out Reset Selection bits
   338                           ;	BOREN = OFF, BOR disabled
   339                           ;	Internal External Switchover bit
   340                           ;	IESO = OFF, Internal/External Switchover mode is disabled
   341                           ;	Fail-Safe Clock Monitor Enabled bit
   342                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
   343                           ;	Low Voltage Programming Enable bit
   344                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
   345                           ;	In-Circuit Debugger Mode bit
   346                           ;	DEBUG = OFF, In-Circuit Debugger disabled, RB6/ICSPCLK and RB7/ICSPDAT are general pur
      +                          pose I/O pins
   347     2007                     	org	8199
   348     2007  20F2               	dw	8434

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      3       3
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0       0
                                              0 COMMON     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      3       3     21.4%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       3      0.0%


Microchip Technology PIC Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Thu Jan 16 01:38:52 2025

                     l11 07D7                       u17 07E0                       u27 07F1  
                    l560 07DA                      l562 07E7                      l564 07EB  
                    l558 07D4                     _main 07D4                     btemp 007E  
                   start 0000                    ?_main 0070                    _PORTD 0008  
                  _TRISD 0088                    status 0003                    wtemp0 007E  
        __initialization 07FC             __end_of_main 07FC                   ??_main 0070  
__end_of__initialization 07FC           __pcstackCOMMON 0070               __pmaintext 07D4  
   end_of_initialization 07FC      start_initialization 07FC                ___latbits 0002  
