

================================================================
== Vivado HLS Report for 'astroSim'
================================================================
* Date:           Tue Nov  7 14:41:03 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        astroSim
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffve1924-3-e-es2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.50|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1369116|  1369116|  1369117|  1369117|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |                       |            |  Latency  |  Interval | Pipeline|
        |        Instance       |   Module   | min | max | min | max |   Type  |
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |grp_janus_step_fu_960  |janus_step  |  216|  216|  216|  216|   none  |
        |grp_to_int_fu_1252     |to_int      |   55|   55|   55|   55|   none  |
        +-----------------------+------------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_X            |  1369047|  1369047|      2180|          -|          -|   628|    no    |
        |- memcpy.result.m.  |        6|        6|         2|          1|          1|     6|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|    3257|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |       40|   1102|   256827|  315455|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|    1912|    -|
|Register         |        -|      -|    12231|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |       40|   1102|   269058|  320624|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        2|     55|       25|      61|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+--------+--------+
    |          Instance          |          Module          | BRAM_18K| DSP48E|   FF   |   LUT  |
    +----------------------------+--------------------------+---------+-------+--------+--------+
    |astroSim_AXILiteS_s_axi_U   |astroSim_AXILiteS_s_axi   |        0|      0|      36|      40|
    |astroSim_result_ax_m_axi_U  |astroSim_result_ax_m_axi  |        4|      0|     566|     766|
    |astroSim_result_ay_m_axi_U  |astroSim_result_ay_m_axi  |        4|      0|     566|     766|
    |astroSim_result_az_m_axi_U  |astroSim_result_az_m_axi  |        4|      0|     566|     766|
    |astroSim_result_m_m_axi_U   |astroSim_result_m_m_axi   |        4|      0|     566|     766|
    |astroSim_result_vx_m_axi_U  |astroSim_result_vx_m_axi  |        4|      0|     566|     766|
    |astroSim_result_vy_m_axi_U  |astroSim_result_vy_m_axi  |        4|      0|     566|     766|
    |astroSim_result_vz_m_axi_U  |astroSim_result_vz_m_axi  |        4|      0|     566|     766|
    |astroSim_result_x_m_axi_U   |astroSim_result_x_m_axi   |        4|      0|     566|     766|
    |astroSim_result_y_m_axi_U   |astroSim_result_y_m_axi   |        4|      0|     566|     766|
    |astroSim_result_z_m_axi_U   |astroSim_result_z_m_axi   |        4|      0|     566|     766|
    |grp_janus_step_fu_960       |janus_step                |        0|   1102|  187748|  224591|
    |grp_to_int_fu_1252          |to_int                    |        0|      0|   63383|   83164|
    +----------------------------+--------------------------+---------+-------+--------+--------+
    |Total                       |                          |       40|   1102|  256827|  315455|
    +----------------------------+--------------------------+---------+-------+--------+--------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |indvar_next_fu_2084_p2            |     +    |      0|  0|  11|           3|           1|
    |t_1_9_fu_2072_p2                  |     +    |      0|  0|  20|          13|           4|
    |ap_block_pp0_stage0_flag00011001  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_10620                |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_2078_p2              |   icmp   |      0|  0|   1|           3|           3|
    |exitcond_4_fu_2066_p2             |   icmp   |      0|  0|   7|          13|          12|
    |sel_tmp2_fu_2128_p2               |   icmp   |      0|  0|   1|           3|           1|
    |sel_tmp4_fu_2142_p2               |   icmp   |      0|  0|   1|           3|           2|
    |sel_tmp6_fu_2156_p2               |   icmp   |      0|  0|   1|           3|           2|
    |sel_tmp8_fu_2170_p2               |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp_fu_2114_p2                |   icmp   |      0|  0|   1|           3|           1|
    |ap_block_state10_io               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state24_io               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state29                  |    or    |      0|  0|   2|           1|           1|
    |p_ax_gep21_phi_fu_2560_p3         |  select  |      0|  0|  64|           1|          64|
    |p_ay_gep24_phi_fu_2624_p3         |  select  |      0|  0|  64|           1|          64|
    |p_az_gep27_phi_fu_2688_p3         |  select  |      0|  0|  64|           1|          64|
    |p_m_gep30_phi_fu_2752_p3          |  select  |      0|  0|  64|           1|          62|
    |p_vx_gep12_phi_fu_2368_p3         |  select  |      0|  0|  64|           1|          64|
    |p_vy_gep15_phi_fu_2432_p3         |  select  |      0|  0|  64|           1|          64|
    |p_vz_gep18_phi_fu_2496_p3         |  select  |      0|  0|  64|           1|          64|
    |p_x_gep3_phi_fu_2176_p3           |  select  |      0|  0|  64|           1|          64|
    |p_y_gep6_phi_fu_2240_p3           |  select  |      0|  0|  64|           1|          64|
    |p_z_gep9_phi_fu_2304_p3           |  select  |      0|  0|  64|           1|          64|
    |sel_tmp11_fu_2208_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp13_fu_2216_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp15_fu_2224_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp17_fu_2232_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp1_fu_2120_p3               |  select  |      0|  0|  64|           1|          64|
    |sel_tmp21_fu_2272_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp23_fu_2280_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp24_fu_2288_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp25_fu_2296_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp26_fu_2336_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp27_fu_2344_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp28_fu_2352_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp29_fu_2360_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp30_fu_2400_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp31_fu_2408_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp32_fu_2416_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp33_fu_2424_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp34_fu_2464_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp35_fu_2472_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp36_fu_2480_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp37_fu_2488_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp38_fu_2528_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp39_fu_2536_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp3_fu_2134_p3               |  select  |      0|  0|  64|           1|          64|
    |sel_tmp40_fu_2544_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp41_fu_2552_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp42_fu_2592_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp43_fu_2600_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp44_fu_2608_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp45_fu_2616_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp46_fu_2656_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp47_fu_2664_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp48_fu_2672_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp49_fu_2680_p3              |  select  |      0|  0|  64|           1|          64|
    |sel_tmp50_fu_2720_p3              |  select  |      0|  0|  62|           1|          62|
    |sel_tmp51_fu_2728_p3              |  select  |      0|  0|  64|           1|          62|
    |sel_tmp52_fu_2736_p3              |  select  |      0|  0|  64|           1|          62|
    |sel_tmp53_fu_2744_p3              |  select  |      0|  0|  64|           1|          62|
    |sel_tmp5_fu_2148_p3               |  select  |      0|  0|  64|           1|          64|
    |sel_tmp7_fu_2162_p3               |  select  |      0|  0|  64|           1|          64|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|3257|         104|        3229|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  133|         29|    1|         29|
    |ap_enable_reg_pp0_iter1                |   15|          3|    1|          3|
    |ap_sig_ioackin_result_ax_AWREADY       |    9|          2|    1|          2|
    |ap_sig_ioackin_result_ax_WREADY        |    9|          2|    1|          2|
    |ap_sig_ioackin_result_ay_AWREADY       |    9|          2|    1|          2|
    |ap_sig_ioackin_result_ay_WREADY        |    9|          2|    1|          2|
    |ap_sig_ioackin_result_az_AWREADY       |    9|          2|    1|          2|
    |ap_sig_ioackin_result_az_WREADY        |    9|          2|    1|          2|
    |ap_sig_ioackin_result_m_AWREADY        |    9|          2|    1|          2|
    |ap_sig_ioackin_result_m_WREADY         |    9|          2|    1|          2|
    |ap_sig_ioackin_result_vx_AWREADY       |    9|          2|    1|          2|
    |ap_sig_ioackin_result_vx_WREADY        |    9|          2|    1|          2|
    |ap_sig_ioackin_result_vy_AWREADY       |    9|          2|    1|          2|
    |ap_sig_ioackin_result_vy_WREADY        |    9|          2|    1|          2|
    |ap_sig_ioackin_result_vz_AWREADY       |    9|          2|    1|          2|
    |ap_sig_ioackin_result_vz_WREADY        |    9|          2|    1|          2|
    |ap_sig_ioackin_result_x_AWREADY        |    9|          2|    1|          2|
    |ap_sig_ioackin_result_x_WREADY         |    9|          2|    1|          2|
    |ap_sig_ioackin_result_y_AWREADY        |    9|          2|    1|          2|
    |ap_sig_ioackin_result_y_WREADY         |    9|          2|    1|          2|
    |ap_sig_ioackin_result_z_AWREADY        |    9|          2|    1|          2|
    |ap_sig_ioackin_result_z_WREADY         |    9|          2|    1|          2|
    |grp_janus_step_fu_960_p_int_0_vx_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_0_vy_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_0_vz_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_0_x_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_0_y_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_0_z_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_1_vx_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_1_vy_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_1_vz_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_1_x_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_1_y_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_1_z_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_2_vx_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_2_vy_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_2_vz_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_2_x_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_2_y_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_2_z_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_3_vx_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_3_vy_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_3_vz_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_3_x_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_3_y_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_3_z_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_4_vx_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_4_vy_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_4_vz_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_4_x_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_4_y_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_4_z_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_5_vx_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_5_vy_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_5_vz_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_5_x_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_5_y_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_5_z_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_6_vx_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_6_vy_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_6_vz_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_6_x_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_6_y_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_6_z_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_7_vx_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_7_vy_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_7_vz_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_7_x_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_7_y_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_7_z_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_8_vx_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_8_vy_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_8_vz_read  |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_8_x_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_8_y_read   |   15|          3|   64|        192|
    |grp_janus_step_fu_960_p_int_8_z_read   |   15|          3|   64|        192|
    |indvar_reg_949                         |    9|          2|    3|          6|
    |p_int_vx_1_reg_648                     |    9|          2|   64|        128|
    |p_int_vx_2_reg_638                     |    9|          2|   64|        128|
    |p_int_vx_3_reg_628                     |    9|          2|   64|        128|
    |p_int_vx_4_reg_618                     |    9|          2|   64|        128|
    |p_int_vx_5_reg_608                     |    9|          2|   64|        128|
    |p_int_vx_6_reg_598                     |    9|          2|   64|        128|
    |p_int_vx_7_reg_588                     |    9|          2|   64|        128|
    |p_int_vx_8_reg_578                     |    9|          2|   64|        128|
    |p_int_vx_reg_658                       |    9|          2|   64|        128|
    |p_int_vy_1_reg_558                     |    9|          2|   64|        128|
    |p_int_vy_2_reg_548                     |    9|          2|   64|        128|
    |p_int_vy_3_reg_538                     |    9|          2|   64|        128|
    |p_int_vy_4_reg_528                     |    9|          2|   64|        128|
    |p_int_vy_5_reg_518                     |    9|          2|   64|        128|
    |p_int_vy_6_reg_508                     |    9|          2|   64|        128|
    |p_int_vy_7_reg_498                     |    9|          2|   64|        128|
    |p_int_vy_8_reg_488                     |    9|          2|   64|        128|
    |p_int_vy_reg_568                       |    9|          2|   64|        128|
    |p_int_vz_1_reg_468                     |    9|          2|   64|        128|
    |p_int_vz_2_reg_458                     |    9|          2|   64|        128|
    |p_int_vz_3_reg_448                     |    9|          2|   64|        128|
    |p_int_vz_4_reg_438                     |    9|          2|   64|        128|
    |p_int_vz_5_reg_428                     |    9|          2|   64|        128|
    |p_int_vz_6_reg_418                     |    9|          2|   64|        128|
    |p_int_vz_7_reg_408                     |    9|          2|   64|        128|
    |p_int_vz_8_reg_398                     |    9|          2|   64|        128|
    |p_int_vz_reg_478                       |    9|          2|   64|        128|
    |p_int_x_1_reg_918                      |    9|          2|   64|        128|
    |p_int_x_2_reg_908                      |    9|          2|   64|        128|
    |p_int_x_3_reg_898                      |    9|          2|   64|        128|
    |p_int_x_4_reg_888                      |    9|          2|   64|        128|
    |p_int_x_5_reg_878                      |    9|          2|   64|        128|
    |p_int_x_6_reg_868                      |    9|          2|   64|        128|
    |p_int_x_7_reg_858                      |    9|          2|   64|        128|
    |p_int_x_8_reg_848                      |    9|          2|   64|        128|
    |p_int_x_reg_928                        |    9|          2|   64|        128|
    |p_int_y_1_reg_828                      |    9|          2|   64|        128|
    |p_int_y_2_reg_818                      |    9|          2|   64|        128|
    |p_int_y_3_reg_808                      |    9|          2|   64|        128|
    |p_int_y_4_reg_798                      |    9|          2|   64|        128|
    |p_int_y_5_reg_788                      |    9|          2|   64|        128|
    |p_int_y_6_reg_778                      |    9|          2|   64|        128|
    |p_int_y_7_reg_768                      |    9|          2|   64|        128|
    |p_int_y_8_reg_758                      |    9|          2|   64|        128|
    |p_int_y_reg_838                        |    9|          2|   64|        128|
    |p_int_z_1_reg_738                      |    9|          2|   64|        128|
    |p_int_z_2_reg_728                      |    9|          2|   64|        128|
    |p_int_z_3_reg_718                      |    9|          2|   64|        128|
    |p_int_z_4_reg_708                      |    9|          2|   64|        128|
    |p_int_z_5_reg_698                      |    9|          2|   64|        128|
    |p_int_z_6_reg_688                      |    9|          2|   64|        128|
    |p_int_z_7_reg_678                      |    9|          2|   64|        128|
    |p_int_z_8_reg_668                      |    9|          2|   64|        128|
    |p_int_z_reg_748                        |    9|          2|   64|        128|
    |result_ax_blk_n_AW                     |    9|          2|    1|          2|
    |result_ax_blk_n_B                      |    9|          2|    1|          2|
    |result_ax_blk_n_W                      |    9|          2|    1|          2|
    |result_ay_blk_n_AW                     |    9|          2|    1|          2|
    |result_ay_blk_n_B                      |    9|          2|    1|          2|
    |result_ay_blk_n_W                      |    9|          2|    1|          2|
    |result_az_blk_n_AW                     |    9|          2|    1|          2|
    |result_az_blk_n_B                      |    9|          2|    1|          2|
    |result_az_blk_n_W                      |    9|          2|    1|          2|
    |result_m_blk_n_AW                      |    9|          2|    1|          2|
    |result_m_blk_n_B                       |    9|          2|    1|          2|
    |result_m_blk_n_W                       |    9|          2|    1|          2|
    |result_vx_blk_n_AW                     |    9|          2|    1|          2|
    |result_vx_blk_n_B                      |    9|          2|    1|          2|
    |result_vx_blk_n_W                      |    9|          2|    1|          2|
    |result_vy_blk_n_AW                     |    9|          2|    1|          2|
    |result_vy_blk_n_B                      |    9|          2|    1|          2|
    |result_vy_blk_n_W                      |    9|          2|    1|          2|
    |result_vz_blk_n_AW                     |    9|          2|    1|          2|
    |result_vz_blk_n_B                      |    9|          2|    1|          2|
    |result_vz_blk_n_W                      |    9|          2|    1|          2|
    |result_x_blk_n_AW                      |    9|          2|    1|          2|
    |result_x_blk_n_B                       |    9|          2|    1|          2|
    |result_x_blk_n_W                       |    9|          2|    1|          2|
    |result_y_blk_n_AW                      |    9|          2|    1|          2|
    |result_y_blk_n_B                       |    9|          2|    1|          2|
    |result_y_blk_n_W                       |    9|          2|    1|          2|
    |result_z_blk_n_AW                      |    9|          2|    1|          2|
    |result_z_blk_n_B                       |    9|          2|    1|          2|
    |result_z_blk_n_W                       |    9|          2|    1|          2|
    |t_reg_938                              |    9|          2|   13|         26|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  | 1912|        406| 6980|      17444|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                              |   28|   0|   28|          0|
    |ap_enable_reg_pp0_iter0                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_reg_grp_janus_step_fu_960_ap_start  |    1|   0|    1|          0|
    |ap_reg_grp_to_int_fu_1252_ap_start     |    1|   0|    1|          0|
    |ap_reg_ioackin_result_ax_AWREADY       |    1|   0|    1|          0|
    |ap_reg_ioackin_result_ax_WREADY        |    1|   0|    1|          0|
    |ap_reg_ioackin_result_ay_AWREADY       |    1|   0|    1|          0|
    |ap_reg_ioackin_result_ay_WREADY        |    1|   0|    1|          0|
    |ap_reg_ioackin_result_az_AWREADY       |    1|   0|    1|          0|
    |ap_reg_ioackin_result_az_WREADY        |    1|   0|    1|          0|
    |ap_reg_ioackin_result_m_AWREADY        |    1|   0|    1|          0|
    |ap_reg_ioackin_result_m_WREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_result_vx_AWREADY       |    1|   0|    1|          0|
    |ap_reg_ioackin_result_vx_WREADY        |    1|   0|    1|          0|
    |ap_reg_ioackin_result_vy_AWREADY       |    1|   0|    1|          0|
    |ap_reg_ioackin_result_vy_WREADY        |    1|   0|    1|          0|
    |ap_reg_ioackin_result_vz_AWREADY       |    1|   0|    1|          0|
    |ap_reg_ioackin_result_vz_WREADY        |    1|   0|    1|          0|
    |ap_reg_ioackin_result_x_AWREADY        |    1|   0|    1|          0|
    |ap_reg_ioackin_result_x_WREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_result_y_AWREADY        |    1|   0|    1|          0|
    |ap_reg_ioackin_result_y_WREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_result_z_AWREADY        |    1|   0|    1|          0|
    |ap_reg_ioackin_result_z_WREADY         |    1|   0|    1|          0|
    |exitcond1_reg_3309                     |    1|   0|    1|          0|
    |indvar_reg_949                         |    3|   0|    3|          0|
    |p_ax_0                                 |   64|   0|   64|          0|
    |p_ax_1                                 |   64|   0|   64|          0|
    |p_ax_2                                 |   64|   0|   64|          0|
    |p_ax_3                                 |   64|   0|   64|          0|
    |p_ax_4                                 |   64|   0|   64|          0|
    |p_ax_5                                 |   64|   0|   64|          0|
    |p_ax_gep21_phi_reg_3348                |   64|   0|   64|          0|
    |p_ay_0                                 |   64|   0|   64|          0|
    |p_ay_1                                 |   64|   0|   64|          0|
    |p_ay_2                                 |   64|   0|   64|          0|
    |p_ay_3                                 |   64|   0|   64|          0|
    |p_ay_4                                 |   64|   0|   64|          0|
    |p_ay_5                                 |   64|   0|   64|          0|
    |p_ay_gep24_phi_reg_3353                |   64|   0|   64|          0|
    |p_az_0                                 |   64|   0|   64|          0|
    |p_az_1                                 |   64|   0|   64|          0|
    |p_az_2                                 |   64|   0|   64|          0|
    |p_az_3                                 |   64|   0|   64|          0|
    |p_az_4                                 |   64|   0|   64|          0|
    |p_az_5                                 |   64|   0|   64|          0|
    |p_az_gep27_phi_reg_3358                |   64|   0|   64|          0|
    |p_int_vx_1_reg_648                     |   64|   0|   64|          0|
    |p_int_vx_2_reg_638                     |   64|   0|   64|          0|
    |p_int_vx_3_reg_628                     |   64|   0|   64|          0|
    |p_int_vx_4_reg_618                     |   64|   0|   64|          0|
    |p_int_vx_5_reg_608                     |   64|   0|   64|          0|
    |p_int_vx_6_reg_598                     |   64|   0|   64|          0|
    |p_int_vx_7_reg_588                     |   64|   0|   64|          0|
    |p_int_vx_8_reg_578                     |   64|   0|   64|          0|
    |p_int_vx_reg_658                       |   64|   0|   64|          0|
    |p_int_vy_1_reg_558                     |   64|   0|   64|          0|
    |p_int_vy_2_reg_548                     |   64|   0|   64|          0|
    |p_int_vy_3_reg_538                     |   64|   0|   64|          0|
    |p_int_vy_4_reg_528                     |   64|   0|   64|          0|
    |p_int_vy_5_reg_518                     |   64|   0|   64|          0|
    |p_int_vy_6_reg_508                     |   64|   0|   64|          0|
    |p_int_vy_7_reg_498                     |   64|   0|   64|          0|
    |p_int_vy_8_reg_488                     |   64|   0|   64|          0|
    |p_int_vy_reg_568                       |   64|   0|   64|          0|
    |p_int_vz_1_reg_468                     |   64|   0|   64|          0|
    |p_int_vz_2_reg_458                     |   64|   0|   64|          0|
    |p_int_vz_3_reg_448                     |   64|   0|   64|          0|
    |p_int_vz_4_reg_438                     |   64|   0|   64|          0|
    |p_int_vz_5_reg_428                     |   64|   0|   64|          0|
    |p_int_vz_6_reg_418                     |   64|   0|   64|          0|
    |p_int_vz_7_reg_408                     |   64|   0|   64|          0|
    |p_int_vz_8_reg_398                     |   64|   0|   64|          0|
    |p_int_vz_reg_478                       |   64|   0|   64|          0|
    |p_int_x_1_reg_918                      |   64|   0|   64|          0|
    |p_int_x_2_reg_908                      |   64|   0|   64|          0|
    |p_int_x_3_reg_898                      |   64|   0|   64|          0|
    |p_int_x_4_reg_888                      |   64|   0|   64|          0|
    |p_int_x_5_reg_878                      |   64|   0|   64|          0|
    |p_int_x_6_reg_868                      |   64|   0|   64|          0|
    |p_int_x_7_reg_858                      |   64|   0|   64|          0|
    |p_int_x_8_reg_848                      |   64|   0|   64|          0|
    |p_int_x_reg_928                        |   64|   0|   64|          0|
    |p_int_y_1_reg_828                      |   64|   0|   64|          0|
    |p_int_y_2_reg_818                      |   64|   0|   64|          0|
    |p_int_y_3_reg_808                      |   64|   0|   64|          0|
    |p_int_y_4_reg_798                      |   64|   0|   64|          0|
    |p_int_y_5_reg_788                      |   64|   0|   64|          0|
    |p_int_y_6_reg_778                      |   64|   0|   64|          0|
    |p_int_y_7_reg_768                      |   64|   0|   64|          0|
    |p_int_y_8_reg_758                      |   64|   0|   64|          0|
    |p_int_y_reg_838                        |   64|   0|   64|          0|
    |p_int_z_1_reg_738                      |   64|   0|   64|          0|
    |p_int_z_2_reg_728                      |   64|   0|   64|          0|
    |p_int_z_3_reg_718                      |   64|   0|   64|          0|
    |p_int_z_4_reg_708                      |   64|   0|   64|          0|
    |p_int_z_5_reg_698                      |   64|   0|   64|          0|
    |p_int_z_6_reg_688                      |   64|   0|   64|          0|
    |p_int_z_7_reg_678                      |   64|   0|   64|          0|
    |p_int_z_8_reg_668                      |   64|   0|   64|          0|
    |p_int_z_reg_748                        |   64|   0|   64|          0|
    |p_m_0                                  |    0|   0|   64|         64|
    |p_m_1                                  |    0|   0|   64|         64|
    |p_m_2                                  |    0|   0|   64|         64|
    |p_m_3                                  |    0|   0|   64|         64|
    |p_m_4                                  |    0|   0|   64|         64|
    |p_m_5                                  |    0|   0|   64|         64|
    |p_m_gep30_phi_reg_3363                 |   53|   0|   64|         11|
    |p_vx_0                                 |   64|   0|   64|          0|
    |p_vx_1                                 |   64|   0|   64|          0|
    |p_vx_2                                 |   64|   0|   64|          0|
    |p_vx_3                                 |   64|   0|   64|          0|
    |p_vx_4                                 |   64|   0|   64|          0|
    |p_vx_5                                 |   64|   0|   64|          0|
    |p_vx_6                                 |   64|   0|   64|          0|
    |p_vx_7                                 |   64|   0|   64|          0|
    |p_vx_8                                 |   64|   0|   64|          0|
    |p_vx_gep12_phi_reg_3333                |   64|   0|   64|          0|
    |p_vy_0                                 |   64|   0|   64|          0|
    |p_vy_1                                 |   64|   0|   64|          0|
    |p_vy_2                                 |   64|   0|   64|          0|
    |p_vy_3                                 |   64|   0|   64|          0|
    |p_vy_4                                 |   64|   0|   64|          0|
    |p_vy_5                                 |   64|   0|   64|          0|
    |p_vy_6                                 |   64|   0|   64|          0|
    |p_vy_7                                 |   64|   0|   64|          0|
    |p_vy_8                                 |   64|   0|   64|          0|
    |p_vy_gep15_phi_reg_3338                |   64|   0|   64|          0|
    |p_vz_0                                 |   64|   0|   64|          0|
    |p_vz_1                                 |   64|   0|   64|          0|
    |p_vz_2                                 |   64|   0|   64|          0|
    |p_vz_3                                 |   64|   0|   64|          0|
    |p_vz_4                                 |   64|   0|   64|          0|
    |p_vz_5                                 |   64|   0|   64|          0|
    |p_vz_6                                 |   64|   0|   64|          0|
    |p_vz_7                                 |   64|   0|   64|          0|
    |p_vz_8                                 |   64|   0|   64|          0|
    |p_vz_gep18_phi_reg_3343                |   64|   0|   64|          0|
    |p_x_0                                  |   64|   0|   64|          0|
    |p_x_1                                  |   64|   0|   64|          0|
    |p_x_2                                  |   64|   0|   64|          0|
    |p_x_3                                  |   64|   0|   64|          0|
    |p_x_4                                  |   64|   0|   64|          0|
    |p_x_5                                  |   64|   0|   64|          0|
    |p_x_6                                  |   64|   0|   64|          0|
    |p_x_7                                  |   64|   0|   64|          0|
    |p_x_8                                  |   64|   0|   64|          0|
    |p_x_gep3_phi_reg_3318                  |   64|   0|   64|          0|
    |p_y_0                                  |   64|   0|   64|          0|
    |p_y_1                                  |   64|   0|   64|          0|
    |p_y_2                                  |   64|   0|   64|          0|
    |p_y_3                                  |   64|   0|   64|          0|
    |p_y_4                                  |   64|   0|   64|          0|
    |p_y_5                                  |   64|   0|   64|          0|
    |p_y_6                                  |   64|   0|   64|          0|
    |p_y_7                                  |   64|   0|   64|          0|
    |p_y_8                                  |   64|   0|   64|          0|
    |p_y_gep6_phi_reg_3323                  |   64|   0|   64|          0|
    |p_z_0                                  |   64|   0|   64|          0|
    |p_z_1                                  |   64|   0|   64|          0|
    |p_z_2                                  |   64|   0|   64|          0|
    |p_z_3                                  |   64|   0|   64|          0|
    |p_z_4                                  |   64|   0|   64|          0|
    |p_z_5                                  |   64|   0|   64|          0|
    |p_z_6                                  |   64|   0|   64|          0|
    |p_z_7                                  |   64|   0|   64|          0|
    |p_z_8                                  |   64|   0|   64|          0|
    |p_z_gep9_phi_reg_3328                  |   64|   0|   64|          0|
    |reg_1580                               |   64|   0|   64|          0|
    |reg_1585                               |   64|   0|   64|          0|
    |reg_1590                               |   64|   0|   64|          0|
    |reg_1595                               |   64|   0|   64|          0|
    |reg_1600                               |   64|   0|   64|          0|
    |reg_1605                               |   64|   0|   64|          0|
    |reg_1610                               |   64|   0|   64|          0|
    |reg_1615                               |   64|   0|   64|          0|
    |reg_1620                               |   64|   0|   64|          0|
    |reg_1625                               |   64|   0|   64|          0|
    |reg_1630                               |   64|   0|   64|          0|
    |reg_1635                               |   64|   0|   64|          0|
    |reg_1640                               |   64|   0|   64|          0|
    |reg_1645                               |   64|   0|   64|          0|
    |reg_1650                               |   64|   0|   64|          0|
    |reg_1655                               |   64|   0|   64|          0|
    |reg_1660                               |   64|   0|   64|          0|
    |reg_1665                               |   64|   0|   64|          0|
    |reg_1670                               |   64|   0|   64|          0|
    |reg_1675                               |   64|   0|   64|          0|
    |reg_1680                               |   64|   0|   64|          0|
    |reg_1685                               |   64|   0|   64|          0|
    |reg_1690                               |   64|   0|   64|          0|
    |reg_1695                               |   64|   0|   64|          0|
    |reg_1700                               |   64|   0|   64|          0|
    |reg_1705                               |   64|   0|   64|          0|
    |reg_1710                               |   64|   0|   64|          0|
    |reg_1715                               |   64|   0|   64|          0|
    |reg_1720                               |   64|   0|   64|          0|
    |reg_1725                               |   64|   0|   64|          0|
    |reg_1730                               |   64|   0|   64|          0|
    |reg_1735                               |   64|   0|   64|          0|
    |reg_1740                               |   64|   0|   64|          0|
    |reg_1745                               |   64|   0|   64|          0|
    |reg_1750                               |   64|   0|   64|          0|
    |reg_1755                               |   64|   0|   64|          0|
    |reg_1760                               |   64|   0|   64|          0|
    |reg_1765                               |   64|   0|   64|          0|
    |reg_1770                               |   64|   0|   64|          0|
    |reg_1775                               |   64|   0|   64|          0|
    |reg_1780                               |   64|   0|   64|          0|
    |reg_1785                               |   64|   0|   64|          0|
    |reg_1790                               |   64|   0|   64|          0|
    |reg_1795                               |   64|   0|   64|          0|
    |reg_1800                               |   64|   0|   64|          0|
    |reg_1805                               |   64|   0|   64|          0|
    |reg_1810                               |   64|   0|   64|          0|
    |reg_1815                               |   64|   0|   64|          0|
    |reg_1820                               |   64|   0|   64|          0|
    |reg_1825                               |   64|   0|   64|          0|
    |reg_1830                               |   64|   0|   64|          0|
    |reg_1835                               |   64|   0|   64|          0|
    |reg_1840                               |   64|   0|   64|          0|
    |reg_1845                               |   64|   0|   64|          0|
    |t_1_9_reg_3034                         |   13|   0|   13|          0|
    |t_reg_938                              |   13|   0|   13|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  |12231|   0|12626|        395|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID    |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY    | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR     |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID     |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY     | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA      |  in |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB      |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID    |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY    | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR     |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID     | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY     |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA      | out |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP      | out |    2|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID     | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY     |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP      | out |    2|    s_axi   |   AXILiteS   |  return void |
|ap_clk                    |  in |    1| ap_ctrl_hs |   astroSim   | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs |   astroSim   | return value |
|interrupt                 | out |    1| ap_ctrl_hs |   astroSim   | return value |
|m_axi_result_x_AWVALID    | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWREADY    |  in |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWADDR     | out |   32|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWID       | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWLEN      | out |    8|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWSIZE     | out |    3|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWBURST    | out |    2|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWLOCK     | out |    2|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWCACHE    | out |    4|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWPROT     | out |    3|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWQOS      | out |    4|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWREGION   | out |    4|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_AWUSER     | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_WVALID     | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_WREADY     |  in |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_WDATA      | out |   64|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_WSTRB      | out |    8|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_WLAST      | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_WID        | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_WUSER      | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARVALID    | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARREADY    |  in |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARADDR     | out |   32|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARID       | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARLEN      | out |    8|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARSIZE     | out |    3|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARBURST    | out |    2|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARLOCK     | out |    2|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARCACHE    | out |    4|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARPROT     | out |    3|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARQOS      | out |    4|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARREGION   | out |    4|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_ARUSER     | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_RVALID     |  in |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_RREADY     | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_RDATA      |  in |   64|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_RLAST      |  in |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_RID        |  in |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_RUSER      |  in |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_RRESP      |  in |    2|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_BVALID     |  in |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_BREADY     | out |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_BRESP      |  in |    2|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_BID        |  in |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_x_BUSER      |  in |    1|    m_axi   |   result_x   |    pointer   |
|m_axi_result_y_AWVALID    | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWREADY    |  in |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWADDR     | out |   32|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWID       | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWLEN      | out |    8|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWSIZE     | out |    3|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWBURST    | out |    2|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWLOCK     | out |    2|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWCACHE    | out |    4|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWPROT     | out |    3|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWQOS      | out |    4|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWREGION   | out |    4|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_AWUSER     | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_WVALID     | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_WREADY     |  in |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_WDATA      | out |   64|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_WSTRB      | out |    8|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_WLAST      | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_WID        | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_WUSER      | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARVALID    | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARREADY    |  in |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARADDR     | out |   32|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARID       | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARLEN      | out |    8|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARSIZE     | out |    3|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARBURST    | out |    2|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARLOCK     | out |    2|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARCACHE    | out |    4|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARPROT     | out |    3|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARQOS      | out |    4|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARREGION   | out |    4|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_ARUSER     | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_RVALID     |  in |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_RREADY     | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_RDATA      |  in |   64|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_RLAST      |  in |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_RID        |  in |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_RUSER      |  in |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_RRESP      |  in |    2|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_BVALID     |  in |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_BREADY     | out |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_BRESP      |  in |    2|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_BID        |  in |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_y_BUSER      |  in |    1|    m_axi   |   result_y   |    pointer   |
|m_axi_result_z_AWVALID    | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWREADY    |  in |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWADDR     | out |   32|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWID       | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWLEN      | out |    8|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWSIZE     | out |    3|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWBURST    | out |    2|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWLOCK     | out |    2|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWCACHE    | out |    4|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWPROT     | out |    3|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWQOS      | out |    4|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWREGION   | out |    4|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_AWUSER     | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_WVALID     | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_WREADY     |  in |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_WDATA      | out |   64|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_WSTRB      | out |    8|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_WLAST      | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_WID        | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_WUSER      | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARVALID    | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARREADY    |  in |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARADDR     | out |   32|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARID       | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARLEN      | out |    8|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARSIZE     | out |    3|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARBURST    | out |    2|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARLOCK     | out |    2|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARCACHE    | out |    4|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARPROT     | out |    3|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARQOS      | out |    4|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARREGION   | out |    4|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_ARUSER     | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_RVALID     |  in |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_RREADY     | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_RDATA      |  in |   64|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_RLAST      |  in |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_RID        |  in |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_RUSER      |  in |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_RRESP      |  in |    2|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_BVALID     |  in |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_BREADY     | out |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_BRESP      |  in |    2|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_BID        |  in |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_z_BUSER      |  in |    1|    m_axi   |   result_z   |    pointer   |
|m_axi_result_vx_AWVALID   | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWREADY   |  in |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWADDR    | out |   32|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWID      | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWLEN     | out |    8|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWSIZE    | out |    3|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWBURST   | out |    2|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWLOCK    | out |    2|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWCACHE   | out |    4|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWPROT    | out |    3|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWQOS     | out |    4|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWREGION  | out |    4|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_AWUSER    | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_WVALID    | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_WREADY    |  in |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_WDATA     | out |   64|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_WSTRB     | out |    8|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_WLAST     | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_WID       | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_WUSER     | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARVALID   | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARREADY   |  in |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARADDR    | out |   32|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARID      | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARLEN     | out |    8|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARSIZE    | out |    3|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARBURST   | out |    2|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARLOCK    | out |    2|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARCACHE   | out |    4|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARPROT    | out |    3|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARQOS     | out |    4|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARREGION  | out |    4|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_ARUSER    | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_RVALID    |  in |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_RREADY    | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_RDATA     |  in |   64|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_RLAST     |  in |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_RID       |  in |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_RUSER     |  in |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_RRESP     |  in |    2|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_BVALID    |  in |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_BREADY    | out |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_BRESP     |  in |    2|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_BID       |  in |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vx_BUSER     |  in |    1|    m_axi   |   result_vx  |    pointer   |
|m_axi_result_vy_AWVALID   | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWREADY   |  in |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWADDR    | out |   32|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWID      | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWLEN     | out |    8|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWSIZE    | out |    3|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWBURST   | out |    2|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWLOCK    | out |    2|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWCACHE   | out |    4|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWPROT    | out |    3|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWQOS     | out |    4|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWREGION  | out |    4|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_AWUSER    | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_WVALID    | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_WREADY    |  in |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_WDATA     | out |   64|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_WSTRB     | out |    8|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_WLAST     | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_WID       | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_WUSER     | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARVALID   | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARREADY   |  in |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARADDR    | out |   32|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARID      | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARLEN     | out |    8|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARSIZE    | out |    3|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARBURST   | out |    2|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARLOCK    | out |    2|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARCACHE   | out |    4|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARPROT    | out |    3|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARQOS     | out |    4|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARREGION  | out |    4|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_ARUSER    | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_RVALID    |  in |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_RREADY    | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_RDATA     |  in |   64|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_RLAST     |  in |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_RID       |  in |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_RUSER     |  in |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_RRESP     |  in |    2|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_BVALID    |  in |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_BREADY    | out |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_BRESP     |  in |    2|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_BID       |  in |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vy_BUSER     |  in |    1|    m_axi   |   result_vy  |    pointer   |
|m_axi_result_vz_AWVALID   | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWREADY   |  in |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWADDR    | out |   32|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWID      | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWLEN     | out |    8|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWSIZE    | out |    3|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWBURST   | out |    2|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWLOCK    | out |    2|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWCACHE   | out |    4|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWPROT    | out |    3|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWQOS     | out |    4|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWREGION  | out |    4|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_AWUSER    | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_WVALID    | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_WREADY    |  in |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_WDATA     | out |   64|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_WSTRB     | out |    8|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_WLAST     | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_WID       | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_WUSER     | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARVALID   | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARREADY   |  in |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARADDR    | out |   32|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARID      | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARLEN     | out |    8|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARSIZE    | out |    3|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARBURST   | out |    2|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARLOCK    | out |    2|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARCACHE   | out |    4|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARPROT    | out |    3|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARQOS     | out |    4|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARREGION  | out |    4|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_ARUSER    | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_RVALID    |  in |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_RREADY    | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_RDATA     |  in |   64|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_RLAST     |  in |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_RID       |  in |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_RUSER     |  in |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_RRESP     |  in |    2|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_BVALID    |  in |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_BREADY    | out |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_BRESP     |  in |    2|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_BID       |  in |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_vz_BUSER     |  in |    1|    m_axi   |   result_vz  |    pointer   |
|m_axi_result_ax_AWVALID   | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWREADY   |  in |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWADDR    | out |   32|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWID      | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWLEN     | out |    8|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWSIZE    | out |    3|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWBURST   | out |    2|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWLOCK    | out |    2|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWCACHE   | out |    4|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWPROT    | out |    3|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWQOS     | out |    4|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWREGION  | out |    4|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_AWUSER    | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_WVALID    | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_WREADY    |  in |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_WDATA     | out |   64|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_WSTRB     | out |    8|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_WLAST     | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_WID       | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_WUSER     | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARVALID   | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARREADY   |  in |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARADDR    | out |   32|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARID      | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARLEN     | out |    8|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARSIZE    | out |    3|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARBURST   | out |    2|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARLOCK    | out |    2|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARCACHE   | out |    4|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARPROT    | out |    3|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARQOS     | out |    4|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARREGION  | out |    4|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_ARUSER    | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_RVALID    |  in |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_RREADY    | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_RDATA     |  in |   64|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_RLAST     |  in |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_RID       |  in |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_RUSER     |  in |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_RRESP     |  in |    2|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_BVALID    |  in |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_BREADY    | out |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_BRESP     |  in |    2|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_BID       |  in |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ax_BUSER     |  in |    1|    m_axi   |   result_ax  |    pointer   |
|m_axi_result_ay_AWVALID   | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWREADY   |  in |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWADDR    | out |   32|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWID      | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWLEN     | out |    8|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWSIZE    | out |    3|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWBURST   | out |    2|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWLOCK    | out |    2|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWCACHE   | out |    4|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWPROT    | out |    3|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWQOS     | out |    4|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWREGION  | out |    4|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_AWUSER    | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_WVALID    | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_WREADY    |  in |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_WDATA     | out |   64|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_WSTRB     | out |    8|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_WLAST     | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_WID       | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_WUSER     | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARVALID   | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARREADY   |  in |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARADDR    | out |   32|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARID      | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARLEN     | out |    8|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARSIZE    | out |    3|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARBURST   | out |    2|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARLOCK    | out |    2|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARCACHE   | out |    4|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARPROT    | out |    3|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARQOS     | out |    4|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARREGION  | out |    4|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_ARUSER    | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_RVALID    |  in |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_RREADY    | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_RDATA     |  in |   64|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_RLAST     |  in |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_RID       |  in |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_RUSER     |  in |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_RRESP     |  in |    2|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_BVALID    |  in |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_BREADY    | out |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_BRESP     |  in |    2|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_BID       |  in |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_ay_BUSER     |  in |    1|    m_axi   |   result_ay  |    pointer   |
|m_axi_result_az_AWVALID   | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWREADY   |  in |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWADDR    | out |   32|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWID      | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWLEN     | out |    8|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWSIZE    | out |    3|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWBURST   | out |    2|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWLOCK    | out |    2|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWCACHE   | out |    4|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWPROT    | out |    3|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWQOS     | out |    4|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWREGION  | out |    4|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_AWUSER    | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_WVALID    | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_WREADY    |  in |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_WDATA     | out |   64|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_WSTRB     | out |    8|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_WLAST     | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_WID       | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_WUSER     | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARVALID   | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARREADY   |  in |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARADDR    | out |   32|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARID      | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARLEN     | out |    8|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARSIZE    | out |    3|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARBURST   | out |    2|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARLOCK    | out |    2|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARCACHE   | out |    4|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARPROT    | out |    3|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARQOS     | out |    4|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARREGION  | out |    4|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_ARUSER    | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_RVALID    |  in |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_RREADY    | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_RDATA     |  in |   64|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_RLAST     |  in |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_RID       |  in |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_RUSER     |  in |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_RRESP     |  in |    2|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_BVALID    |  in |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_BREADY    | out |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_BRESP     |  in |    2|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_BID       |  in |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_az_BUSER     |  in |    1|    m_axi   |   result_az  |    pointer   |
|m_axi_result_m_AWVALID    | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWREADY    |  in |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWADDR     | out |   32|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWID       | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWLEN      | out |    8|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWSIZE     | out |    3|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWBURST    | out |    2|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWLOCK     | out |    2|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWCACHE    | out |    4|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWPROT     | out |    3|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWQOS      | out |    4|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWREGION   | out |    4|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_AWUSER     | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_WVALID     | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_WREADY     |  in |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_WDATA      | out |   64|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_WSTRB      | out |    8|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_WLAST      | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_WID        | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_WUSER      | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARVALID    | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARREADY    |  in |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARADDR     | out |   32|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARID       | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARLEN      | out |    8|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARSIZE     | out |    3|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARBURST    | out |    2|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARLOCK     | out |    2|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARCACHE    | out |    4|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARPROT     | out |    3|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARQOS      | out |    4|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARREGION   | out |    4|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_ARUSER     | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_RVALID     |  in |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_RREADY     | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_RDATA      |  in |   64|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_RLAST      |  in |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_RID        |  in |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_RUSER      |  in |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_RRESP      |  in |    2|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_BVALID     |  in |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_BREADY     | out |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_BRESP      |  in |    2|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_BID        |  in |    1|    m_axi   |   result_m   |    pointer   |
|m_axi_result_m_BUSER      |  in |    1|    m_axi   |   result_m   |    pointer   |
+--------------------------+-----+-----+------------+--------------+--------------+

