

================================================================
== Vivado HLS Report for 'MaxPooling2_layer'
================================================================
* Date:           Thu Feb 22 01:24:18 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        minst
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  15.00|     8.723|        1.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1171|  1171|  1171|  1171|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                   |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1                           |  1170|  1170|       234|          -|          -|     5|    no    |
        | + Loop 1.1                        |   232|   232|        58|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1                    |    56|    56|        14|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1                |    12|    12|         6|          -|          -|     2|    no    |
        |    ++++ MaxPooling2_layer_label3  |     4|     4|         2|          -|          -|     2|    no    |
        +-----------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    114|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     34|
|Register         |        -|      -|     113|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     179|    387|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +---------------------------+----------------------+---------+-------+----+-----+
    |run_fcmp_32ns_32ndEe_U131  |run_fcmp_32ns_32ndEe  |        0|      0|  66|  239|
    +---------------------------+----------------------+---------+-------+----+-----+
    |Total                      |                      |        0|      0|  66|  239|
    +---------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |channels_1_fu_167_p2  |     +    |      0|  0|   4|           3|           1|
    |column_1_fu_226_p2    |     +    |      0|  0|   4|           3|           1|
    |i_1_fu_248_p2         |     +    |      0|  0|   3|           2|           1|
    |j_1_fu_292_p2         |     +    |      0|  0|   3|           2|           1|
    |row_1_fu_191_p2       |     +    |      0|  0|   4|           3|           1|
    |tmp_3_fu_272_p2       |     +    |      0|  0|   8|           8|           8|
    |tmp_4_fu_254_p2       |     +    |      0|  0|   4|           3|           3|
    |tmp_6_fu_298_p2       |     +    |      0|  0|   4|           3|           3|
    |tmp_s_fu_207_p2       |     +    |      0|  0|   6|           6|           6|
    |exitcond1_fu_242_p2   |   icmp   |      0|  0|   2|           2|           3|
    |exitcond2_fu_220_p2   |   icmp   |      0|  0|   2|           3|           4|
    |exitcond3_fu_185_p2   |   icmp   |      0|  0|   2|           3|           4|
    |exitcond4_fu_161_p2   |   icmp   |      0|  0|   2|           3|           3|
    |exitcond_fu_286_p2    |   icmp   |      0|  0|   2|           2|           3|
    |maxn_2_fu_317_p3      |  select  |      0|  0|  32|           1|          32|
    |pool2_output_d0       |  select  |      0|  0|  32|           1|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 114|          48|         106|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   4|          8|    1|          8|
    |channels_reg_72    |   3|          2|    3|          6|
    |column_1_1_reg_95  |   3|          2|    3|          6|
    |grp_fu_153_opcode  |   3|          3|    5|         15|
    |grp_fu_153_p0      |   3|          3|   32|         96|
    |grp_fu_153_p1      |   3|          3|   32|         96|
    |i_reg_107          |   3|          2|    2|          4|
    |j_reg_130          |   3|          2|    2|          4|
    |maxn_1_reg_141     |   3|          2|   32|         64|
    |maxn_reg_118       |   3|          2|   32|         64|
    |row_1_1_reg_84     |   3|          2|    3|          6|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  34|         31|  147|        369|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   7|   0|    7|          0|
    |channels_1_reg_328   |   3|   0|    3|          0|
    |channels_reg_72      |   3|   0|    3|          0|
    |column_1_1_reg_95    |   3|   0|    3|          0|
    |column_1_reg_359     |   3|   0|    3|          0|
    |i_1_reg_372          |   2|   0|    2|          0|
    |i_reg_107            |   2|   0|    2|          0|
    |j_1_reg_385          |   2|   0|    2|          0|
    |j_reg_130            |   2|   0|    2|          0|
    |maxn_1_reg_141       |  32|   0|   32|          0|
    |maxn_reg_118         |  32|   0|   32|          0|
    |row_1_1_reg_84       |   3|   0|    3|          0|
    |row_1_reg_341        |   3|   0|    3|          0|
    |tmp_12_cast_reg_333  |   3|   0|    6|          3|
    |tmp_16_cast_reg_351  |   6|   0|    8|          2|
    |tmp_4_reg_377        |   3|   0|    3|          0|
    |tmp_7_reg_346        |   2|   0|    3|          1|
    |tmp_8_reg_364        |   2|   0|    3|          1|
    +---------------------+----+----+-----+-----------+
    |Total                | 113|   0|  120|          7|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | MaxPooling2_layer | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | MaxPooling2_layer | return value |
|ap_start               |  in |    1| ap_ctrl_hs | MaxPooling2_layer | return value |
|ap_done                | out |    1| ap_ctrl_hs | MaxPooling2_layer | return value |
|ap_idle                | out |    1| ap_ctrl_hs | MaxPooling2_layer | return value |
|ap_ready               | out |    1| ap_ctrl_hs | MaxPooling2_layer | return value |
|conv2_output_address0  | out |    9|  ap_memory |    conv2_output   |     array    |
|conv2_output_ce0       | out |    1|  ap_memory |    conv2_output   |     array    |
|conv2_output_q0        |  in |   32|  ap_memory |    conv2_output   |     array    |
|pool2_output_address0  | out |    7|  ap_memory |    pool2_output   |     array    |
|pool2_output_ce0       | out |    1|  ap_memory |    pool2_output   |     array    |
|pool2_output_we0       | out |    1|  ap_memory |    pool2_output   |     array    |
|pool2_output_d0        | out |   32|  ap_memory |    pool2_output   |     array    |
+-----------------------+-----+-----+------------+-------------------+--------------+

