booting

fetch instr @ 0x80000000 (10000000000000000000000000000000)
MMU[0x80000000] :  0x00000000
Mem[0x00000000] :  0x3c028000 (00111100000000101000000000000000)
001111 | 00000 | 00010 | 1000000000000000
LUI      rs: 0   rt: 2   imm:0x8000
R[ 2] <= 0x80000000 (10000000000000000000000000000000)

fetch instr @ 0x80000004 (10000000000000000000000000000100)
MMU[0x80000004] :  0x00000004
Mem[0x00000004] :  0x8c420020 (10001100010000100000000000100000)
100011 | 00010 | 00010 | 0000000000100000
LW       rs: 2   rt: 2   imm:0x0020
R[ 2] :  0x80000000 (10000000000000000000000000000000)
alu_a <= 0x80000000 (10000000000000000000000000000000)
alu_b <= 0x00000020 (00000000000000000000000000100000)
alu_r :  0x80000020 (10000000000000000000000000100000)
MMU[0x80000020] :  0x00000020
Mem[0x00000020] :  0x0000007b (00000000000000000000000001111011)
R[ 2] <= 0x0000007b (00000000000000000000000001111011)

fetch instr @ 0x80000008 (10000000000000000000000000001000)
MMU[0x80000008] :  0x00000008
Mem[0x00000008] :  0x244301c8 (00100100010000110000000111001000)
001001 | 00010 | 00011 | 0000000111001000
ADDIU    rs: 2   rt: 3   imm:0x01c8
R[ 2] :  0x0000007b (00000000000000000000000001111011)
alu_a <= 0x0000007b (00000000000000000000000001111011)
alu_b <= 0x000001c8 (00000000000000000000000111001000)
alu_r :  0x00000243 (00000000000000000000001001000011)
R[ 3] <= 0x00000243 (00000000000000000000001001000011)

fetch instr @ 0x8000000c (10000000000000000000000000001100)
MMU[0x8000000c] :  0x0000000c
Mem[0x0000000c] :  0x3c018000 (00111100000000011000000000000000)
001111 | 00000 | 00001 | 1000000000000000
LUI      rs: 0   rt: 1   imm:0x8000
R[ 1] <= 0x80000000 (10000000000000000000000000000000)

fetch instr @ 0x80000010 (10000000000000000000000000010000)
MMU[0x80000010] :  0x00000010
Mem[0x00000010] :  0xac230024 (10101100001000110000000000100100)
101011 | 00001 | 00011 | 0000000000100100
SW       rs: 1   rt: 3   imm:0x0024
R[ 1] :  0x80000000 (10000000000000000000000000000000)
R[ 3] :  0x00000243 (00000000000000000000001001000011)
alu_a <= 0x80000000 (10000000000000000000000000000000)
alu_b <= 0x00000024 (00000000000000000000000000100100)
alu_r :  0x80000024 (10000000000000000000000000100100)
MMU[0x80000024] :  0x00000024
Mem[0x00000024] <= 0x00000243 (00000000000000000000001001000011)

fetch instr @ 0x80000014 (10000000000000000000000000010100)
MMU[0x80000014] :  0x00000014
Mem[0x00000014] :  0x3c048000 (00111100000001001000000000000000)
001111 | 00000 | 00100 | 1000000000000000
LUI      rs: 0   rt: 4   imm:0x8000
R[ 4] <= 0x80000000 (10000000000000000000000000000000)

fetch instr @ 0x80000018 (10000000000000000000000000011000)
MMU[0x80000018] :  0x00000018
Mem[0x00000018] :  0x8c840024 (10001100100001000000000000100100)
100011 | 00100 | 00100 | 0000000000100100
LW       rs: 4   rt: 4   imm:0x0024
R[ 4] :  0x80000000 (10000000000000000000000000000000)
alu_a <= 0x80000000 (10000000000000000000000000000000)
alu_b <= 0x00000024 (00000000000000000000000000100100)
alu_r :  0x80000024 (10000000000000000000000000100100)
MMU[0x80000024] :  0x00000024
Mem[0x00000024] :  0x00000243 (00000000000000000000001001000011)
R[ 4] <= 0x00000243 (00000000000000000000001001000011)

fetch instr @ 0x8000001c (10000000000000000000000000011100)
MMU[0x8000001c] :  0x0000001c
Mem[0x0000001c] :  0x0000000d (00000000000000000000000000001101)
000000 | 00000 | 00000 | 00000 | 00000 | 001101
SPECIAL  rs: 0   rt: 0   rd: 0   sa: 0   BREAK  
halt
