{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649178971110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649178971114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  5 20:16:10 2022 " "Processing started: Tue Apr  5 20:16:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649178971114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649178971114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map AUEB_PROCESSOR -c AUEB_PROCESSOR --generate_functional_sim_netlist " "Command: quartus_map AUEB_PROCESSOR -c AUEB_PROCESSOR --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649178971116 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1649178971429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/SUB_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/SUB_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB_16bit-Sub16BitLogic " "Found design unit 1: SUB_16bit-Sub16BitLogic" {  } { { "ALU/SUB_16bit.vhd" "" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/SUB_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649178972162 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB_16bit " "Found entity 1: SUB_16bit" {  } { { "ALU/SUB_16bit.vhd" "" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/SUB_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649178972162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649178972162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/SUB_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/SUB_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB_1bit-Sub1BitLogic " "Found design unit 1: SUB_1bit-Sub1BitLogic" {  } { { "ALU/SUB_1bit.vhd" "" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/SUB_1bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649178972166 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB_1bit " "Found entity 1: SUB_1bit" {  } { { "ALU/SUB_1bit.vhd" "" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/SUB_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649178972166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649178972166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/OR_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/OR_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_gate-OrGateLogic " "Found design unit 1: OR_gate-OrGateLogic" {  } { { "ALU/OR_gate.vhd" "" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/OR_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649178972168 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_gate " "Found entity 1: OR_gate" {  } { { "ALU/OR_gate.vhd" "" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/OR_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649178972168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649178972168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/NOT_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/NOT_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_gate-NotGateLogic " "Found design unit 1: NOT_gate-NotGateLogic" {  } { { "ALU/NOT_gate.vhd" "" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/NOT_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649178972171 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_gate " "Found entity 1: NOT_gate" {  } { { "ALU/NOT_gate.vhd" "" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/NOT_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649178972171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649178972171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/FULL_ADDER_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/FULL_ADDER_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER_16bit-FullAdder16BitLogic " "Found design unit 1: FULL_ADDER_16bit-FullAdder16BitLogic" {  } { { "ALU/FULL_ADDER_16bit.vhd" "" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/FULL_ADDER_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649178972173 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_16bit " "Found entity 1: FULL_ADDER_16bit" {  } { { "ALU/FULL_ADDER_16bit.vhd" "" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/FULL_ADDER_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649178972173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649178972173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/FULL_ADDER_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/FULL_ADDER_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER_1bit-FullAdder1BitLogic " "Found design unit 1: FULL_ADDER_1bit-FullAdder1BitLogic" {  } { { "ALU/FULL_ADDER_1bit.vhd" "" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/FULL_ADDER_1bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649178972175 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_1bit " "Found entity 1: FULL_ADDER_1bit" {  } { { "ALU/FULL_ADDER_1bit.vhd" "" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/FULL_ADDER_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649178972175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649178972175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/AND_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/AND_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_gate-AndGateLogic " "Found design unit 1: AND_gate-AndGateLogic" {  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/AND_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649178972177 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_gate " "Found entity 1: AND_gate" {  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/AND_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649178972177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649178972177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALU_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/ALU_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_16bit-ALULogic " "Found design unit 1: ALU_16bit-ALULogic" {  } { { "ALU/ALU_16bit.vhd" "" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/ALU_16bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649178972179 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_16bit " "Found entity 1: ALU_16bit" {  } { { "ALU/ALU_16bit.vhd" "" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/ALU_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649178972179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649178972179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/XOR_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/XOR_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_gate-XorGateLogic " "Found design unit 1: XOR_gate-XorGateLogic" {  } { { "ALU/XOR_gate.vhd" "" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/XOR_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649178972181 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_gate " "Found entity 1: XOR_gate" {  } { { "ALU/XOR_gate.vhd" "" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/XOR_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649178972181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649178972181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AUEB_PROCESSOR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AUEB_PROCESSOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AUEB_PROCESSOR-ProcessorLogic " "Found design unit 1: AUEB_PROCESSOR-ProcessorLogic" {  } { { "AUEB_PROCESSOR.vhd" "" { Text "/home/niemand/altera/AUEB_PROCESSOR/AUEB_PROCESSOR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649178972183 ""} { "Info" "ISGN_ENTITY_NAME" "1 AUEB_PROCESSOR " "Found entity 1: AUEB_PROCESSOR" {  } { { "AUEB_PROCESSOR.vhd" "" { Text "/home/niemand/altera/AUEB_PROCESSOR/AUEB_PROCESSOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649178972183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649178972183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/GEQ_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/GEQ_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GEQ_16bit-Geq16BitLogic " "Found design unit 1: GEQ_16bit-Geq16BitLogic" {  } { { "ALU/GEQ_16bit.vhd" "" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/GEQ_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649178972186 ""} { "Info" "ISGN_ENTITY_NAME" "1 GEQ_16bit " "Found entity 1: GEQ_16bit" {  } { { "ALU/GEQ_16bit.vhd" "" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/GEQ_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649178972186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649178972186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GEQ_16bit " "Elaborating entity \"GEQ_16bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1649178972288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_gate NOT_gate:\\in_loop:15:GEQ0 " "Elaborating entity \"NOT_gate\" for hierarchy \"NOT_gate:\\in_loop:15:GEQ0\"" {  } { { "ALU/GEQ_16bit.vhd" "\\in_loop:15:GEQ0" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/GEQ_16bit.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649178972340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_gate AND_gate:\\in_loop:15:GEQ1 " "Elaborating entity \"AND_gate\" for hierarchy \"AND_gate:\\in_loop:15:GEQ1\"" {  } { { "ALU/GEQ_16bit.vhd" "\\in_loop:15:GEQ1" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/GEQ_16bit.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649178972347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_gate XOR_gate:\\in_loop:15:GEQ2 " "Elaborating entity \"XOR_gate\" for hierarchy \"XOR_gate:\\in_loop:15:GEQ2\"" {  } { { "ALU/GEQ_16bit.vhd" "\\in_loop:15:GEQ2" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/GEQ_16bit.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649178972351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_gate OR_gate:GEQ4 " "Elaborating entity \"OR_gate\" for hierarchy \"OR_gate:GEQ4\"" {  } { { "ALU/GEQ_16bit.vhd" "GEQ4" { Text "/home/niemand/altera/AUEB_PROCESSOR/ALU/GEQ_16bit.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649178972416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "912 " "Peak virtual memory: 912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649178972671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  5 20:16:12 2022 " "Processing ended: Tue Apr  5 20:16:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649178972671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649178972671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649178972671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649178972671 ""}
