Timing Violation Report Max Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Fri Jan 21 21:20:09 2022


Design: DRM2_top
Family: IGLOO2
Die: M2GL090T
Package: 676 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: BEST, TYPICAL, WORST


Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.467
  Slack (ns):             -3.534
  Arrival (ns):            4.760
  Required (ns):           1.226
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.479
  Slack (ns):             -3.524
  Arrival (ns):            4.760
  Required (ns):           1.236
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.472
  Slack (ns):             -3.516
  Arrival (ns):            4.753
  Required (ns):           1.237
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/endpck:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
  Delay (ns):              1.793
  Slack (ns):             -2.287
  Arrival (ns):            7.205
  Required (ns):           4.918
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.472
  Slack (ns):             -1.989
  Arrival (ns):            6.895
  Required (ns):           4.906
  Operating Conditions:    WORST

Path 6
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.472
  Slack (ns):             -1.988
  Arrival (ns):            6.895
  Required (ns):           4.907
  Operating Conditions:    WORST

Path 7
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.082
  Slack (ns):             -1.661
  Arrival (ns):            6.567
  Required (ns):           4.906
  Operating Conditions:    WORST

Path 8
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.082
  Slack (ns):             -1.660
  Arrival (ns):            6.567
  Required (ns):           4.907
  Operating Conditions:    WORST

Path 9
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.838
  Slack (ns):             -1.236
  Arrival (ns):            6.242
  Required (ns):           5.006
  Operating Conditions:    WORST

Path 10
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/CERR:D
  Delay (ns):              4.034
  Slack (ns):             -1.236
  Arrival (ns):            9.459
  Required (ns):           8.223
  Operating Conditions:    WORST

Path 11
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/CERR:D
  Delay (ns):              4.028
  Slack (ns):             -1.190
  Arrival (ns):            9.413
  Required (ns):           8.223
  Operating Conditions:    WORST

Path 12
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.599
  Slack (ns):             -1.072
  Arrival (ns):            6.072
  Required (ns):           5.000
  Operating Conditions:    WORST

Path 13
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/CERR:D
  Delay (ns):              3.866
  Slack (ns):             -1.059
  Arrival (ns):            9.282
  Required (ns):           8.223
  Operating Conditions:    WORST

Path 14
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.476
  Slack (ns):             -0.965
  Arrival (ns):            5.959
  Required (ns):           4.994
  Operating Conditions:    WORST

Path 15
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.467
  Slack (ns):             -0.947
  Arrival (ns):            5.950
  Required (ns):           5.003
  Operating Conditions:    WORST

Path 16
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.476
  Slack (ns):             -0.945
  Arrival (ns):            5.949
  Required (ns):           5.004
  Operating Conditions:    WORST

Path 17
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.464
  Slack (ns):             -0.931
  Arrival (ns):            5.939
  Required (ns):           5.008
  Operating Conditions:    WORST

Path 18
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.476
  Slack (ns):             -0.896
  Arrival (ns):            5.896
  Required (ns):           5.000
  Operating Conditions:    WORST

Path 19
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.482
  Slack (ns):             -0.890
  Arrival (ns):            5.890
  Required (ns):           5.000
  Operating Conditions:    WORST

Path 20
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.467
  Slack (ns):             -0.887
  Arrival (ns):            5.887
  Required (ns):           5.000
  Operating Conditions:    WORST

Path 21
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.464
  Slack (ns):             -0.884
  Arrival (ns):            5.884
  Required (ns):           5.000
  Operating Conditions:    WORST

Path 22
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/CERR:D
  Delay (ns):              3.605
  Slack (ns):             -0.807
  Arrival (ns):            9.030
  Required (ns):           8.223
  Operating Conditions:    WORST

Path 23
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[32]
  Delay (ns):              1.081
  Slack (ns):             -0.724
  Arrival (ns):            6.573
  Required (ns):           5.849
  Operating Conditions:    WORST

Path 24
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[3]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[35]
  Delay (ns):              1.108
  Slack (ns):             -0.695
  Arrival (ns):            6.617
  Required (ns):           5.922
  Operating Conditions:    WORST

Path 25
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[6]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[38]
  Delay (ns):              1.019
  Slack (ns):             -0.628
  Arrival (ns):            6.528
  Required (ns):           5.900
  Operating Conditions:    WORST

Path 26
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[7]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[39]
  Delay (ns):              1.094
  Slack (ns):             -0.586
  Arrival (ns):            6.603
  Required (ns):           6.017
  Operating Conditions:    WORST

Path 27
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[9]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[41]
  Delay (ns):              1.110
  Slack (ns):             -0.580
  Arrival (ns):            6.610
  Required (ns):           6.030
  Operating Conditions:    WORST

Path 28
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[8]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[40]
  Delay (ns):              1.122
  Slack (ns):             -0.523
  Arrival (ns):            6.622
  Required (ns):           6.099
  Operating Conditions:    WORST

Path 29
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[2]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[34]
  Delay (ns):              0.927
  Slack (ns):             -0.501
  Arrival (ns):            6.410
  Required (ns):           5.909
  Operating Conditions:    WORST

Path 30
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[1]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[33]
  Delay (ns):              0.936
  Slack (ns):             -0.482
  Arrival (ns):            6.419
  Required (ns):           5.937
  Operating Conditions:    WORST

Path 31
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[5]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[37]
  Delay (ns):              0.935
  Slack (ns):             -0.454
  Arrival (ns):            6.428
  Required (ns):           5.974
  Operating Conditions:    WORST

Path 32
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[4]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[36]
  Delay (ns):              0.836
  Slack (ns):             -0.362
  Arrival (ns):            6.328
  Required (ns):           5.966
  Operating Conditions:    WORST

Path 33
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/CERR:D
  Delay (ns):              3.129
  Slack (ns):             -0.301
  Arrival (ns):            8.524
  Required (ns):           8.223
  Operating Conditions:    WORST

Path 34
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/K:D
  Delay (ns):              2.902
  Slack (ns):             -0.111
  Arrival (ns):            8.327
  Required (ns):           8.216
  Operating Conditions:    WORST

Path 35
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/K:D
  Delay (ns):              2.866
  Slack (ns):             -0.066
  Arrival (ns):            8.282
  Required (ns):           8.216
  Operating Conditions:    WORST

Path 36
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/CERR:D
  Delay (ns):              2.820
  Slack (ns):              0.015
  Arrival (ns):            8.208
  Required (ns):           8.223
  Operating Conditions:    WORST

Path 37
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/K:D
  Delay (ns):              2.704
  Slack (ns):              0.117
  Arrival (ns):            8.099
  Required (ns):           8.216
  Operating Conditions:    WORST

Path 38
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[1]:ALn
  Delay (ns):              2.582
  Slack (ns):              0.119
  Arrival (ns):            7.996
  Required (ns):           8.115
  Operating Conditions:    WORST

Path 39
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
  Delay (ns):              1.163
  Slack (ns):              0.174
  Arrival (ns):            6.114
  Required (ns):           6.288
  Operating Conditions:    WORST

Path 40
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/K:D
  Delay (ns):              2.604
  Slack (ns):              0.187
  Arrival (ns):            8.029
  Required (ns):           8.216
  Operating Conditions:    WORST

Path 41
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[1]
  Delay (ns):              1.139
  Slack (ns):              0.210
  Arrival (ns):            6.090
  Required (ns):           6.300
  Operating Conditions:    WORST

Path 42
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[0]
  Delay (ns):              1.134
  Slack (ns):              0.226
  Arrival (ns):            6.085
  Required (ns):           6.311
  Operating Conditions:    WORST

Path 43
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[7]
  Delay (ns):              1.163
  Slack (ns):              0.233
  Arrival (ns):            6.114
  Required (ns):           6.347
  Operating Conditions:    WORST

Path 44
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/K:D
  Delay (ns):              2.586
  Slack (ns):              0.242
  Arrival (ns):            7.974
  Required (ns):           8.216
  Operating Conditions:    WORST

Path 45
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA_5B_0_dreg[1]:D
  Delay (ns):              2.542
  Slack (ns):              0.295
  Arrival (ns):            7.926
  Required (ns):           8.221
  Operating Conditions:    WORST

Path 46
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA_5B_0_dreg[1]:D
  Delay (ns):              2.434
  Slack (ns):              0.360
  Arrival (ns):            7.861
  Required (ns):           8.221
  Operating Conditions:    WORST

Path 47
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA_5B_0_dreg[1]:D
  Delay (ns):              2.363
  Slack (ns):              0.463
  Arrival (ns):            7.758
  Required (ns):           8.221
  Operating Conditions:    WORST

Path 48
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/K:D
  Delay (ns):              2.315
  Slack (ns):              0.473
  Arrival (ns):            7.743
  Required (ns):           8.216
  Operating Conditions:    WORST

Path 49
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/K:ALn
  Delay (ns):              2.194
  Slack (ns):              0.509
  Arrival (ns):            7.608
  Required (ns):           8.117
  Operating Conditions:    WORST

Path 50
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/CERR:ALn
  Delay (ns):              2.194
  Slack (ns):              0.516
  Arrival (ns):            7.608
  Required (ns):           8.124
  Operating Conditions:    WORST

Path 51
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/K:D
  Delay (ns):              2.245
  Slack (ns):              0.544
  Arrival (ns):            7.672
  Required (ns):           8.216
  Operating Conditions:    WORST

Path 52
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/K:D
  Delay (ns):              2.217
  Slack (ns):              0.614
  Arrival (ns):            7.602
  Required (ns):           8.216
  Operating Conditions:    WORST

Path 53
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/CERR:D
  Delay (ns):              2.133
  Slack (ns):              0.662
  Arrival (ns):            7.561
  Required (ns):           8.223
  Operating Conditions:    WORST

Path 54
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA_5B_0_dreg[1]:D
  Delay (ns):              2.089
  Slack (ns):              0.704
  Arrival (ns):            7.517
  Required (ns):           8.221
  Operating Conditions:    WORST

Path 55
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/CERR:D
  Delay (ns):              1.933
  Slack (ns):              0.863
  Arrival (ns):            7.360
  Required (ns):           8.223
  Operating Conditions:    WORST

Path 56
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/K:D
  Delay (ns):              1.946
  Slack (ns):              0.886
  Arrival (ns):            7.330
  Required (ns):           8.216
  Operating Conditions:    WORST

Path 57
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA_5B_0_dreg[1]:ALn
  Delay (ns):              1.790
  Slack (ns):              0.918
  Arrival (ns):            7.204
  Required (ns):           8.122
  Operating Conditions:    WORST

Path 58
  From: CAEN_LINK_instance/I_conet_interf/pckw:CLK
  To:   CAEN_LINK_instance/I_conet_interf/inc[0]:D
  Delay (ns):              1.002
  Slack (ns):              0.928
  Arrival (ns):            5.291
  Required (ns):           6.219
  Operating Conditions:    WORST

Path 59
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA_5B_0_dreg[1]:D
  Delay (ns):              1.888
  Slack (ns):              0.953
  Arrival (ns):            7.268
  Required (ns):           8.221
  Operating Conditions:    WORST

Path 60
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/CERR:D
  Delay (ns):              1.766
  Slack (ns):              1.073
  Arrival (ns):            7.150
  Required (ns):           8.223
  Operating Conditions:    WORST

Path 61
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  Delay (ns):              2.364
  Slack (ns):              1.203
  Arrival (ns):            2.364
  Required (ns):           3.567
  Operating Conditions:     BEST

Path 62
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.322
  Slack (ns):              1.262
  Arrival (ns):            3.253
  Required (ns):           4.515
  Operating Conditions:     BEST

Path 63
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.316
  Slack (ns):              1.268
  Arrival (ns):            3.247
  Required (ns):           4.515
  Operating Conditions:     BEST

Path 64
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.323
  Slack (ns):              1.270
  Arrival (ns):            3.246
  Required (ns):           4.516
  Operating Conditions:     BEST

Path 65
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.311
  Slack (ns):              1.279
  Arrival (ns):            3.242
  Required (ns):           4.521
  Operating Conditions:     BEST

Path 66
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.327
  Slack (ns):              1.292
  Arrival (ns):            3.229
  Required (ns):           4.521
  Operating Conditions:     BEST

Path 67
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/K:D
  Delay (ns):              1.493
  Slack (ns):              1.343
  Arrival (ns):            6.873
  Required (ns):           8.216
  Operating Conditions:    WORST

Path 68
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.323
  Slack (ns):              1.345
  Arrival (ns):            3.227
  Required (ns):           4.572
  Operating Conditions:     BEST

Path 69
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/CERR:D
  Delay (ns):              1.491
  Slack (ns):              1.352
  Arrival (ns):            6.871
  Required (ns):           8.223
  Operating Conditions:    WORST

Path 70
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.325
  Slack (ns):              1.355
  Arrival (ns):            3.223
  Required (ns):           4.578
  Operating Conditions:     BEST

Path 71
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA_5B_0_dreg[1]:D
  Delay (ns):              1.434
  Slack (ns):              1.399
  Arrival (ns):            6.822
  Required (ns):           8.221
  Operating Conditions:    WORST

Path 72
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_N[1]
  Delay (ns):              3.268
  Slack (ns):              1.456
  Arrival (ns):            7.044
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 73
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_P[1]
  Delay (ns):              3.266
  Slack (ns):              1.458
  Arrival (ns):            7.042
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 74
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[0]:D
  Delay (ns):              1.896
  Slack (ns):              1.714
  Arrival (ns):            1.896
  Required (ns):           3.610
  Operating Conditions:     BEST

Path 75
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_N[11]
  Delay (ns):              2.971
  Slack (ns):              1.761
  Arrival (ns):            6.739
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 76
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_P[11]
  Delay (ns):              2.969
  Slack (ns):              1.763
  Arrival (ns):            6.737
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 77
  From: din_outbuf_instance.22.DDR_OUT_inst:CLK
  To:   DI_N[22]
  Delay (ns):              2.915
  Slack (ns):              1.811
  Arrival (ns):            6.689
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 78
  From: din_outbuf_instance.22.DDR_OUT_inst:CLK
  To:   DI_P[22]
  Delay (ns):              2.913
  Slack (ns):              1.813
  Arrival (ns):            6.687
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 79
  From: din_outbuf_instance.14.DDR_OUT_inst:CLK
  To:   DI_N[14]
  Delay (ns):              2.848
  Slack (ns):              1.878
  Arrival (ns):            6.622
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 80
  From: din_outbuf_instance.14.DDR_OUT_inst:CLK
  To:   DI_P[14]
  Delay (ns):              2.846
  Slack (ns):              1.880
  Arrival (ns):            6.620
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 81
  From: din_outbuf_instance.3.DDR_OUT_inst:CLK
  To:   DI_N[3]
  Delay (ns):              2.845
  Slack (ns):              1.891
  Arrival (ns):            6.609
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 82
  From: din_outbuf_instance.3.DDR_OUT_inst:CLK
  To:   DI_P[3]
  Delay (ns):              2.843
  Slack (ns):              1.893
  Arrival (ns):            6.607
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 83
  From: din_outbuf_instance.15.DDR_OUT_inst:CLK
  To:   DI_N[15]
  Delay (ns):              2.802
  Slack (ns):              1.929
  Arrival (ns):            6.571
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 84
  From: din_outbuf_instance.15.DDR_OUT_inst:CLK
  To:   DI_P[15]
  Delay (ns):              2.800
  Slack (ns):              1.931
  Arrival (ns):            6.569
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 85
  From: din_outbuf_instance.10.DDR_OUT_inst:CLK
  To:   DI_N[10]
  Delay (ns):              2.787
  Slack (ns):              1.944
  Arrival (ns):            6.556
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 86
  From: din_outbuf_instance.10.DDR_OUT_inst:CLK
  To:   DI_P[10]
  Delay (ns):              2.785
  Slack (ns):              1.946
  Arrival (ns):            6.554
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 87
  From: din_outbuf_instance.30.DDR_OUT_inst:CLK
  To:   DI_N[30]
  Delay (ns):              2.760
  Slack (ns):              1.967
  Arrival (ns):            6.533
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 88
  From: din_outbuf_instance.30.DDR_OUT_inst:CLK
  To:   DI_P[30]
  Delay (ns):              2.758
  Slack (ns):              1.969
  Arrival (ns):            6.531
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 89
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB_ABCDEI_FGHJ[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[1]:D
  Delay (ns):              0.811
  Slack (ns):              1.990
  Arrival (ns):            6.224
  Required (ns):           8.214
  Operating Conditions:    WORST

Path 90
  From: din_outbuf_instance.8.DDR_OUT_inst:CLK
  To:   DI_N[8]
  Delay (ns):              2.725
  Slack (ns):              2.006
  Arrival (ns):            6.494
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 91
  From: din_outbuf_instance.8.DDR_OUT_inst:CLK
  To:   DI_P[8]
  Delay (ns):              2.723
  Slack (ns):              2.008
  Arrival (ns):            6.492
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 92
  From: din_outbuf_instance.23.DDR_OUT_inst:CLK
  To:   DI_N[23]
  Delay (ns):              2.718
  Slack (ns):              2.010
  Arrival (ns):            6.490
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 93
  From: din_outbuf_instance.23.DDR_OUT_inst:CLK
  To:   DI_P[23]
  Delay (ns):              2.716
  Slack (ns):              2.012
  Arrival (ns):            6.488
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 94
  From: din_outbuf_instance.37.DDR_OUT_inst:CLK
  To:   DI_N[37]
  Delay (ns):              2.711
  Slack (ns):              2.021
  Arrival (ns):            6.479
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 95
  From: din_outbuf_instance.37.DDR_OUT_inst:CLK
  To:   DI_P[37]
  Delay (ns):              2.709
  Slack (ns):              2.023
  Arrival (ns):            6.477
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 96
  From: din_outbuf_instance.31.DDR_OUT_inst:CLK
  To:   DI_N[31]
  Delay (ns):              2.678
  Slack (ns):              2.046
  Arrival (ns):            6.454
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 97
  From: din_outbuf_instance.2.DDR_OUT_inst:CLK
  To:   DI_N[2]
  Delay (ns):              2.686
  Slack (ns):              2.047
  Arrival (ns):            6.453
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 98
  From: din_outbuf_instance.31.DDR_OUT_inst:CLK
  To:   DI_P[31]
  Delay (ns):              2.676
  Slack (ns):              2.048
  Arrival (ns):            6.452
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 99
  From: din_outbuf_instance.2.DDR_OUT_inst:CLK
  To:   DI_P[2]
  Delay (ns):              2.684
  Slack (ns):              2.049
  Arrival (ns):            6.451
  Required (ns):           8.500
  Operating Conditions:    WORST

Path 100
  From: din_outbuf_instance.28.DDR_OUT_inst:CLK
  To:   DI_N[28]
  Delay (ns):              2.675
  Slack (ns):              2.057
  Arrival (ns):            6.443
  Required (ns):           8.500
  Operating Conditions:    WORST

