{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 09 18:07:20 2018 " "Info: Processing started: Sun Dec 09 18:07:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off two_digit_adder -c two_digit_adder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off two_digit_adder -c two_digit_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../decimal_4bit_full_adder/decimal_4bit_full_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../decimal_4bit_full_adder/decimal_4bit_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decimal_4bit_full_adder-arch " "Info: Found design unit 1: decimal_4bit_full_adder-arch" {  } { { "../decimal_4bit_full_adder/decimal_4bit_full_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/decimal_4bit_full_adder/decimal_4bit_full_adder.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decimal_4bit_full_adder " "Info: Found entity 1: decimal_4bit_full_adder" {  } { { "../decimal_4bit_full_adder/decimal_4bit_full_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/decimal_4bit_full_adder/decimal_4bit_full_adder.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../full_adder/f_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../full_adder/f_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_adder-arch_f " "Info: Found design unit 1: f_adder-arch_f" {  } { { "../full_adder/f_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/full_adder/f_adder.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 f_adder " "Info: Found entity 1: f_adder" {  } { { "../full_adder/f_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/full_adder/f_adder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../f_adder_4/f_adder_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../f_adder_4/f_adder_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_adder_4-arch_f_4 " "Info: Found design unit 1: f_adder_4-arch_f_4" {  } { { "../f_adder_4/f_adder_4.vhd" "" { Text "F:/study/数字电路/实验/lab2/f_adder_4/f_adder_4.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 f_adder_4 " "Info: Found entity 1: f_adder_4" {  } { { "../f_adder_4/f_adder_4.vhd" "" { Text "F:/study/数字电路/实验/lab2/f_adder_4/f_adder_4.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_digit_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file two_digit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_digit_adder-arch_t_d " "Info: Found design unit 1: two_digit_adder-arch_t_d" {  } { { "two_digit_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/two_digit_adder/two_digit_adder.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 two_digit_adder " "Info: Found entity 1: two_digit_adder" {  } { { "two_digit_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/two_digit_adder/two_digit_adder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "two_digit_adder " "Info: Elaborating entity \"two_digit_adder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "t_d_co two_digit_adder.vhd(15) " "Warning (10541): VHDL Signal Declaration warning at two_digit_adder.vhd(15): used implicit default value for signal \"t_d_co\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "two_digit_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/two_digit_adder/two_digit_adder.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_4bit_full_adder decimal_4bit_full_adder:u1 " "Info: Elaborating entity \"decimal_4bit_full_adder\" for hierarchy \"decimal_4bit_full_adder:u1\"" {  } { { "two_digit_adder.vhd" "u1" { Text "F:/study/数字电路/实验/lab2/two_digit_adder/two_digit_adder.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_adder decimal_4bit_full_adder:u1\|f_adder:u0 " "Info: Elaborating entity \"f_adder\" for hierarchy \"decimal_4bit_full_adder:u1\|f_adder:u0\"" {  } { { "../decimal_4bit_full_adder/decimal_4bit_full_adder.vhd" "u0" { Text "F:/study/数字电路/实验/lab2/decimal_4bit_full_adder/decimal_4bit_full_adder.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_adder_4 decimal_4bit_full_adder:u1\|f_adder_4:u5 " "Info: Elaborating entity \"f_adder_4\" for hierarchy \"decimal_4bit_full_adder:u1\|f_adder_4:u5\"" {  } { { "../decimal_4bit_full_adder/decimal_4bit_full_adder.vhd" "u5" { Text "F:/study/数字电路/实验/lab2/decimal_4bit_full_adder/decimal_4bit_full_adder.vhd" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "t_d_co GND " "Warning (13410): Pin \"t_d_co\" is stuck at GND" {  } { { "two_digit_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/two_digit_adder/two_digit_adder.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Info: Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Info: Implemented 26 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 09 18:07:21 2018 " "Info: Processing ended: Sun Dec 09 18:07:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
