// Seed: 2357713922
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial $display(1);
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input wand id_2,
    output tri0 id_3,
    input supply1 id_4,
    input supply1 id_5
    , id_23, id_24,
    output supply1 id_6,
    output uwire id_7,
    output wand id_8,
    input supply1 id_9,
    input wire id_10,
    output wire id_11,
    output wand id_12,
    input supply0 id_13,
    output wire id_14,
    output supply1 id_15,
    output supply0 id_16,
    input tri id_17,
    input tri id_18,
    output uwire id_19,
    input wire id_20,
    output wor id_21
);
  wire id_25 = 1;
  xor (id_8, id_13, id_9, id_17, id_25, id_0, id_20, id_4, id_26, id_23, id_24, id_2, id_10);
  wire id_26;
  always @(posedge 1'b0 or posedge 1) $display;
  initial id_3 = 1 == id_4;
  module_0(
      id_23, id_23, id_26, id_25, id_23, id_25, id_25, id_23, id_26, id_23, id_25, id_25
  );
endmodule
