
_FW_FlightController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b90  08000238  08000238  00010238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08001dc8  08001dc8  00011dc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001e18  08001e18  00011e18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001e1c  08001e1c  00011e1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000009  20000000  08001e20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  2000000c  08001e29  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  2000002c  08001e29  0002002c  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  00020009  2**0
                  CONTENTS, READONLY
  9 .comment      00000043  00000000  00000000  0002003f  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000598b  00000000  00000000  00020082  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00000e62  00000000  00000000  00025a0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000610  00000000  00000000  00026870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000474  00000000  00000000  00026e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0002ec9d  00000000  00000000  000272f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000064a9  00000000  00000000  00055f91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001266ab  00000000  00000000  0005c43a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_frame  000016ec  00000000  00000000  00182ae8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000009b  00000000  00000000  001841d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	; (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	; (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	; (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	2000000c 	.word	0x2000000c
 8000254:	00000000 	.word	0x00000000
 8000258:	08001db0 	.word	0x08001db0

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	; (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	; (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	; (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000010 	.word	0x20000010
 8000274:	08001db0 	.word	0x08001db0

08000278 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800027c:	f000 f908 	bl	8000490 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000280:	f000 f801 	bl	8000286 <SystemClock_Config>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000284:	e7fe      	b.n	8000284 <main+0xc>

08000286 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000286:	b580      	push	{r7, lr}
 8000288:	b09e      	sub	sp, #120	; 0x78
 800028a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800028c:	f107 0318 	add.w	r3, r7, #24
 8000290:	2260      	movs	r2, #96	; 0x60
 8000292:	2100      	movs	r1, #0
 8000294:	4618      	mov	r0, r3
 8000296:	f001 fd5f 	bl	8001d58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800029a:	463b      	mov	r3, r7
 800029c:	2200      	movs	r2, #0
 800029e:	601a      	str	r2, [r3, #0]
 80002a0:	605a      	str	r2, [r3, #4]
 80002a2:	609a      	str	r2, [r3, #8]
 80002a4:	60da      	str	r2, [r3, #12]
 80002a6:	611a      	str	r2, [r3, #16]
 80002a8:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80002aa:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 80002ae:	f000 fa57 	bl	8000760 <HAL_PWREx_ControlVoltageScaling>
 80002b2:	4603      	mov	r3, r0
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d001      	beq.n	80002bc <SystemClock_Config+0x36>
  {
    Error_Handler();
 80002b8:	f000 f83f 	bl	800033a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002bc:	2302      	movs	r3, #2
 80002be:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80002c4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002c6:	2310      	movs	r3, #16
 80002c8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002ca:	2302      	movs	r3, #2
 80002cc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002ce:	2302      	movs	r3, #2
 80002d0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 80002d2:	2300      	movs	r3, #0
 80002d4:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80002d6:	2304      	movs	r3, #4
 80002d8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 80;
 80002da:	2350      	movs	r3, #80	; 0x50
 80002dc:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 80002de:	2302      	movs	r3, #2
 80002e0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80002e2:	2302      	movs	r3, #2
 80002e4:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 80002e6:	2302      	movs	r3, #2
 80002e8:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_0;
 80002ea:	2300      	movs	r3, #0
 80002ec:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80002ee:	2300      	movs	r3, #0
 80002f0:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002f2:	f107 0318 	add.w	r3, r7, #24
 80002f6:	4618      	mov	r0, r3
 80002f8:	f000 fabe 	bl	8000878 <HAL_RCC_OscConfig>
 80002fc:	4603      	mov	r3, r0
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d001      	beq.n	8000306 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000302:	f000 f81a 	bl	800033a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000306:	231f      	movs	r3, #31
 8000308:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800030a:	2303      	movs	r3, #3
 800030c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800030e:	2300      	movs	r3, #0
 8000310:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000312:	2300      	movs	r3, #0
 8000314:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000316:	2300      	movs	r3, #0
 8000318:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800031a:	2300      	movs	r3, #0
 800031c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800031e:	463b      	mov	r3, r7
 8000320:	2104      	movs	r1, #4
 8000322:	4618      	mov	r0, r3
 8000324:	f001 f984 	bl	8001630 <HAL_RCC_ClockConfig>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	d001      	beq.n	8000332 <SystemClock_Config+0xac>
  {
    Error_Handler();
 800032e:	f000 f804 	bl	800033a <Error_Handler>
  }
}
 8000332:	bf00      	nop
 8000334:	3778      	adds	r7, #120	; 0x78
 8000336:	46bd      	mov	sp, r7
 8000338:	bd80      	pop	{r7, pc}

0800033a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800033a:	b480      	push	{r7}
 800033c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800033e:	b672      	cpsid	i
}
 8000340:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000342:	e7fe      	b.n	8000342 <Error_Handler+0x8>

08000344 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000344:	b480      	push	{r7}
 8000346:	b083      	sub	sp, #12
 8000348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800034a:	4b0a      	ldr	r3, [pc, #40]	; (8000374 <HAL_MspInit+0x30>)
 800034c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000350:	4a08      	ldr	r2, [pc, #32]	; (8000374 <HAL_MspInit+0x30>)
 8000352:	f043 0304 	orr.w	r3, r3, #4
 8000356:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800035a:	4b06      	ldr	r3, [pc, #24]	; (8000374 <HAL_MspInit+0x30>)
 800035c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000360:	f003 0304 	and.w	r3, r3, #4
 8000364:	607b      	str	r3, [r7, #4]
 8000366:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000368:	bf00      	nop
 800036a:	370c      	adds	r7, #12
 800036c:	46bd      	mov	sp, r7
 800036e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000372:	4770      	bx	lr
 8000374:	46020c00 	.word	0x46020c00

08000378 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000378:	b480      	push	{r7}
 800037a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800037c:	e7fe      	b.n	800037c <NMI_Handler+0x4>

0800037e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800037e:	b480      	push	{r7}
 8000380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000382:	e7fe      	b.n	8000382 <HardFault_Handler+0x4>

08000384 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000384:	b480      	push	{r7}
 8000386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000388:	e7fe      	b.n	8000388 <MemManage_Handler+0x4>

0800038a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800038a:	b480      	push	{r7}
 800038c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800038e:	e7fe      	b.n	800038e <BusFault_Handler+0x4>

08000390 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000394:	e7fe      	b.n	8000394 <UsageFault_Handler+0x4>

08000396 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000396:	b480      	push	{r7}
 8000398:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800039a:	bf00      	nop
 800039c:	46bd      	mov	sp, r7
 800039e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a2:	4770      	bx	lr

080003a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003a8:	bf00      	nop
 80003aa:	46bd      	mov	sp, r7
 80003ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b0:	4770      	bx	lr

080003b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003b2:	b480      	push	{r7}
 80003b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003b6:	bf00      	nop
 80003b8:	46bd      	mov	sp, r7
 80003ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003be:	4770      	bx	lr

080003c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003c4:	f000 f8c8 	bl	8000558 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003c8:	bf00      	nop
 80003ca:	bd80      	pop	{r7, pc}

080003cc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80003d0:	4b18      	ldr	r3, [pc, #96]	; (8000434 <SystemInit+0x68>)
 80003d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80003d6:	4a17      	ldr	r2, [pc, #92]	; (8000434 <SystemInit+0x68>)
 80003d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80003dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80003e0:	4b15      	ldr	r3, [pc, #84]	; (8000438 <SystemInit+0x6c>)
 80003e2:	2201      	movs	r2, #1
 80003e4:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80003e6:	4b14      	ldr	r3, [pc, #80]	; (8000438 <SystemInit+0x6c>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80003ec:	4b12      	ldr	r3, [pc, #72]	; (8000438 <SystemInit+0x6c>)
 80003ee:	2200      	movs	r2, #0
 80003f0:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80003f2:	4b11      	ldr	r3, [pc, #68]	; (8000438 <SystemInit+0x6c>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80003f8:	4b0f      	ldr	r3, [pc, #60]	; (8000438 <SystemInit+0x6c>)
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	4a0e      	ldr	r2, [pc, #56]	; (8000438 <SystemInit+0x6c>)
 80003fe:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000402:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000406:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8000408:	4b0b      	ldr	r3, [pc, #44]	; (8000438 <SystemInit+0x6c>)
 800040a:	2200      	movs	r2, #0
 800040c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800040e:	4b0a      	ldr	r3, [pc, #40]	; (8000438 <SystemInit+0x6c>)
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	4a09      	ldr	r2, [pc, #36]	; (8000438 <SystemInit+0x6c>)
 8000414:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000418:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800041a:	4b07      	ldr	r3, [pc, #28]	; (8000438 <SystemInit+0x6c>)
 800041c:	2200      	movs	r2, #0
 800041e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000420:	4b04      	ldr	r3, [pc, #16]	; (8000434 <SystemInit+0x68>)
 8000422:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000426:	609a      	str	r2, [r3, #8]
  #endif
}
 8000428:	bf00      	nop
 800042a:	46bd      	mov	sp, r7
 800042c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000430:	4770      	bx	lr
 8000432:	bf00      	nop
 8000434:	e000ed00 	.word	0xe000ed00
 8000438:	46020c00 	.word	0x46020c00

0800043c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 800043c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000474 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000440:	f7ff ffc4 	bl	80003cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000444:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000446:	e003      	b.n	8000450 <LoopCopyDataInit>

08000448 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000448:	4b0b      	ldr	r3, [pc, #44]	; (8000478 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800044a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800044c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800044e:	3104      	adds	r1, #4

08000450 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000450:	480a      	ldr	r0, [pc, #40]	; (800047c <LoopForever+0xa>)
	ldr	r3, =_edata
 8000452:	4b0b      	ldr	r3, [pc, #44]	; (8000480 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000454:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000456:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000458:	d3f6      	bcc.n	8000448 <CopyDataInit>
	ldr	r2, =_sbss
 800045a:	4a0a      	ldr	r2, [pc, #40]	; (8000484 <LoopForever+0x12>)
	b	LoopFillZerobss
 800045c:	e002      	b.n	8000464 <LoopFillZerobss>

0800045e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800045e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000460:	f842 3b04 	str.w	r3, [r2], #4

08000464 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000464:	4b08      	ldr	r3, [pc, #32]	; (8000488 <LoopForever+0x16>)
	cmp	r2, r3
 8000466:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000468:	d3f9      	bcc.n	800045e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800046a:	f001 fc7d 	bl	8001d68 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800046e:	f7ff ff03 	bl	8000278 <main>

08000472 <LoopForever>:

LoopForever:
    b LoopForever
 8000472:	e7fe      	b.n	8000472 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000474:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8000478:	08001e20 	.word	0x08001e20
	ldr	r0, =_sdata
 800047c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000480:	20000009 	.word	0x20000009
	ldr	r2, =_sbss
 8000484:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000488:	2000002c 	.word	0x2000002c

0800048c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800048c:	e7fe      	b.n	800048c <ADC1_IRQHandler>
	...

08000490 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000494:	4b11      	ldr	r3, [pc, #68]	; (80004dc <HAL_Init+0x4c>)
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	4a10      	ldr	r2, [pc, #64]	; (80004dc <HAL_Init+0x4c>)
 800049a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800049e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004a0:	2003      	movs	r0, #3
 80004a2:	f000 f92b 	bl	80006fc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80004a6:	f001 fab5 	bl	8001a14 <HAL_RCC_GetSysClockFreq>
 80004aa:	4602      	mov	r2, r0
 80004ac:	4b0c      	ldr	r3, [pc, #48]	; (80004e0 <HAL_Init+0x50>)
 80004ae:	6a1b      	ldr	r3, [r3, #32]
 80004b0:	f003 030f 	and.w	r3, r3, #15
 80004b4:	490b      	ldr	r1, [pc, #44]	; (80004e4 <HAL_Init+0x54>)
 80004b6:	5ccb      	ldrb	r3, [r1, r3]
 80004b8:	fa22 f303 	lsr.w	r3, r2, r3
 80004bc:	4a0a      	ldr	r2, [pc, #40]	; (80004e8 <HAL_Init+0x58>)
 80004be:	6013      	str	r3, [r2, #0]

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004c0:	200f      	movs	r0, #15
 80004c2:	f000 f813 	bl	80004ec <HAL_InitTick>
 80004c6:	4603      	mov	r3, r0
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d001      	beq.n	80004d0 <HAL_Init+0x40>
  {
    return HAL_ERROR;
 80004cc:	2301      	movs	r3, #1
 80004ce:	e002      	b.n	80004d6 <HAL_Init+0x46>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80004d0:	f7ff ff38 	bl	8000344 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004d4:	2300      	movs	r3, #0
}
 80004d6:	4618      	mov	r0, r3
 80004d8:	bd80      	pop	{r7, pc}
 80004da:	bf00      	nop
 80004dc:	40022000 	.word	0x40022000
 80004e0:	46020c00 	.word	0x46020c00
 80004e4:	08001dc8 	.word	0x08001dc8
 80004e8:	20000000 	.word	0x20000000

080004ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b082      	sub	sp, #8
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80004f4:	4b15      	ldr	r3, [pc, #84]	; (800054c <HAL_InitTick+0x60>)
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d101      	bne.n	8000500 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80004fc:	2301      	movs	r3, #1
 80004fe:	e021      	b.n	8000544 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000500:	4b13      	ldr	r3, [pc, #76]	; (8000550 <HAL_InitTick+0x64>)
 8000502:	681a      	ldr	r2, [r3, #0]
 8000504:	4b11      	ldr	r3, [pc, #68]	; (800054c <HAL_InitTick+0x60>)
 8000506:	781b      	ldrb	r3, [r3, #0]
 8000508:	4619      	mov	r1, r3
 800050a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800050e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000512:	fbb2 f3f3 	udiv	r3, r2, r3
 8000516:	4618      	mov	r0, r3
 8000518:	f000 f915 	bl	8000746 <HAL_SYSTICK_Config>
 800051c:	4603      	mov	r3, r0
 800051e:	2b00      	cmp	r3, #0
 8000520:	d001      	beq.n	8000526 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
 8000522:	2301      	movs	r3, #1
 8000524:	e00e      	b.n	8000544 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	2b0f      	cmp	r3, #15
 800052a:	d80a      	bhi.n	8000542 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800052c:	2200      	movs	r2, #0
 800052e:	6879      	ldr	r1, [r7, #4]
 8000530:	f04f 30ff 	mov.w	r0, #4294967295
 8000534:	f000 f8ed 	bl	8000712 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000538:	4a06      	ldr	r2, [pc, #24]	; (8000554 <HAL_InitTick+0x68>)
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800053e:	2300      	movs	r3, #0
 8000540:	e000      	b.n	8000544 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000542:	2301      	movs	r3, #1
}
 8000544:	4618      	mov	r0, r3
 8000546:	3708      	adds	r7, #8
 8000548:	46bd      	mov	sp, r7
 800054a:	bd80      	pop	{r7, pc}
 800054c:	20000008 	.word	0x20000008
 8000550:	20000000 	.word	0x20000000
 8000554:	20000004 	.word	0x20000004

08000558 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800055c:	4b06      	ldr	r3, [pc, #24]	; (8000578 <HAL_IncTick+0x20>)
 800055e:	781b      	ldrb	r3, [r3, #0]
 8000560:	461a      	mov	r2, r3
 8000562:	4b06      	ldr	r3, [pc, #24]	; (800057c <HAL_IncTick+0x24>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	4413      	add	r3, r2
 8000568:	4a04      	ldr	r2, [pc, #16]	; (800057c <HAL_IncTick+0x24>)
 800056a:	6013      	str	r3, [r2, #0]
}
 800056c:	bf00      	nop
 800056e:	46bd      	mov	sp, r7
 8000570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop
 8000578:	20000008 	.word	0x20000008
 800057c:	20000028 	.word	0x20000028

08000580 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000580:	b480      	push	{r7}
 8000582:	af00      	add	r7, sp, #0
  return uwTick;
 8000584:	4b03      	ldr	r3, [pc, #12]	; (8000594 <HAL_GetTick+0x14>)
 8000586:	681b      	ldr	r3, [r3, #0]
}
 8000588:	4618      	mov	r0, r3
 800058a:	46bd      	mov	sp, r7
 800058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop
 8000594:	20000028 	.word	0x20000028

08000598 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000598:	b480      	push	{r7}
 800059a:	b085      	sub	sp, #20
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	f003 0307 	and.w	r3, r3, #7
 80005a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005a8:	4b0c      	ldr	r3, [pc, #48]	; (80005dc <__NVIC_SetPriorityGrouping+0x44>)
 80005aa:	68db      	ldr	r3, [r3, #12]
 80005ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005ae:	68ba      	ldr	r2, [r7, #8]
 80005b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005b4:	4013      	ands	r3, r2
 80005b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005bc:	68bb      	ldr	r3, [r7, #8]
 80005be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005ca:	4a04      	ldr	r2, [pc, #16]	; (80005dc <__NVIC_SetPriorityGrouping+0x44>)
 80005cc:	68bb      	ldr	r3, [r7, #8]
 80005ce:	60d3      	str	r3, [r2, #12]
}
 80005d0:	bf00      	nop
 80005d2:	3714      	adds	r7, #20
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr
 80005dc:	e000ed00 	.word	0xe000ed00

080005e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005e4:	4b04      	ldr	r3, [pc, #16]	; (80005f8 <__NVIC_GetPriorityGrouping+0x18>)
 80005e6:	68db      	ldr	r3, [r3, #12]
 80005e8:	0a1b      	lsrs	r3, r3, #8
 80005ea:	f003 0307 	and.w	r3, r3, #7
}
 80005ee:	4618      	mov	r0, r3
 80005f0:	46bd      	mov	sp, r7
 80005f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f6:	4770      	bx	lr
 80005f8:	e000ed00 	.word	0xe000ed00

080005fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	6039      	str	r1, [r7, #0]
 8000606:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000608:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800060c:	2b00      	cmp	r3, #0
 800060e:	db0a      	blt.n	8000626 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000610:	683b      	ldr	r3, [r7, #0]
 8000612:	b2da      	uxtb	r2, r3
 8000614:	490c      	ldr	r1, [pc, #48]	; (8000648 <__NVIC_SetPriority+0x4c>)
 8000616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800061a:	0112      	lsls	r2, r2, #4
 800061c:	b2d2      	uxtb	r2, r2
 800061e:	440b      	add	r3, r1
 8000620:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000624:	e00a      	b.n	800063c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000626:	683b      	ldr	r3, [r7, #0]
 8000628:	b2da      	uxtb	r2, r3
 800062a:	4908      	ldr	r1, [pc, #32]	; (800064c <__NVIC_SetPriority+0x50>)
 800062c:	79fb      	ldrb	r3, [r7, #7]
 800062e:	f003 030f 	and.w	r3, r3, #15
 8000632:	3b04      	subs	r3, #4
 8000634:	0112      	lsls	r2, r2, #4
 8000636:	b2d2      	uxtb	r2, r2
 8000638:	440b      	add	r3, r1
 800063a:	761a      	strb	r2, [r3, #24]
}
 800063c:	bf00      	nop
 800063e:	370c      	adds	r7, #12
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr
 8000648:	e000e100 	.word	0xe000e100
 800064c:	e000ed00 	.word	0xe000ed00

08000650 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000650:	b480      	push	{r7}
 8000652:	b089      	sub	sp, #36	; 0x24
 8000654:	af00      	add	r7, sp, #0
 8000656:	60f8      	str	r0, [r7, #12]
 8000658:	60b9      	str	r1, [r7, #8]
 800065a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	f003 0307 	and.w	r3, r3, #7
 8000662:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000664:	69fb      	ldr	r3, [r7, #28]
 8000666:	f1c3 0307 	rsb	r3, r3, #7
 800066a:	2b04      	cmp	r3, #4
 800066c:	bf28      	it	cs
 800066e:	2304      	movcs	r3, #4
 8000670:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000672:	69fb      	ldr	r3, [r7, #28]
 8000674:	3304      	adds	r3, #4
 8000676:	2b06      	cmp	r3, #6
 8000678:	d902      	bls.n	8000680 <NVIC_EncodePriority+0x30>
 800067a:	69fb      	ldr	r3, [r7, #28]
 800067c:	3b03      	subs	r3, #3
 800067e:	e000      	b.n	8000682 <NVIC_EncodePriority+0x32>
 8000680:	2300      	movs	r3, #0
 8000682:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000684:	f04f 32ff 	mov.w	r2, #4294967295
 8000688:	69bb      	ldr	r3, [r7, #24]
 800068a:	fa02 f303 	lsl.w	r3, r2, r3
 800068e:	43da      	mvns	r2, r3
 8000690:	68bb      	ldr	r3, [r7, #8]
 8000692:	401a      	ands	r2, r3
 8000694:	697b      	ldr	r3, [r7, #20]
 8000696:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000698:	f04f 31ff 	mov.w	r1, #4294967295
 800069c:	697b      	ldr	r3, [r7, #20]
 800069e:	fa01 f303 	lsl.w	r3, r1, r3
 80006a2:	43d9      	mvns	r1, r3
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006a8:	4313      	orrs	r3, r2
         );
}
 80006aa:	4618      	mov	r0, r3
 80006ac:	3724      	adds	r7, #36	; 0x24
 80006ae:	46bd      	mov	sp, r7
 80006b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b4:	4770      	bx	lr
	...

080006b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	3b01      	subs	r3, #1
 80006c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80006c8:	d301      	bcc.n	80006ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006ca:	2301      	movs	r3, #1
 80006cc:	e00f      	b.n	80006ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006ce:	4a0a      	ldr	r2, [pc, #40]	; (80006f8 <SysTick_Config+0x40>)
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	3b01      	subs	r3, #1
 80006d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006d6:	210f      	movs	r1, #15
 80006d8:	f04f 30ff 	mov.w	r0, #4294967295
 80006dc:	f7ff ff8e 	bl	80005fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006e0:	4b05      	ldr	r3, [pc, #20]	; (80006f8 <SysTick_Config+0x40>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006e6:	4b04      	ldr	r3, [pc, #16]	; (80006f8 <SysTick_Config+0x40>)
 80006e8:	2207      	movs	r2, #7
 80006ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006ec:	2300      	movs	r3, #0
}
 80006ee:	4618      	mov	r0, r3
 80006f0:	3708      	adds	r7, #8
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	e000e010 	.word	0xe000e010

080006fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b082      	sub	sp, #8
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000704:	6878      	ldr	r0, [r7, #4]
 8000706:	f7ff ff47 	bl	8000598 <__NVIC_SetPriorityGrouping>
}
 800070a:	bf00      	nop
 800070c:	3708      	adds	r7, #8
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}

08000712 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000712:	b580      	push	{r7, lr}
 8000714:	b086      	sub	sp, #24
 8000716:	af00      	add	r7, sp, #0
 8000718:	4603      	mov	r3, r0
 800071a:	60b9      	str	r1, [r7, #8]
 800071c:	607a      	str	r2, [r7, #4]
 800071e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000720:	f7ff ff5e 	bl	80005e0 <__NVIC_GetPriorityGrouping>
 8000724:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000726:	687a      	ldr	r2, [r7, #4]
 8000728:	68b9      	ldr	r1, [r7, #8]
 800072a:	6978      	ldr	r0, [r7, #20]
 800072c:	f7ff ff90 	bl	8000650 <NVIC_EncodePriority>
 8000730:	4602      	mov	r2, r0
 8000732:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000736:	4611      	mov	r1, r2
 8000738:	4618      	mov	r0, r3
 800073a:	f7ff ff5f 	bl	80005fc <__NVIC_SetPriority>
}
 800073e:	bf00      	nop
 8000740:	3718      	adds	r7, #24
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}

08000746 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000746:	b580      	push	{r7, lr}
 8000748:	b082      	sub	sp, #8
 800074a:	af00      	add	r7, sp, #0
 800074c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800074e:	6878      	ldr	r0, [r7, #4]
 8000750:	f7ff ffb2 	bl	80006b8 <SysTick_Config>
 8000754:	4603      	mov	r3, r0
}
 8000756:	4618      	mov	r0, r3
 8000758:	3708      	adds	r7, #8
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
	...

08000760 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000760:	b480      	push	{r7}
 8000762:	b085      	sub	sp, #20
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8000768:	4b39      	ldr	r3, [pc, #228]	; (8000850 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800076a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800076c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000770:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8000772:	68ba      	ldr	r2, [r7, #8]
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	429a      	cmp	r2, r3
 8000778:	d10b      	bne.n	8000792 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000780:	d905      	bls.n	800078e <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8000782:	4b33      	ldr	r3, [pc, #204]	; (8000850 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000784:	68db      	ldr	r3, [r3, #12]
 8000786:	4a32      	ldr	r2, [pc, #200]	; (8000850 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000788:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800078c:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 800078e:	2300      	movs	r3, #0
 8000790:	e057      	b.n	8000842 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000798:	d90a      	bls.n	80007b0 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 800079a:	4b2d      	ldr	r3, [pc, #180]	; (8000850 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800079c:	68db      	ldr	r3, [r3, #12]
 800079e:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	4313      	orrs	r3, r2
 80007a6:	4a2a      	ldr	r2, [pc, #168]	; (8000850 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80007a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80007ac:	60d3      	str	r3, [r2, #12]
 80007ae:	e007      	b.n	80007c0 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 80007b0:	4b27      	ldr	r3, [pc, #156]	; (8000850 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80007b2:	68db      	ldr	r3, [r3, #12]
 80007b4:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80007b8:	4925      	ldr	r1, [pc, #148]	; (8000850 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	4313      	orrs	r3, r2
 80007be:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80007c0:	4b24      	ldr	r3, [pc, #144]	; (8000854 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a24      	ldr	r2, [pc, #144]	; (8000858 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80007c6:	fba2 2303 	umull	r2, r3, r2, r3
 80007ca:	099b      	lsrs	r3, r3, #6
 80007cc:	2232      	movs	r2, #50	; 0x32
 80007ce:	fb02 f303 	mul.w	r3, r2, r3
 80007d2:	4a21      	ldr	r2, [pc, #132]	; (8000858 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80007d4:	fba2 2303 	umull	r2, r3, r2, r3
 80007d8:	099b      	lsrs	r3, r3, #6
 80007da:	3301      	adds	r3, #1
 80007dc:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80007de:	e002      	b.n	80007e6 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	3b01      	subs	r3, #1
 80007e4:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80007e6:	4b1a      	ldr	r3, [pc, #104]	; (8000850 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80007e8:	68db      	ldr	r3, [r3, #12]
 80007ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d102      	bne.n	80007f8 <HAL_PWREx_ControlVoltageScaling+0x98>
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d1f3      	bne.n	80007e0 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 80007f8:	68fb      	ldr	r3, [r7, #12]
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d01b      	beq.n	8000836 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80007fe:	4b15      	ldr	r3, [pc, #84]	; (8000854 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	4a15      	ldr	r2, [pc, #84]	; (8000858 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8000804:	fba2 2303 	umull	r2, r3, r2, r3
 8000808:	099b      	lsrs	r3, r3, #6
 800080a:	2232      	movs	r2, #50	; 0x32
 800080c:	fb02 f303 	mul.w	r3, r2, r3
 8000810:	4a11      	ldr	r2, [pc, #68]	; (8000858 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8000812:	fba2 2303 	umull	r2, r3, r2, r3
 8000816:	099b      	lsrs	r3, r3, #6
 8000818:	3301      	adds	r3, #1
 800081a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 800081c:	e002      	b.n	8000824 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 800081e:	68fb      	ldr	r3, [r7, #12]
 8000820:	3b01      	subs	r3, #1
 8000822:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8000824:	4b0a      	ldr	r3, [pc, #40]	; (8000850 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000826:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000828:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800082c:	2b00      	cmp	r3, #0
 800082e:	d102      	bne.n	8000836 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d1f3      	bne.n	800081e <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	2b00      	cmp	r3, #0
 800083a:	d101      	bne.n	8000840 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 800083c:	2303      	movs	r3, #3
 800083e:	e000      	b.n	8000842 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8000840:	2300      	movs	r3, #0
}
 8000842:	4618      	mov	r0, r3
 8000844:	3714      	adds	r7, #20
 8000846:	46bd      	mov	sp, r7
 8000848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084c:	4770      	bx	lr
 800084e:	bf00      	nop
 8000850:	46020800 	.word	0x46020800
 8000854:	20000000 	.word	0x20000000
 8000858:	10624dd3 	.word	0x10624dd3

0800085c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8000860:	4b04      	ldr	r3, [pc, #16]	; (8000874 <HAL_PWREx_GetVoltageRange+0x18>)
 8000862:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000864:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8000868:	4618      	mov	r0, r3
 800086a:	46bd      	mov	sp, r7
 800086c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000870:	4770      	bx	lr
 8000872:	bf00      	nop
 8000874:	46020800 	.word	0x46020800

08000878 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b08e      	sub	sp, #56	; 0x38
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8000880:	2300      	movs	r3, #0
 8000882:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d102      	bne.n	8000892 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 800088c:	2301      	movs	r3, #1
 800088e:	f000 bec8 	b.w	8001622 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000892:	4b99      	ldr	r3, [pc, #612]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000894:	69db      	ldr	r3, [r3, #28]
 8000896:	f003 030c 	and.w	r3, r3, #12
 800089a:	633b      	str	r3, [r7, #48]	; 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800089c:	4b96      	ldr	r3, [pc, #600]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 800089e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008a0:	f003 0303 	and.w	r3, r3, #3
 80008a4:	62fb      	str	r3, [r7, #44]	; 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	f003 0310 	and.w	r3, r3, #16
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	f000 816c 	beq.w	8000b8c <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80008b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d007      	beq.n	80008ca <HAL_RCC_OscConfig+0x52>
 80008ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008bc:	2b0c      	cmp	r3, #12
 80008be:	f040 80de 	bne.w	8000a7e <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80008c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008c4:	2b01      	cmp	r3, #1
 80008c6:	f040 80da 	bne.w	8000a7e <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	69db      	ldr	r3, [r3, #28]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d102      	bne.n	80008d8 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 80008d2:	2301      	movs	r3, #1
 80008d4:	f000 bea5 	b.w	8001622 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80008dc:	4b86      	ldr	r3, [pc, #536]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 80008de:	689b      	ldr	r3, [r3, #8]
 80008e0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d004      	beq.n	80008f2 <HAL_RCC_OscConfig+0x7a>
 80008e8:	4b83      	ldr	r3, [pc, #524]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 80008ea:	689b      	ldr	r3, [r3, #8]
 80008ec:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80008f0:	e005      	b.n	80008fe <HAL_RCC_OscConfig+0x86>
 80008f2:	4b81      	ldr	r3, [pc, #516]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 80008f4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80008f8:	041b      	lsls	r3, r3, #16
 80008fa:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80008fe:	4293      	cmp	r3, r2
 8000900:	d255      	bcs.n	80009ae <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8000902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000904:	2b00      	cmp	r3, #0
 8000906:	d10a      	bne.n	800091e <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800090c:	4618      	mov	r0, r3
 800090e:	f001 f99d 	bl	8001c4c <RCC_SetFlashLatencyFromMSIRange>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d002      	beq.n	800091e <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8000918:	2301      	movs	r3, #1
 800091a:	f000 be82 	b.w	8001622 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800091e:	4b76      	ldr	r3, [pc, #472]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000920:	689b      	ldr	r3, [r3, #8]
 8000922:	4a75      	ldr	r2, [pc, #468]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000924:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000928:	6093      	str	r3, [r2, #8]
 800092a:	4b73      	ldr	r3, [pc, #460]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 800092c:	689b      	ldr	r3, [r3, #8]
 800092e:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000936:	4970      	ldr	r1, [pc, #448]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000938:	4313      	orrs	r3, r2
 800093a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000940:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8000944:	d309      	bcc.n	800095a <HAL_RCC_OscConfig+0xe2>
 8000946:	4b6c      	ldr	r3, [pc, #432]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000948:	68db      	ldr	r3, [r3, #12]
 800094a:	f023 021f 	bic.w	r2, r3, #31
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	6a1b      	ldr	r3, [r3, #32]
 8000952:	4969      	ldr	r1, [pc, #420]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000954:	4313      	orrs	r3, r2
 8000956:	60cb      	str	r3, [r1, #12]
 8000958:	e07e      	b.n	8000a58 <HAL_RCC_OscConfig+0x1e0>
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800095e:	2b00      	cmp	r3, #0
 8000960:	da0a      	bge.n	8000978 <HAL_RCC_OscConfig+0x100>
 8000962:	4b65      	ldr	r3, [pc, #404]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000964:	68db      	ldr	r3, [r3, #12]
 8000966:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	6a1b      	ldr	r3, [r3, #32]
 800096e:	015b      	lsls	r3, r3, #5
 8000970:	4961      	ldr	r1, [pc, #388]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000972:	4313      	orrs	r3, r2
 8000974:	60cb      	str	r3, [r1, #12]
 8000976:	e06f      	b.n	8000a58 <HAL_RCC_OscConfig+0x1e0>
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800097c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000980:	d30a      	bcc.n	8000998 <HAL_RCC_OscConfig+0x120>
 8000982:	4b5d      	ldr	r3, [pc, #372]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000984:	68db      	ldr	r3, [r3, #12]
 8000986:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	6a1b      	ldr	r3, [r3, #32]
 800098e:	029b      	lsls	r3, r3, #10
 8000990:	4959      	ldr	r1, [pc, #356]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000992:	4313      	orrs	r3, r2
 8000994:	60cb      	str	r3, [r1, #12]
 8000996:	e05f      	b.n	8000a58 <HAL_RCC_OscConfig+0x1e0>
 8000998:	4b57      	ldr	r3, [pc, #348]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 800099a:	68db      	ldr	r3, [r3, #12]
 800099c:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	6a1b      	ldr	r3, [r3, #32]
 80009a4:	03db      	lsls	r3, r3, #15
 80009a6:	4954      	ldr	r1, [pc, #336]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 80009a8:	4313      	orrs	r3, r2
 80009aa:	60cb      	str	r3, [r1, #12]
 80009ac:	e054      	b.n	8000a58 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80009ae:	4b52      	ldr	r3, [pc, #328]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 80009b0:	689b      	ldr	r3, [r3, #8]
 80009b2:	4a51      	ldr	r2, [pc, #324]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 80009b4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80009b8:	6093      	str	r3, [r2, #8]
 80009ba:	4b4f      	ldr	r3, [pc, #316]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 80009bc:	689b      	ldr	r3, [r3, #8]
 80009be:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009c6:	494c      	ldr	r1, [pc, #304]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 80009c8:	4313      	orrs	r3, r2
 80009ca:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009d0:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 80009d4:	d309      	bcc.n	80009ea <HAL_RCC_OscConfig+0x172>
 80009d6:	4b48      	ldr	r3, [pc, #288]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 80009d8:	68db      	ldr	r3, [r3, #12]
 80009da:	f023 021f 	bic.w	r2, r3, #31
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	6a1b      	ldr	r3, [r3, #32]
 80009e2:	4945      	ldr	r1, [pc, #276]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 80009e4:	4313      	orrs	r3, r2
 80009e6:	60cb      	str	r3, [r1, #12]
 80009e8:	e028      	b.n	8000a3c <HAL_RCC_OscConfig+0x1c4>
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	da0a      	bge.n	8000a08 <HAL_RCC_OscConfig+0x190>
 80009f2:	4b41      	ldr	r3, [pc, #260]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 80009f4:	68db      	ldr	r3, [r3, #12]
 80009f6:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	6a1b      	ldr	r3, [r3, #32]
 80009fe:	015b      	lsls	r3, r3, #5
 8000a00:	493d      	ldr	r1, [pc, #244]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000a02:	4313      	orrs	r3, r2
 8000a04:	60cb      	str	r3, [r1, #12]
 8000a06:	e019      	b.n	8000a3c <HAL_RCC_OscConfig+0x1c4>
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000a10:	d30a      	bcc.n	8000a28 <HAL_RCC_OscConfig+0x1b0>
 8000a12:	4b39      	ldr	r3, [pc, #228]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000a14:	68db      	ldr	r3, [r3, #12]
 8000a16:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	6a1b      	ldr	r3, [r3, #32]
 8000a1e:	029b      	lsls	r3, r3, #10
 8000a20:	4935      	ldr	r1, [pc, #212]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000a22:	4313      	orrs	r3, r2
 8000a24:	60cb      	str	r3, [r1, #12]
 8000a26:	e009      	b.n	8000a3c <HAL_RCC_OscConfig+0x1c4>
 8000a28:	4b33      	ldr	r3, [pc, #204]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000a2a:	68db      	ldr	r3, [r3, #12]
 8000a2c:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	6a1b      	ldr	r3, [r3, #32]
 8000a34:	03db      	lsls	r3, r3, #15
 8000a36:	4930      	ldr	r1, [pc, #192]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000a38:	4313      	orrs	r3, r2
 8000a3a:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8000a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d10a      	bne.n	8000a58 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a46:	4618      	mov	r0, r3
 8000a48:	f001 f900 	bl	8001c4c <RCC_SetFlashLatencyFromMSIRange>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d002      	beq.n	8000a58 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8000a52:	2301      	movs	r3, #1
 8000a54:	f000 bde5 	b.w	8001622 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8000a58:	f001 f8de 	bl	8001c18 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000a5c:	4b27      	ldr	r3, [pc, #156]	; (8000afc <HAL_RCC_OscConfig+0x284>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4618      	mov	r0, r3
 8000a62:	f7ff fd43 	bl	80004ec <HAL_InitTick>
 8000a66:	4603      	mov	r3, r0
 8000a68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (status != HAL_OK)
 8000a6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	f000 808a 	beq.w	8000b8a <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8000a76:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000a7a:	f000 bdd2 	b.w	8001622 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	69db      	ldr	r3, [r3, #28]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d066      	beq.n	8000b54 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8000a86:	4b1c      	ldr	r3, [pc, #112]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	4a1b      	ldr	r2, [pc, #108]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000a8c:	f043 0301 	orr.w	r3, r3, #1
 8000a90:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8000a92:	f7ff fd75 	bl	8000580 <HAL_GetTick>
 8000a96:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8000a98:	e009      	b.n	8000aae <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000a9a:	f7ff fd71 	bl	8000580 <HAL_GetTick>
 8000a9e:	4602      	mov	r2, r0
 8000aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000aa2:	1ad3      	subs	r3, r2, r3
 8000aa4:	2b02      	cmp	r3, #2
 8000aa6:	d902      	bls.n	8000aae <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8000aa8:	2303      	movs	r3, #3
 8000aaa:	f000 bdba 	b.w	8001622 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8000aae:	4b12      	ldr	r3, [pc, #72]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	f003 0304 	and.w	r3, r3, #4
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d0ef      	beq.n	8000a9a <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8000aba:	4b0f      	ldr	r3, [pc, #60]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000abc:	689b      	ldr	r3, [r3, #8]
 8000abe:	4a0e      	ldr	r2, [pc, #56]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000ac0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000ac4:	6093      	str	r3, [r2, #8]
 8000ac6:	4b0c      	ldr	r3, [pc, #48]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000ac8:	689b      	ldr	r3, [r3, #8]
 8000aca:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ad2:	4909      	ldr	r1, [pc, #36]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000adc:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8000ae0:	d30e      	bcc.n	8000b00 <HAL_RCC_OscConfig+0x288>
 8000ae2:	4b05      	ldr	r3, [pc, #20]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000ae4:	68db      	ldr	r3, [r3, #12]
 8000ae6:	f023 021f 	bic.w	r2, r3, #31
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	6a1b      	ldr	r3, [r3, #32]
 8000aee:	4902      	ldr	r1, [pc, #8]	; (8000af8 <HAL_RCC_OscConfig+0x280>)
 8000af0:	4313      	orrs	r3, r2
 8000af2:	60cb      	str	r3, [r1, #12]
 8000af4:	e04a      	b.n	8000b8c <HAL_RCC_OscConfig+0x314>
 8000af6:	bf00      	nop
 8000af8:	46020c00 	.word	0x46020c00
 8000afc:	20000004 	.word	0x20000004
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	da0a      	bge.n	8000b1e <HAL_RCC_OscConfig+0x2a6>
 8000b08:	4b98      	ldr	r3, [pc, #608]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000b0a:	68db      	ldr	r3, [r3, #12]
 8000b0c:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	6a1b      	ldr	r3, [r3, #32]
 8000b14:	015b      	lsls	r3, r3, #5
 8000b16:	4995      	ldr	r1, [pc, #596]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000b18:	4313      	orrs	r3, r2
 8000b1a:	60cb      	str	r3, [r1, #12]
 8000b1c:	e036      	b.n	8000b8c <HAL_RCC_OscConfig+0x314>
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b26:	d30a      	bcc.n	8000b3e <HAL_RCC_OscConfig+0x2c6>
 8000b28:	4b90      	ldr	r3, [pc, #576]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	6a1b      	ldr	r3, [r3, #32]
 8000b34:	029b      	lsls	r3, r3, #10
 8000b36:	498d      	ldr	r1, [pc, #564]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	60cb      	str	r3, [r1, #12]
 8000b3c:	e026      	b.n	8000b8c <HAL_RCC_OscConfig+0x314>
 8000b3e:	4b8b      	ldr	r3, [pc, #556]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000b40:	68db      	ldr	r3, [r3, #12]
 8000b42:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	6a1b      	ldr	r3, [r3, #32]
 8000b4a:	03db      	lsls	r3, r3, #15
 8000b4c:	4987      	ldr	r1, [pc, #540]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000b4e:	4313      	orrs	r3, r2
 8000b50:	60cb      	str	r3, [r1, #12]
 8000b52:	e01b      	b.n	8000b8c <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8000b54:	4b85      	ldr	r3, [pc, #532]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4a84      	ldr	r2, [pc, #528]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000b5a:	f023 0301 	bic.w	r3, r3, #1
 8000b5e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8000b60:	f7ff fd0e 	bl	8000580 <HAL_GetTick>
 8000b64:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8000b66:	e009      	b.n	8000b7c <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000b68:	f7ff fd0a 	bl	8000580 <HAL_GetTick>
 8000b6c:	4602      	mov	r2, r0
 8000b6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b70:	1ad3      	subs	r3, r2, r3
 8000b72:	2b02      	cmp	r3, #2
 8000b74:	d902      	bls.n	8000b7c <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8000b76:	2303      	movs	r3, #3
 8000b78:	f000 bd53 	b.w	8001622 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8000b7c:	4b7b      	ldr	r3, [pc, #492]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	f003 0304 	and.w	r3, r3, #4
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d1ef      	bne.n	8000b68 <HAL_RCC_OscConfig+0x2f0>
 8000b88:	e000      	b.n	8000b8c <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8000b8a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	f003 0301 	and.w	r3, r3, #1
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	f000 808b 	beq.w	8000cb0 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8000b9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b9c:	2b08      	cmp	r3, #8
 8000b9e:	d005      	beq.n	8000bac <HAL_RCC_OscConfig+0x334>
 8000ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ba2:	2b0c      	cmp	r3, #12
 8000ba4:	d109      	bne.n	8000bba <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000ba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ba8:	2b03      	cmp	r3, #3
 8000baa:	d106      	bne.n	8000bba <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d17d      	bne.n	8000cb0 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	f000 bd34 	b.w	8001622 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	685b      	ldr	r3, [r3, #4]
 8000bbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bc2:	d106      	bne.n	8000bd2 <HAL_RCC_OscConfig+0x35a>
 8000bc4:	4b69      	ldr	r3, [pc, #420]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a68      	ldr	r2, [pc, #416]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000bca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bce:	6013      	str	r3, [r2, #0]
 8000bd0:	e041      	b.n	8000c56 <HAL_RCC_OscConfig+0x3de>
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000bda:	d112      	bne.n	8000c02 <HAL_RCC_OscConfig+0x38a>
 8000bdc:	4b63      	ldr	r3, [pc, #396]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a62      	ldr	r2, [pc, #392]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000be2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000be6:	6013      	str	r3, [r2, #0]
 8000be8:	4b60      	ldr	r3, [pc, #384]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a5f      	ldr	r2, [pc, #380]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000bee:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000bf2:	6013      	str	r3, [r2, #0]
 8000bf4:	4b5d      	ldr	r3, [pc, #372]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a5c      	ldr	r2, [pc, #368]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000bfa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bfe:	6013      	str	r3, [r2, #0]
 8000c00:	e029      	b.n	8000c56 <HAL_RCC_OscConfig+0x3de>
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	685b      	ldr	r3, [r3, #4]
 8000c06:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 8000c0a:	d112      	bne.n	8000c32 <HAL_RCC_OscConfig+0x3ba>
 8000c0c:	4b57      	ldr	r3, [pc, #348]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a56      	ldr	r2, [pc, #344]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000c12:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c16:	6013      	str	r3, [r2, #0]
 8000c18:	4b54      	ldr	r3, [pc, #336]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a53      	ldr	r2, [pc, #332]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000c1e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000c22:	6013      	str	r3, [r2, #0]
 8000c24:	4b51      	ldr	r3, [pc, #324]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a50      	ldr	r2, [pc, #320]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000c2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c2e:	6013      	str	r3, [r2, #0]
 8000c30:	e011      	b.n	8000c56 <HAL_RCC_OscConfig+0x3de>
 8000c32:	4b4e      	ldr	r3, [pc, #312]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4a4d      	ldr	r2, [pc, #308]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000c38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c3c:	6013      	str	r3, [r2, #0]
 8000c3e:	4b4b      	ldr	r3, [pc, #300]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4a4a      	ldr	r2, [pc, #296]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000c44:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c48:	6013      	str	r3, [r2, #0]
 8000c4a:	4b48      	ldr	r3, [pc, #288]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4a47      	ldr	r2, [pc, #284]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000c50:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000c54:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	685b      	ldr	r3, [r3, #4]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d014      	beq.n	8000c88 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8000c5e:	f7ff fc8f 	bl	8000580 <HAL_GetTick>
 8000c62:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000c64:	e009      	b.n	8000c7a <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c66:	f7ff fc8b 	bl	8000580 <HAL_GetTick>
 8000c6a:	4602      	mov	r2, r0
 8000c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c6e:	1ad3      	subs	r3, r2, r3
 8000c70:	2b64      	cmp	r3, #100	; 0x64
 8000c72:	d902      	bls.n	8000c7a <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8000c74:	2303      	movs	r3, #3
 8000c76:	f000 bcd4 	b.w	8001622 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000c7a:	4b3c      	ldr	r3, [pc, #240]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d0ef      	beq.n	8000c66 <HAL_RCC_OscConfig+0x3ee>
 8000c86:	e013      	b.n	8000cb0 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8000c88:	f7ff fc7a 	bl	8000580 <HAL_GetTick>
 8000c8c:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000c8e:	e009      	b.n	8000ca4 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c90:	f7ff fc76 	bl	8000580 <HAL_GetTick>
 8000c94:	4602      	mov	r2, r0
 8000c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c98:	1ad3      	subs	r3, r2, r3
 8000c9a:	2b64      	cmp	r3, #100	; 0x64
 8000c9c:	d902      	bls.n	8000ca4 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8000c9e:	2303      	movs	r3, #3
 8000ca0:	f000 bcbf 	b.w	8001622 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ca4:	4b31      	ldr	r3, [pc, #196]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d1ef      	bne.n	8000c90 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	f003 0302 	and.w	r3, r3, #2
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d05f      	beq.n	8000d7c <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8000cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cbe:	2b04      	cmp	r3, #4
 8000cc0:	d005      	beq.n	8000cce <HAL_RCC_OscConfig+0x456>
 8000cc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cc4:	2b0c      	cmp	r3, #12
 8000cc6:	d114      	bne.n	8000cf2 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cca:	2b02      	cmp	r3, #2
 8000ccc:	d111      	bne.n	8000cf2 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	68db      	ldr	r3, [r3, #12]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d102      	bne.n	8000cdc <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	f000 bca3 	b.w	8001622 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8000cdc:	4b23      	ldr	r3, [pc, #140]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000cde:	691b      	ldr	r3, [r3, #16]
 8000ce0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	691b      	ldr	r3, [r3, #16]
 8000ce8:	041b      	lsls	r3, r3, #16
 8000cea:	4920      	ldr	r1, [pc, #128]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000cec:	4313      	orrs	r3, r2
 8000cee:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8000cf0:	e044      	b.n	8000d7c <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	68db      	ldr	r3, [r3, #12]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d024      	beq.n	8000d44 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8000cfa:	4b1c      	ldr	r3, [pc, #112]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	4a1b      	ldr	r2, [pc, #108]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000d00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d04:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8000d06:	f7ff fc3b 	bl	8000580 <HAL_GetTick>
 8000d0a:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000d0c:	e009      	b.n	8000d22 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d0e:	f7ff fc37 	bl	8000580 <HAL_GetTick>
 8000d12:	4602      	mov	r2, r0
 8000d14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d16:	1ad3      	subs	r3, r2, r3
 8000d18:	2b02      	cmp	r3, #2
 8000d1a:	d902      	bls.n	8000d22 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000d1c:	2303      	movs	r3, #3
 8000d1e:	f000 bc80 	b.w	8001622 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000d22:	4b12      	ldr	r3, [pc, #72]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d0ef      	beq.n	8000d0e <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8000d2e:	4b0f      	ldr	r3, [pc, #60]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000d30:	691b      	ldr	r3, [r3, #16]
 8000d32:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	691b      	ldr	r3, [r3, #16]
 8000d3a:	041b      	lsls	r3, r3, #16
 8000d3c:	490b      	ldr	r1, [pc, #44]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000d3e:	4313      	orrs	r3, r2
 8000d40:	610b      	str	r3, [r1, #16]
 8000d42:	e01b      	b.n	8000d7c <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8000d44:	4b09      	ldr	r3, [pc, #36]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a08      	ldr	r2, [pc, #32]	; (8000d6c <HAL_RCC_OscConfig+0x4f4>)
 8000d4a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d4e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8000d50:	f7ff fc16 	bl	8000580 <HAL_GetTick>
 8000d54:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000d56:	e00b      	b.n	8000d70 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d58:	f7ff fc12 	bl	8000580 <HAL_GetTick>
 8000d5c:	4602      	mov	r2, r0
 8000d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d60:	1ad3      	subs	r3, r2, r3
 8000d62:	2b02      	cmp	r3, #2
 8000d64:	d904      	bls.n	8000d70 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8000d66:	2303      	movs	r3, #3
 8000d68:	f000 bc5b 	b.w	8001622 <HAL_RCC_OscConfig+0xdaa>
 8000d6c:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000d70:	4baf      	ldr	r3, [pc, #700]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d1ed      	bne.n	8000d58 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f003 0308 	and.w	r3, r3, #8
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	f000 80c8 	beq.w	8000f1a <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d90:	4ba7      	ldr	r3, [pc, #668]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000d92:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000d96:	f003 0304 	and.w	r3, r3, #4
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d111      	bne.n	8000dc2 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d9e:	4ba4      	ldr	r3, [pc, #656]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000da0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000da4:	4aa2      	ldr	r2, [pc, #648]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000da6:	f043 0304 	orr.w	r3, r3, #4
 8000daa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8000dae:	4ba0      	ldr	r3, [pc, #640]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000db0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000db4:	f003 0304 	and.w	r3, r3, #4
 8000db8:	617b      	str	r3, [r7, #20]
 8000dba:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8000dc2:	4b9c      	ldr	r3, [pc, #624]	; (8001034 <HAL_RCC_OscConfig+0x7bc>)
 8000dc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dc6:	f003 0301 	and.w	r3, r3, #1
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d119      	bne.n	8000e02 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8000dce:	4b99      	ldr	r3, [pc, #612]	; (8001034 <HAL_RCC_OscConfig+0x7bc>)
 8000dd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dd2:	4a98      	ldr	r2, [pc, #608]	; (8001034 <HAL_RCC_OscConfig+0x7bc>)
 8000dd4:	f043 0301 	orr.w	r3, r3, #1
 8000dd8:	6293      	str	r3, [r2, #40]	; 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000dda:	f7ff fbd1 	bl	8000580 <HAL_GetTick>
 8000dde:	62b8      	str	r0, [r7, #40]	; 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8000de0:	e009      	b.n	8000df6 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000de2:	f7ff fbcd 	bl	8000580 <HAL_GetTick>
 8000de6:	4602      	mov	r2, r0
 8000de8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dea:	1ad3      	subs	r3, r2, r3
 8000dec:	2b02      	cmp	r3, #2
 8000dee:	d902      	bls.n	8000df6 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8000df0:	2303      	movs	r3, #3
 8000df2:	f000 bc16 	b.w	8001622 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8000df6:	4b8f      	ldr	r3, [pc, #572]	; (8001034 <HAL_RCC_OscConfig+0x7bc>)
 8000df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dfa:	f003 0301 	and.w	r3, r3, #1
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d0ef      	beq.n	8000de2 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	695b      	ldr	r3, [r3, #20]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d05f      	beq.n	8000eca <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8000e0a:	4b89      	ldr	r3, [pc, #548]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000e0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000e10:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	699a      	ldr	r2, [r3, #24]
 8000e16:	6a3b      	ldr	r3, [r7, #32]
 8000e18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e1c:	429a      	cmp	r2, r3
 8000e1e:	d037      	beq.n	8000e90 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8000e20:	6a3b      	ldr	r3, [r7, #32]
 8000e22:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d006      	beq.n	8000e38 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8000e2a:	6a3b      	ldr	r3, [r7, #32]
 8000e2c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d101      	bne.n	8000e38 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8000e34:	2301      	movs	r3, #1
 8000e36:	e3f4      	b.n	8001622 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8000e38:	6a3b      	ldr	r3, [r7, #32]
 8000e3a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d01b      	beq.n	8000e7a <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8000e42:	4b7b      	ldr	r3, [pc, #492]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000e44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000e48:	4a79      	ldr	r2, [pc, #484]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000e4a:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 8000e4e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

          tickstart = HAL_GetTick();
 8000e52:	f7ff fb95 	bl	8000580 <HAL_GetTick>
 8000e56:	62b8      	str	r0, [r7, #40]	; 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8000e58:	e008      	b.n	8000e6c <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e5a:	f7ff fb91 	bl	8000580 <HAL_GetTick>
 8000e5e:	4602      	mov	r2, r0
 8000e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e62:	1ad3      	subs	r3, r2, r3
 8000e64:	2b05      	cmp	r3, #5
 8000e66:	d901      	bls.n	8000e6c <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8000e68:	2303      	movs	r3, #3
 8000e6a:	e3da      	b.n	8001622 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8000e6c:	4b70      	ldr	r3, [pc, #448]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000e6e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000e72:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d1ef      	bne.n	8000e5a <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8000e7a:	4b6d      	ldr	r3, [pc, #436]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000e7c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000e80:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	699b      	ldr	r3, [r3, #24]
 8000e88:	4969      	ldr	r1, [pc, #420]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	f8c1 30f0 	str.w	r3, [r1, #240]	; 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8000e90:	4b67      	ldr	r3, [pc, #412]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000e92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000e96:	4a66      	ldr	r2, [pc, #408]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000e98:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000e9c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      tickstart = HAL_GetTick();
 8000ea0:	f7ff fb6e 	bl	8000580 <HAL_GetTick>
 8000ea4:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8000ea6:	e008      	b.n	8000eba <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ea8:	f7ff fb6a 	bl	8000580 <HAL_GetTick>
 8000eac:	4602      	mov	r2, r0
 8000eae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000eb0:	1ad3      	subs	r3, r2, r3
 8000eb2:	2b05      	cmp	r3, #5
 8000eb4:	d901      	bls.n	8000eba <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8000eb6:	2303      	movs	r3, #3
 8000eb8:	e3b3      	b.n	8001622 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8000eba:	4b5d      	ldr	r3, [pc, #372]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000ebc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000ec0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d0ef      	beq.n	8000ea8 <HAL_RCC_OscConfig+0x630>
 8000ec8:	e01b      	b.n	8000f02 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8000eca:	4b59      	ldr	r3, [pc, #356]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000ecc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000ed0:	4a57      	ldr	r2, [pc, #348]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000ed2:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 8000ed6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      tickstart = HAL_GetTick();
 8000eda:	f7ff fb51 	bl	8000580 <HAL_GetTick>
 8000ede:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8000ee0:	e008      	b.n	8000ef4 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ee2:	f7ff fb4d 	bl	8000580 <HAL_GetTick>
 8000ee6:	4602      	mov	r2, r0
 8000ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000eea:	1ad3      	subs	r3, r2, r3
 8000eec:	2b05      	cmp	r3, #5
 8000eee:	d901      	bls.n	8000ef4 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8000ef0:	2303      	movs	r3, #3
 8000ef2:	e396      	b.n	8001622 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8000ef4:	4b4e      	ldr	r3, [pc, #312]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000ef6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000efa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d1ef      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8000f02:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000f06:	2b01      	cmp	r3, #1
 8000f08:	d107      	bne.n	8000f1a <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f0a:	4b49      	ldr	r3, [pc, #292]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000f0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000f10:	4a47      	ldr	r2, [pc, #284]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000f12:	f023 0304 	bic.w	r3, r3, #4
 8000f16:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f003 0304 	and.w	r3, r3, #4
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	f000 8111 	beq.w	800114a <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f2e:	4b40      	ldr	r3, [pc, #256]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000f30:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000f34:	f003 0304 	and.w	r3, r3, #4
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d111      	bne.n	8000f60 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f3c:	4b3c      	ldr	r3, [pc, #240]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000f3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000f42:	4a3b      	ldr	r2, [pc, #236]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000f44:	f043 0304 	orr.w	r3, r3, #4
 8000f48:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8000f4c:	4b38      	ldr	r3, [pc, #224]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000f4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000f52:	f003 0304 	and.w	r3, r3, #4
 8000f56:	613b      	str	r3, [r7, #16]
 8000f58:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8000f60:	4b34      	ldr	r3, [pc, #208]	; (8001034 <HAL_RCC_OscConfig+0x7bc>)
 8000f62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f64:	f003 0301 	and.w	r3, r3, #1
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d118      	bne.n	8000f9e <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8000f6c:	4b31      	ldr	r3, [pc, #196]	; (8001034 <HAL_RCC_OscConfig+0x7bc>)
 8000f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f70:	4a30      	ldr	r2, [pc, #192]	; (8001034 <HAL_RCC_OscConfig+0x7bc>)
 8000f72:	f043 0301 	orr.w	r3, r3, #1
 8000f76:	6293      	str	r3, [r2, #40]	; 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f78:	f7ff fb02 	bl	8000580 <HAL_GetTick>
 8000f7c:	62b8      	str	r0, [r7, #40]	; 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8000f7e:	e008      	b.n	8000f92 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f80:	f7ff fafe 	bl	8000580 <HAL_GetTick>
 8000f84:	4602      	mov	r2, r0
 8000f86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f88:	1ad3      	subs	r3, r2, r3
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	d901      	bls.n	8000f92 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8000f8e:	2303      	movs	r3, #3
 8000f90:	e347      	b.n	8001622 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8000f92:	4b28      	ldr	r3, [pc, #160]	; (8001034 <HAL_RCC_OscConfig+0x7bc>)
 8000f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f96:	f003 0301 	and.w	r3, r3, #1
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d0f0      	beq.n	8000f80 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	689b      	ldr	r3, [r3, #8]
 8000fa2:	f003 0301 	and.w	r3, r3, #1
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d01f      	beq.n	8000fea <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	689b      	ldr	r3, [r3, #8]
 8000fae:	f003 0304 	and.w	r3, r3, #4
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d010      	beq.n	8000fd8 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8000fb6:	4b1e      	ldr	r3, [pc, #120]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000fb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000fbc:	4a1c      	ldr	r2, [pc, #112]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000fbe:	f043 0304 	orr.w	r3, r3, #4
 8000fc2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8000fc6:	4b1a      	ldr	r3, [pc, #104]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000fc8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000fcc:	4a18      	ldr	r2, [pc, #96]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000fce:	f043 0301 	orr.w	r3, r3, #1
 8000fd2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000fd6:	e018      	b.n	800100a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8000fd8:	4b15      	ldr	r3, [pc, #84]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000fda:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000fde:	4a14      	ldr	r2, [pc, #80]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000fe0:	f043 0301 	orr.w	r3, r3, #1
 8000fe4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000fe8:	e00f      	b.n	800100a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8000fea:	4b11      	ldr	r3, [pc, #68]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000fec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000ff0:	4a0f      	ldr	r2, [pc, #60]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000ff2:	f023 0301 	bic.w	r3, r3, #1
 8000ff6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8000ffa:	4b0d      	ldr	r3, [pc, #52]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8000ffc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001000:	4a0b      	ldr	r2, [pc, #44]	; (8001030 <HAL_RCC_OscConfig+0x7b8>)
 8001002:	f023 0304 	bic.w	r3, r3, #4
 8001006:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	689b      	ldr	r3, [r3, #8]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d057      	beq.n	80010c2 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8001012:	f7ff fab5 	bl	8000580 <HAL_GetTick>
 8001016:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001018:	e00e      	b.n	8001038 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800101a:	f7ff fab1 	bl	8000580 <HAL_GetTick>
 800101e:	4602      	mov	r2, r0
 8001020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001022:	1ad3      	subs	r3, r2, r3
 8001024:	f241 3288 	movw	r2, #5000	; 0x1388
 8001028:	4293      	cmp	r3, r2
 800102a:	d905      	bls.n	8001038 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 800102c:	2303      	movs	r3, #3
 800102e:	e2f8      	b.n	8001622 <HAL_RCC_OscConfig+0xdaa>
 8001030:	46020c00 	.word	0x46020c00
 8001034:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001038:	4b9c      	ldr	r3, [pc, #624]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 800103a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800103e:	f003 0302 	and.w	r3, r3, #2
 8001042:	2b00      	cmp	r3, #0
 8001044:	d0e9      	beq.n	800101a <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	689b      	ldr	r3, [r3, #8]
 800104a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800104e:	2b00      	cmp	r3, #0
 8001050:	d01b      	beq.n	800108a <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001052:	4b96      	ldr	r3, [pc, #600]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 8001054:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001058:	4a94      	ldr	r2, [pc, #592]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 800105a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800105e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001062:	e00a      	b.n	800107a <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001064:	f7ff fa8c 	bl	8000580 <HAL_GetTick>
 8001068:	4602      	mov	r2, r0
 800106a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800106c:	1ad3      	subs	r3, r2, r3
 800106e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001072:	4293      	cmp	r3, r2
 8001074:	d901      	bls.n	800107a <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8001076:	2303      	movs	r3, #3
 8001078:	e2d3      	b.n	8001622 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800107a:	4b8c      	ldr	r3, [pc, #560]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 800107c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001080:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001084:	2b00      	cmp	r3, #0
 8001086:	d0ed      	beq.n	8001064 <HAL_RCC_OscConfig+0x7ec>
 8001088:	e053      	b.n	8001132 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800108a:	4b88      	ldr	r3, [pc, #544]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 800108c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001090:	4a86      	ldr	r2, [pc, #536]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 8001092:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001096:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800109a:	e00a      	b.n	80010b2 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800109c:	f7ff fa70 	bl	8000580 <HAL_GetTick>
 80010a0:	4602      	mov	r2, r0
 80010a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010a4:	1ad3      	subs	r3, r2, r3
 80010a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d901      	bls.n	80010b2 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 80010ae:	2303      	movs	r3, #3
 80010b0:	e2b7      	b.n	8001622 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80010b2:	4b7e      	ldr	r3, [pc, #504]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 80010b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80010b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d1ed      	bne.n	800109c <HAL_RCC_OscConfig+0x824>
 80010c0:	e037      	b.n	8001132 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 80010c2:	f7ff fa5d 	bl	8000580 <HAL_GetTick>
 80010c6:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80010c8:	e00a      	b.n	80010e0 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010ca:	f7ff fa59 	bl	8000580 <HAL_GetTick>
 80010ce:	4602      	mov	r2, r0
 80010d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010d2:	1ad3      	subs	r3, r2, r3
 80010d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80010d8:	4293      	cmp	r3, r2
 80010da:	d901      	bls.n	80010e0 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 80010dc:	2303      	movs	r3, #3
 80010de:	e2a0      	b.n	8001622 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80010e0:	4b72      	ldr	r3, [pc, #456]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 80010e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80010e6:	f003 0302 	and.w	r3, r3, #2
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d1ed      	bne.n	80010ca <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80010ee:	4b6f      	ldr	r3, [pc, #444]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 80010f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80010f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d01a      	beq.n	8001132 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80010fc:	4b6b      	ldr	r3, [pc, #428]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 80010fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001102:	4a6a      	ldr	r2, [pc, #424]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 8001104:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001108:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800110c:	e00a      	b.n	8001124 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800110e:	f7ff fa37 	bl	8000580 <HAL_GetTick>
 8001112:	4602      	mov	r2, r0
 8001114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001116:	1ad3      	subs	r3, r2, r3
 8001118:	f241 3288 	movw	r2, #5000	; 0x1388
 800111c:	4293      	cmp	r3, r2
 800111e:	d901      	bls.n	8001124 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8001120:	2303      	movs	r3, #3
 8001122:	e27e      	b.n	8001622 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001124:	4b61      	ldr	r3, [pc, #388]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 8001126:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800112a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800112e:	2b00      	cmp	r3, #0
 8001130:	d1ed      	bne.n	800110e <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001132:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001136:	2b01      	cmp	r3, #1
 8001138:	d107      	bne.n	800114a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800113a:	4b5c      	ldr	r3, [pc, #368]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 800113c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001140:	4a5a      	ldr	r2, [pc, #360]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 8001142:	f023 0304 	bic.w	r3, r3, #4
 8001146:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f003 0320 	and.w	r3, r3, #32
 8001152:	2b00      	cmp	r3, #0
 8001154:	d036      	beq.n	80011c4 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800115a:	2b00      	cmp	r3, #0
 800115c:	d019      	beq.n	8001192 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800115e:	4b53      	ldr	r3, [pc, #332]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a52      	ldr	r2, [pc, #328]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 8001164:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001168:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800116a:	f7ff fa09 	bl	8000580 <HAL_GetTick>
 800116e:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001170:	e008      	b.n	8001184 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001172:	f7ff fa05 	bl	8000580 <HAL_GetTick>
 8001176:	4602      	mov	r2, r0
 8001178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800117a:	1ad3      	subs	r3, r2, r3
 800117c:	2b02      	cmp	r3, #2
 800117e:	d901      	bls.n	8001184 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8001180:	2303      	movs	r3, #3
 8001182:	e24e      	b.n	8001622 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001184:	4b49      	ldr	r3, [pc, #292]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800118c:	2b00      	cmp	r3, #0
 800118e:	d0f0      	beq.n	8001172 <HAL_RCC_OscConfig+0x8fa>
 8001190:	e018      	b.n	80011c4 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8001192:	4b46      	ldr	r3, [pc, #280]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4a45      	ldr	r2, [pc, #276]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 8001198:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800119c:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800119e:	f7ff f9ef 	bl	8000580 <HAL_GetTick>
 80011a2:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80011a4:	e008      	b.n	80011b8 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80011a6:	f7ff f9eb 	bl	8000580 <HAL_GetTick>
 80011aa:	4602      	mov	r2, r0
 80011ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011ae:	1ad3      	subs	r3, r2, r3
 80011b0:	2b02      	cmp	r3, #2
 80011b2:	d901      	bls.n	80011b8 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 80011b4:	2303      	movs	r3, #3
 80011b6:	e234      	b.n	8001622 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80011b8:	4b3c      	ldr	r3, [pc, #240]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d1f0      	bne.n	80011a6 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d036      	beq.n	800123e <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d019      	beq.n	800120c <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 80011d8:	4b34      	ldr	r3, [pc, #208]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a33      	ldr	r2, [pc, #204]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 80011de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011e2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80011e4:	f7ff f9cc 	bl	8000580 <HAL_GetTick>
 80011e8:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80011ea:	e008      	b.n	80011fe <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80011ec:	f7ff f9c8 	bl	8000580 <HAL_GetTick>
 80011f0:	4602      	mov	r2, r0
 80011f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	2b02      	cmp	r3, #2
 80011f8:	d901      	bls.n	80011fe <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 80011fa:	2303      	movs	r3, #3
 80011fc:	e211      	b.n	8001622 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80011fe:	4b2b      	ldr	r3, [pc, #172]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001206:	2b00      	cmp	r3, #0
 8001208:	d0f0      	beq.n	80011ec <HAL_RCC_OscConfig+0x974>
 800120a:	e018      	b.n	800123e <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 800120c:	4b27      	ldr	r3, [pc, #156]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a26      	ldr	r2, [pc, #152]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 8001212:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001216:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001218:	f7ff f9b2 	bl	8000580 <HAL_GetTick>
 800121c:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800121e:	e008      	b.n	8001232 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8001220:	f7ff f9ae 	bl	8000580 <HAL_GetTick>
 8001224:	4602      	mov	r2, r0
 8001226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001228:	1ad3      	subs	r3, r2, r3
 800122a:	2b02      	cmp	r3, #2
 800122c:	d901      	bls.n	8001232 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 800122e:	2303      	movs	r3, #3
 8001230:	e1f7      	b.n	8001622 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8001232:	4b1e      	ldr	r3, [pc, #120]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800123a:	2b00      	cmp	r3, #0
 800123c:	d1f0      	bne.n	8001220 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001246:	2b00      	cmp	r3, #0
 8001248:	d07f      	beq.n	800134a <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800124e:	2b00      	cmp	r3, #0
 8001250:	d062      	beq.n	8001318 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8001252:	4b16      	ldr	r3, [pc, #88]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 8001254:	689b      	ldr	r3, [r3, #8]
 8001256:	4a15      	ldr	r2, [pc, #84]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 8001258:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800125c:	6093      	str	r3, [r2, #8]
 800125e:	4b13      	ldr	r3, [pc, #76]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 8001260:	689b      	ldr	r3, [r3, #8]
 8001262:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800126a:	4910      	ldr	r1, [pc, #64]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 800126c:	4313      	orrs	r3, r2
 800126e:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001274:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8001278:	d309      	bcc.n	800128e <HAL_RCC_OscConfig+0xa16>
 800127a:	4b0c      	ldr	r3, [pc, #48]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 800127c:	68db      	ldr	r3, [r3, #12]
 800127e:	f023 021f 	bic.w	r2, r3, #31
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6a1b      	ldr	r3, [r3, #32]
 8001286:	4909      	ldr	r1, [pc, #36]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 8001288:	4313      	orrs	r3, r2
 800128a:	60cb      	str	r3, [r1, #12]
 800128c:	e02a      	b.n	80012e4 <HAL_RCC_OscConfig+0xa6c>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001292:	2b00      	cmp	r3, #0
 8001294:	da0c      	bge.n	80012b0 <HAL_RCC_OscConfig+0xa38>
 8001296:	4b05      	ldr	r3, [pc, #20]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 8001298:	68db      	ldr	r3, [r3, #12]
 800129a:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6a1b      	ldr	r3, [r3, #32]
 80012a2:	015b      	lsls	r3, r3, #5
 80012a4:	4901      	ldr	r1, [pc, #4]	; (80012ac <HAL_RCC_OscConfig+0xa34>)
 80012a6:	4313      	orrs	r3, r2
 80012a8:	60cb      	str	r3, [r1, #12]
 80012aa:	e01b      	b.n	80012e4 <HAL_RCC_OscConfig+0xa6c>
 80012ac:	46020c00 	.word	0x46020c00
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012b8:	d30a      	bcc.n	80012d0 <HAL_RCC_OscConfig+0xa58>
 80012ba:	4ba1      	ldr	r3, [pc, #644]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 80012bc:	68db      	ldr	r3, [r3, #12]
 80012be:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6a1b      	ldr	r3, [r3, #32]
 80012c6:	029b      	lsls	r3, r3, #10
 80012c8:	499d      	ldr	r1, [pc, #628]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 80012ca:	4313      	orrs	r3, r2
 80012cc:	60cb      	str	r3, [r1, #12]
 80012ce:	e009      	b.n	80012e4 <HAL_RCC_OscConfig+0xa6c>
 80012d0:	4b9b      	ldr	r3, [pc, #620]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6a1b      	ldr	r3, [r3, #32]
 80012dc:	03db      	lsls	r3, r3, #15
 80012de:	4998      	ldr	r1, [pc, #608]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 80012e0:	4313      	orrs	r3, r2
 80012e2:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80012e4:	4b96      	ldr	r3, [pc, #600]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a95      	ldr	r2, [pc, #596]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 80012ea:	f043 0310 	orr.w	r3, r3, #16
 80012ee:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80012f0:	f7ff f946 	bl	8000580 <HAL_GetTick>
 80012f4:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80012f6:	e008      	b.n	800130a <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80012f8:	f7ff f942 	bl	8000580 <HAL_GetTick>
 80012fc:	4602      	mov	r2, r0
 80012fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	2b02      	cmp	r3, #2
 8001304:	d901      	bls.n	800130a <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8001306:	2303      	movs	r3, #3
 8001308:	e18b      	b.n	8001622 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800130a:	4b8d      	ldr	r3, [pc, #564]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f003 0320 	and.w	r3, r3, #32
 8001312:	2b00      	cmp	r3, #0
 8001314:	d0f0      	beq.n	80012f8 <HAL_RCC_OscConfig+0xa80>
 8001316:	e018      	b.n	800134a <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8001318:	4b89      	ldr	r3, [pc, #548]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a88      	ldr	r2, [pc, #544]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 800131e:	f023 0310 	bic.w	r3, r3, #16
 8001322:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001324:	f7ff f92c 	bl	8000580 <HAL_GetTick>
 8001328:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800132a:	e008      	b.n	800133e <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 800132c:	f7ff f928 	bl	8000580 <HAL_GetTick>
 8001330:	4602      	mov	r2, r0
 8001332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	2b02      	cmp	r3, #2
 8001338:	d901      	bls.n	800133e <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	e171      	b.n	8001622 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800133e:	4b80      	ldr	r3, [pc, #512]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f003 0320 	and.w	r3, r3, #32
 8001346:	2b00      	cmp	r3, #0
 8001348:	d1f0      	bne.n	800132c <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800134e:	2b00      	cmp	r3, #0
 8001350:	f000 8166 	beq.w	8001620 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8001354:	2300      	movs	r3, #0
 8001356:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800135a:	4b79      	ldr	r3, [pc, #484]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 800135c:	69db      	ldr	r3, [r3, #28]
 800135e:	f003 030c 	and.w	r3, r3, #12
 8001362:	2b0c      	cmp	r3, #12
 8001364:	f000 80f2 	beq.w	800154c <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800136c:	2b02      	cmp	r3, #2
 800136e:	f040 80c5 	bne.w	80014fc <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8001372:	4b73      	ldr	r3, [pc, #460]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a72      	ldr	r2, [pc, #456]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 8001378:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800137c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800137e:	f7ff f8ff 	bl	8000580 <HAL_GetTick>
 8001382:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001384:	e008      	b.n	8001398 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001386:	f7ff f8fb 	bl	8000580 <HAL_GetTick>
 800138a:	4602      	mov	r2, r0
 800138c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800138e:	1ad3      	subs	r3, r2, r3
 8001390:	2b02      	cmp	r3, #2
 8001392:	d901      	bls.n	8001398 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8001394:	2303      	movs	r3, #3
 8001396:	e144      	b.n	8001622 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001398:	4b69      	ldr	r3, [pc, #420]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d1f0      	bne.n	8001386 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013a4:	4b66      	ldr	r3, [pc, #408]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 80013a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80013aa:	f003 0304 	and.w	r3, r3, #4
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d111      	bne.n	80013d6 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 80013b2:	4b63      	ldr	r3, [pc, #396]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 80013b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80013b8:	4a61      	ldr	r2, [pc, #388]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 80013ba:	f043 0304 	orr.w	r3, r3, #4
 80013be:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 80013c2:	4b5f      	ldr	r3, [pc, #380]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 80013c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80013c8:	f003 0304 	and.w	r3, r3, #4
 80013cc:	60fb      	str	r3, [r7, #12]
 80013ce:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 80013d0:	2301      	movs	r3, #1
 80013d2:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 80013d6:	4b5b      	ldr	r3, [pc, #364]	; (8001544 <HAL_RCC_OscConfig+0xccc>)
 80013d8:	68db      	ldr	r3, [r3, #12]
 80013da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80013de:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80013e2:	d102      	bne.n	80013ea <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 80013e4:	2301      	movs	r3, #1
 80013e6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80013ea:	4b56      	ldr	r3, [pc, #344]	; (8001544 <HAL_RCC_OscConfig+0xccc>)
 80013ec:	68db      	ldr	r3, [r3, #12]
 80013ee:	4a55      	ldr	r2, [pc, #340]	; (8001544 <HAL_RCC_OscConfig+0xccc>)
 80013f0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013f4:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 80013f6:	4b52      	ldr	r3, [pc, #328]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 80013f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80013fe:	f023 0303 	bic.w	r3, r3, #3
 8001402:	687a      	ldr	r2, [r7, #4]
 8001404:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800140a:	3a01      	subs	r2, #1
 800140c:	0212      	lsls	r2, r2, #8
 800140e:	4311      	orrs	r1, r2
 8001410:	687a      	ldr	r2, [r7, #4]
 8001412:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001414:	430a      	orrs	r2, r1
 8001416:	494a      	ldr	r1, [pc, #296]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 8001418:	4313      	orrs	r3, r2
 800141a:	628b      	str	r3, [r1, #40]	; 0x28
 800141c:	4b48      	ldr	r3, [pc, #288]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 800141e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001420:	4b49      	ldr	r3, [pc, #292]	; (8001548 <HAL_RCC_OscConfig+0xcd0>)
 8001422:	4013      	ands	r3, r2
 8001424:	687a      	ldr	r2, [r7, #4]
 8001426:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001428:	3a01      	subs	r2, #1
 800142a:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001432:	3a01      	subs	r2, #1
 8001434:	0252      	lsls	r2, r2, #9
 8001436:	b292      	uxth	r2, r2
 8001438:	4311      	orrs	r1, r2
 800143a:	687a      	ldr	r2, [r7, #4]
 800143c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800143e:	3a01      	subs	r2, #1
 8001440:	0412      	lsls	r2, r2, #16
 8001442:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8001446:	4311      	orrs	r1, r2
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800144c:	3a01      	subs	r2, #1
 800144e:	0612      	lsls	r2, r2, #24
 8001450:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8001454:	430a      	orrs	r2, r1
 8001456:	493a      	ldr	r1, [pc, #232]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 8001458:	4313      	orrs	r3, r2
 800145a:	634b      	str	r3, [r1, #52]	; 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 800145c:	4b38      	ldr	r3, [pc, #224]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 800145e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001460:	4a37      	ldr	r2, [pc, #220]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 8001462:	f023 0310 	bic.w	r3, r3, #16
 8001466:	6293      	str	r3, [r2, #40]	; 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800146c:	4a34      	ldr	r2, [pc, #208]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 800146e:	00db      	lsls	r3, r3, #3
 8001470:	6393      	str	r3, [r2, #56]	; 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8001472:	4b33      	ldr	r3, [pc, #204]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 8001474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001476:	4a32      	ldr	r2, [pc, #200]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 8001478:	f043 0310 	orr.w	r3, r3, #16
 800147c:	6293      	str	r3, [r2, #40]	; 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 800147e:	4b30      	ldr	r3, [pc, #192]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 8001480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001482:	f023 020c 	bic.w	r2, r3, #12
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800148a:	492d      	ldr	r1, [pc, #180]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 800148c:	4313      	orrs	r3, r2
 800148e:	628b      	str	r3, [r1, #40]	; 0x28

        if (pwrboosten == SET)
 8001490:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001494:	2b01      	cmp	r3, #1
 8001496:	d105      	bne.n	80014a4 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8001498:	4b2a      	ldr	r3, [pc, #168]	; (8001544 <HAL_RCC_OscConfig+0xccc>)
 800149a:	68db      	ldr	r3, [r3, #12]
 800149c:	4a29      	ldr	r2, [pc, #164]	; (8001544 <HAL_RCC_OscConfig+0xccc>)
 800149e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014a2:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 80014a4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80014a8:	2b01      	cmp	r3, #1
 80014aa:	d107      	bne.n	80014bc <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 80014ac:	4b24      	ldr	r3, [pc, #144]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 80014ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80014b2:	4a23      	ldr	r2, [pc, #140]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 80014b4:	f023 0304 	bic.w	r3, r3, #4
 80014b8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80014bc:	4b20      	ldr	r3, [pc, #128]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 80014be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014c0:	4a1f      	ldr	r2, [pc, #124]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 80014c2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014c6:	6293      	str	r3, [r2, #40]	; 0x28

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 80014c8:	4b1d      	ldr	r3, [pc, #116]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a1c      	ldr	r2, [pc, #112]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 80014ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014d2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80014d4:	f7ff f854 	bl	8000580 <HAL_GetTick>
 80014d8:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80014da:	e008      	b.n	80014ee <HAL_RCC_OscConfig+0xc76>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014dc:	f7ff f850 	bl	8000580 <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d901      	bls.n	80014ee <HAL_RCC_OscConfig+0xc76>
          {
            return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e099      	b.n	8001622 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80014ee:	4b14      	ldr	r3, [pc, #80]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d0f0      	beq.n	80014dc <HAL_RCC_OscConfig+0xc64>
 80014fa:	e091      	b.n	8001620 <HAL_RCC_OscConfig+0xda8>
        }
      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80014fc:	4b10      	ldr	r3, [pc, #64]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4a0f      	ldr	r2, [pc, #60]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 8001502:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001506:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001508:	f7ff f83a 	bl	8000580 <HAL_GetTick>
 800150c:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800150e:	e008      	b.n	8001522 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001510:	f7ff f836 	bl	8000580 <HAL_GetTick>
 8001514:	4602      	mov	r2, r0
 8001516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001518:	1ad3      	subs	r3, r2, r3
 800151a:	2b02      	cmp	r3, #2
 800151c:	d901      	bls.n	8001522 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 800151e:	2303      	movs	r3, #3
 8001520:	e07f      	b.n	8001622 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001522:	4b07      	ldr	r3, [pc, #28]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800152a:	2b00      	cmp	r3, #0
 800152c:	d1f0      	bne.n	8001510 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 800152e:	4b04      	ldr	r3, [pc, #16]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 8001530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001532:	4a03      	ldr	r2, [pc, #12]	; (8001540 <HAL_RCC_OscConfig+0xcc8>)
 8001534:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8001538:	f023 0303 	bic.w	r3, r3, #3
 800153c:	6293      	str	r3, [r2, #40]	; 0x28
 800153e:	e06f      	b.n	8001620 <HAL_RCC_OscConfig+0xda8>
 8001540:	46020c00 	.word	0x46020c00
 8001544:	46020800 	.word	0x46020800
 8001548:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800154c:	4b37      	ldr	r3, [pc, #220]	; (800162c <HAL_RCC_OscConfig+0xdb4>)
 800154e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001550:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001552:	4b36      	ldr	r3, [pc, #216]	; (800162c <HAL_RCC_OscConfig+0xdb4>)
 8001554:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001556:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800155c:	2b01      	cmp	r3, #1
 800155e:	d039      	beq.n	80015d4 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8001560:	69fb      	ldr	r3, [r7, #28]
 8001562:	f003 0203 	and.w	r2, r3, #3
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800156a:	429a      	cmp	r2, r3
 800156c:	d132      	bne.n	80015d4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	0a1b      	lsrs	r3, r3, #8
 8001572:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157a:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 800157c:	429a      	cmp	r2, r3
 800157e:	d129      	bne.n	80015d4 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8001580:	69fb      	ldr	r3, [r7, #28]
 8001582:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 800158a:	429a      	cmp	r2, r3
 800158c:	d122      	bne.n	80015d4 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800158e:	69bb      	ldr	r3, [r7, #24]
 8001590:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001598:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 800159a:	429a      	cmp	r2, r3
 800159c:	d11a      	bne.n	80015d4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 800159e:	69bb      	ldr	r3, [r7, #24]
 80015a0:	0a5b      	lsrs	r3, r3, #9
 80015a2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015aa:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d111      	bne.n	80015d4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80015b0:	69bb      	ldr	r3, [r7, #24]
 80015b2:	0c1b      	lsrs	r3, r3, #16
 80015b4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80015bc:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80015be:	429a      	cmp	r2, r3
 80015c0:	d108      	bne.n	80015d4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 80015c2:	69bb      	ldr	r3, [r7, #24]
 80015c4:	0e1b      	lsrs	r3, r3, #24
 80015c6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015ce:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d001      	beq.n	80015d8 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 80015d4:	2301      	movs	r3, #1
 80015d6:	e024      	b.n	8001622 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80015d8:	4b14      	ldr	r3, [pc, #80]	; (800162c <HAL_RCC_OscConfig+0xdb4>)
 80015da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015dc:	08db      	lsrs	r3, r3, #3
 80015de:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80015e6:	429a      	cmp	r2, r3
 80015e8:	d01a      	beq.n	8001620 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80015ea:	4b10      	ldr	r3, [pc, #64]	; (800162c <HAL_RCC_OscConfig+0xdb4>)
 80015ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ee:	4a0f      	ldr	r2, [pc, #60]	; (800162c <HAL_RCC_OscConfig+0xdb4>)
 80015f0:	f023 0310 	bic.w	r3, r3, #16
 80015f4:	6293      	str	r3, [r2, #40]	; 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015f6:	f7fe ffc3 	bl	8000580 <HAL_GetTick>
 80015fa:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 80015fc:	bf00      	nop
 80015fe:	f7fe ffbf 	bl	8000580 <HAL_GetTick>
 8001602:	4602      	mov	r2, r0
 8001604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001606:	4293      	cmp	r3, r2
 8001608:	d0f9      	beq.n	80015fe <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800160e:	4a07      	ldr	r2, [pc, #28]	; (800162c <HAL_RCC_OscConfig+0xdb4>)
 8001610:	00db      	lsls	r3, r3, #3
 8001612:	6393      	str	r3, [r2, #56]	; 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8001614:	4b05      	ldr	r3, [pc, #20]	; (800162c <HAL_RCC_OscConfig+0xdb4>)
 8001616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001618:	4a04      	ldr	r2, [pc, #16]	; (800162c <HAL_RCC_OscConfig+0xdb4>)
 800161a:	f043 0310 	orr.w	r3, r3, #16
 800161e:	6293      	str	r3, [r2, #40]	; 0x28
      }
    }
  }
  return HAL_OK;
 8001620:	2300      	movs	r3, #0
}
 8001622:	4618      	mov	r0, r3
 8001624:	3738      	adds	r7, #56	; 0x38
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	46020c00 	.word	0x46020c00

08001630 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b086      	sub	sp, #24
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d101      	bne.n	8001644 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e1d9      	b.n	80019f8 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001644:	4b9b      	ldr	r3, [pc, #620]	; (80018b4 <HAL_RCC_ClockConfig+0x284>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f003 030f 	and.w	r3, r3, #15
 800164c:	683a      	ldr	r2, [r7, #0]
 800164e:	429a      	cmp	r2, r3
 8001650:	d910      	bls.n	8001674 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001652:	4b98      	ldr	r3, [pc, #608]	; (80018b4 <HAL_RCC_ClockConfig+0x284>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f023 020f 	bic.w	r2, r3, #15
 800165a:	4996      	ldr	r1, [pc, #600]	; (80018b4 <HAL_RCC_ClockConfig+0x284>)
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	4313      	orrs	r3, r2
 8001660:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001662:	4b94      	ldr	r3, [pc, #592]	; (80018b4 <HAL_RCC_ClockConfig+0x284>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 030f 	and.w	r3, r3, #15
 800166a:	683a      	ldr	r2, [r7, #0]
 800166c:	429a      	cmp	r2, r3
 800166e:	d001      	beq.n	8001674 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001670:	2301      	movs	r3, #1
 8001672:	e1c1      	b.n	80019f8 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f003 0310 	and.w	r3, r3, #16
 800167c:	2b00      	cmp	r3, #0
 800167e:	d010      	beq.n	80016a2 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	695a      	ldr	r2, [r3, #20]
 8001684:	4b8c      	ldr	r3, [pc, #560]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 8001686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001688:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800168c:	429a      	cmp	r2, r3
 800168e:	d908      	bls.n	80016a2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8001690:	4b89      	ldr	r3, [pc, #548]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 8001692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001694:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	695b      	ldr	r3, [r3, #20]
 800169c:	4986      	ldr	r1, [pc, #536]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 800169e:	4313      	orrs	r3, r2
 80016a0:	624b      	str	r3, [r1, #36]	; 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 0308 	and.w	r3, r3, #8
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d012      	beq.n	80016d4 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	691a      	ldr	r2, [r3, #16]
 80016b2:	4b81      	ldr	r3, [pc, #516]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 80016b4:	6a1b      	ldr	r3, [r3, #32]
 80016b6:	091b      	lsrs	r3, r3, #4
 80016b8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80016bc:	429a      	cmp	r2, r3
 80016be:	d909      	bls.n	80016d4 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80016c0:	4b7d      	ldr	r3, [pc, #500]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 80016c2:	6a1b      	ldr	r3, [r3, #32]
 80016c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	691b      	ldr	r3, [r3, #16]
 80016cc:	011b      	lsls	r3, r3, #4
 80016ce:	497a      	ldr	r1, [pc, #488]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 80016d0:	4313      	orrs	r3, r2
 80016d2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f003 0304 	and.w	r3, r3, #4
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d010      	beq.n	8001702 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	68da      	ldr	r2, [r3, #12]
 80016e4:	4b74      	ldr	r3, [pc, #464]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 80016e6:	6a1b      	ldr	r3, [r3, #32]
 80016e8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d908      	bls.n	8001702 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80016f0:	4b71      	ldr	r3, [pc, #452]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 80016f2:	6a1b      	ldr	r3, [r3, #32]
 80016f4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	496e      	ldr	r1, [pc, #440]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 80016fe:	4313      	orrs	r3, r2
 8001700:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f003 0302 	and.w	r3, r3, #2
 800170a:	2b00      	cmp	r3, #0
 800170c:	d010      	beq.n	8001730 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	689a      	ldr	r2, [r3, #8]
 8001712:	4b69      	ldr	r3, [pc, #420]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 8001714:	6a1b      	ldr	r3, [r3, #32]
 8001716:	f003 030f 	and.w	r3, r3, #15
 800171a:	429a      	cmp	r2, r3
 800171c:	d908      	bls.n	8001730 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800171e:	4b66      	ldr	r3, [pc, #408]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 8001720:	6a1b      	ldr	r3, [r3, #32]
 8001722:	f023 020f 	bic.w	r2, r3, #15
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	4963      	ldr	r1, [pc, #396]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 800172c:	4313      	orrs	r3, r2
 800172e:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f003 0301 	and.w	r3, r3, #1
 8001738:	2b00      	cmp	r3, #0
 800173a:	f000 80d2 	beq.w	80018e2 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 800173e:	2300      	movs	r3, #0
 8001740:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	2b03      	cmp	r3, #3
 8001748:	d143      	bne.n	80017d2 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800174a:	4b5b      	ldr	r3, [pc, #364]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 800174c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001750:	f003 0304 	and.w	r3, r3, #4
 8001754:	2b00      	cmp	r3, #0
 8001756:	d110      	bne.n	800177a <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001758:	4b57      	ldr	r3, [pc, #348]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 800175a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800175e:	4a56      	ldr	r2, [pc, #344]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 8001760:	f043 0304 	orr.w	r3, r3, #4
 8001764:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8001768:	4b53      	ldr	r3, [pc, #332]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 800176a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800176e:	f003 0304 	and.w	r3, r3, #4
 8001772:	60bb      	str	r3, [r7, #8]
 8001774:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8001776:	2301      	movs	r3, #1
 8001778:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 800177a:	f7fe ff01 	bl	8000580 <HAL_GetTick>
 800177e:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8001780:	4b4e      	ldr	r3, [pc, #312]	; (80018bc <HAL_RCC_ClockConfig+0x28c>)
 8001782:	68db      	ldr	r3, [r3, #12]
 8001784:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001788:	2b00      	cmp	r3, #0
 800178a:	d00f      	beq.n	80017ac <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 800178c:	e008      	b.n	80017a0 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 800178e:	f7fe fef7 	bl	8000580 <HAL_GetTick>
 8001792:	4602      	mov	r2, r0
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	1ad3      	subs	r3, r2, r3
 8001798:	2b02      	cmp	r3, #2
 800179a:	d901      	bls.n	80017a0 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 800179c:	2303      	movs	r3, #3
 800179e:	e12b      	b.n	80019f8 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80017a0:	4b46      	ldr	r3, [pc, #280]	; (80018bc <HAL_RCC_ClockConfig+0x28c>)
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d0f0      	beq.n	800178e <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80017ac:	7dfb      	ldrb	r3, [r7, #23]
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d107      	bne.n	80017c2 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80017b2:	4b41      	ldr	r3, [pc, #260]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 80017b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017b8:	4a3f      	ldr	r2, [pc, #252]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 80017ba:	f023 0304 	bic.w	r3, r3, #4
 80017be:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80017c2:	4b3d      	ldr	r3, [pc, #244]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d121      	bne.n	8001812 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 80017ce:	2301      	movs	r3, #1
 80017d0:	e112      	b.n	80019f8 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	d107      	bne.n	80017ea <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017da:	4b37      	ldr	r3, [pc, #220]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d115      	bne.n	8001812 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e106      	b.n	80019f8 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d107      	bne.n	8001802 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80017f2:	4b31      	ldr	r3, [pc, #196]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 0304 	and.w	r3, r3, #4
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d109      	bne.n	8001812 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e0fa      	b.n	80019f8 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001802:	4b2d      	ldr	r3, [pc, #180]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800180a:	2b00      	cmp	r3, #0
 800180c:	d101      	bne.n	8001812 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e0f2      	b.n	80019f8 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8001812:	4b29      	ldr	r3, [pc, #164]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 8001814:	69db      	ldr	r3, [r3, #28]
 8001816:	f023 0203 	bic.w	r2, r3, #3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	4926      	ldr	r1, [pc, #152]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 8001820:	4313      	orrs	r3, r2
 8001822:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8001824:	f7fe feac 	bl	8000580 <HAL_GetTick>
 8001828:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	2b03      	cmp	r3, #3
 8001830:	d112      	bne.n	8001858 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001832:	e00a      	b.n	800184a <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001834:	f7fe fea4 	bl	8000580 <HAL_GetTick>
 8001838:	4602      	mov	r2, r0
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001842:	4293      	cmp	r3, r2
 8001844:	d901      	bls.n	800184a <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8001846:	2303      	movs	r3, #3
 8001848:	e0d6      	b.n	80019f8 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800184a:	4b1b      	ldr	r3, [pc, #108]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 800184c:	69db      	ldr	r3, [r3, #28]
 800184e:	f003 030c 	and.w	r3, r3, #12
 8001852:	2b0c      	cmp	r3, #12
 8001854:	d1ee      	bne.n	8001834 <HAL_RCC_ClockConfig+0x204>
 8001856:	e044      	b.n	80018e2 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	2b02      	cmp	r3, #2
 800185e:	d112      	bne.n	8001886 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001860:	e00a      	b.n	8001878 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001862:	f7fe fe8d 	bl	8000580 <HAL_GetTick>
 8001866:	4602      	mov	r2, r0
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	1ad3      	subs	r3, r2, r3
 800186c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001870:	4293      	cmp	r3, r2
 8001872:	d901      	bls.n	8001878 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001874:	2303      	movs	r3, #3
 8001876:	e0bf      	b.n	80019f8 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001878:	4b0f      	ldr	r3, [pc, #60]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 800187a:	69db      	ldr	r3, [r3, #28]
 800187c:	f003 030c 	and.w	r3, r3, #12
 8001880:	2b08      	cmp	r3, #8
 8001882:	d1ee      	bne.n	8001862 <HAL_RCC_ClockConfig+0x232>
 8001884:	e02d      	b.n	80018e2 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d123      	bne.n	80018d6 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800188e:	e00a      	b.n	80018a6 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001890:	f7fe fe76 	bl	8000580 <HAL_GetTick>
 8001894:	4602      	mov	r2, r0
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	f241 3288 	movw	r2, #5000	; 0x1388
 800189e:	4293      	cmp	r3, r2
 80018a0:	d901      	bls.n	80018a6 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 80018a2:	2303      	movs	r3, #3
 80018a4:	e0a8      	b.n	80019f8 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80018a6:	4b04      	ldr	r3, [pc, #16]	; (80018b8 <HAL_RCC_ClockConfig+0x288>)
 80018a8:	69db      	ldr	r3, [r3, #28]
 80018aa:	f003 030c 	and.w	r3, r3, #12
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d1ee      	bne.n	8001890 <HAL_RCC_ClockConfig+0x260>
 80018b2:	e016      	b.n	80018e2 <HAL_RCC_ClockConfig+0x2b2>
 80018b4:	40022000 	.word	0x40022000
 80018b8:	46020c00 	.word	0x46020c00
 80018bc:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018c0:	f7fe fe5e 	bl	8000580 <HAL_GetTick>
 80018c4:	4602      	mov	r2, r0
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d901      	bls.n	80018d6 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 80018d2:	2303      	movs	r3, #3
 80018d4:	e090      	b.n	80019f8 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80018d6:	4b4a      	ldr	r3, [pc, #296]	; (8001a00 <HAL_RCC_ClockConfig+0x3d0>)
 80018d8:	69db      	ldr	r3, [r3, #28]
 80018da:	f003 030c 	and.w	r3, r3, #12
 80018de:	2b04      	cmp	r3, #4
 80018e0:	d1ee      	bne.n	80018c0 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 0302 	and.w	r3, r3, #2
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d010      	beq.n	8001910 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	689a      	ldr	r2, [r3, #8]
 80018f2:	4b43      	ldr	r3, [pc, #268]	; (8001a00 <HAL_RCC_ClockConfig+0x3d0>)
 80018f4:	6a1b      	ldr	r3, [r3, #32]
 80018f6:	f003 030f 	and.w	r3, r3, #15
 80018fa:	429a      	cmp	r2, r3
 80018fc:	d208      	bcs.n	8001910 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80018fe:	4b40      	ldr	r3, [pc, #256]	; (8001a00 <HAL_RCC_ClockConfig+0x3d0>)
 8001900:	6a1b      	ldr	r3, [r3, #32]
 8001902:	f023 020f 	bic.w	r2, r3, #15
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	493d      	ldr	r1, [pc, #244]	; (8001a00 <HAL_RCC_ClockConfig+0x3d0>)
 800190c:	4313      	orrs	r3, r2
 800190e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001910:	4b3c      	ldr	r3, [pc, #240]	; (8001a04 <HAL_RCC_ClockConfig+0x3d4>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f003 030f 	and.w	r3, r3, #15
 8001918:	683a      	ldr	r2, [r7, #0]
 800191a:	429a      	cmp	r2, r3
 800191c:	d210      	bcs.n	8001940 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800191e:	4b39      	ldr	r3, [pc, #228]	; (8001a04 <HAL_RCC_ClockConfig+0x3d4>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f023 020f 	bic.w	r2, r3, #15
 8001926:	4937      	ldr	r1, [pc, #220]	; (8001a04 <HAL_RCC_ClockConfig+0x3d4>)
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	4313      	orrs	r3, r2
 800192c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800192e:	4b35      	ldr	r3, [pc, #212]	; (8001a04 <HAL_RCC_ClockConfig+0x3d4>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f003 030f 	and.w	r3, r3, #15
 8001936:	683a      	ldr	r2, [r7, #0]
 8001938:	429a      	cmp	r2, r3
 800193a:	d001      	beq.n	8001940 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e05b      	b.n	80019f8 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f003 0304 	and.w	r3, r3, #4
 8001948:	2b00      	cmp	r3, #0
 800194a:	d010      	beq.n	800196e <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	68da      	ldr	r2, [r3, #12]
 8001950:	4b2b      	ldr	r3, [pc, #172]	; (8001a00 <HAL_RCC_ClockConfig+0x3d0>)
 8001952:	6a1b      	ldr	r3, [r3, #32]
 8001954:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001958:	429a      	cmp	r2, r3
 800195a:	d208      	bcs.n	800196e <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 800195c:	4b28      	ldr	r3, [pc, #160]	; (8001a00 <HAL_RCC_ClockConfig+0x3d0>)
 800195e:	6a1b      	ldr	r3, [r3, #32]
 8001960:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	4925      	ldr	r1, [pc, #148]	; (8001a00 <HAL_RCC_ClockConfig+0x3d0>)
 800196a:	4313      	orrs	r3, r2
 800196c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 0308 	and.w	r3, r3, #8
 8001976:	2b00      	cmp	r3, #0
 8001978:	d012      	beq.n	80019a0 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	691a      	ldr	r2, [r3, #16]
 800197e:	4b20      	ldr	r3, [pc, #128]	; (8001a00 <HAL_RCC_ClockConfig+0x3d0>)
 8001980:	6a1b      	ldr	r3, [r3, #32]
 8001982:	091b      	lsrs	r3, r3, #4
 8001984:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001988:	429a      	cmp	r2, r3
 800198a:	d209      	bcs.n	80019a0 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 800198c:	4b1c      	ldr	r3, [pc, #112]	; (8001a00 <HAL_RCC_ClockConfig+0x3d0>)
 800198e:	6a1b      	ldr	r3, [r3, #32]
 8001990:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	691b      	ldr	r3, [r3, #16]
 8001998:	011b      	lsls	r3, r3, #4
 800199a:	4919      	ldr	r1, [pc, #100]	; (8001a00 <HAL_RCC_ClockConfig+0x3d0>)
 800199c:	4313      	orrs	r3, r2
 800199e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0310 	and.w	r3, r3, #16
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d010      	beq.n	80019ce <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	695a      	ldr	r2, [r3, #20]
 80019b0:	4b13      	ldr	r3, [pc, #76]	; (8001a00 <HAL_RCC_ClockConfig+0x3d0>)
 80019b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80019b8:	429a      	cmp	r2, r3
 80019ba:	d208      	bcs.n	80019ce <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 80019bc:	4b10      	ldr	r3, [pc, #64]	; (8001a00 <HAL_RCC_ClockConfig+0x3d0>)
 80019be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	695b      	ldr	r3, [r3, #20]
 80019c8:	490d      	ldr	r1, [pc, #52]	; (8001a00 <HAL_RCC_ClockConfig+0x3d0>)
 80019ca:	4313      	orrs	r3, r2
 80019cc:	624b      	str	r3, [r1, #36]	; 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80019ce:	f000 f821 	bl	8001a14 <HAL_RCC_GetSysClockFreq>
 80019d2:	4602      	mov	r2, r0
 80019d4:	4b0a      	ldr	r3, [pc, #40]	; (8001a00 <HAL_RCC_ClockConfig+0x3d0>)
 80019d6:	6a1b      	ldr	r3, [r3, #32]
 80019d8:	f003 030f 	and.w	r3, r3, #15
 80019dc:	490a      	ldr	r1, [pc, #40]	; (8001a08 <HAL_RCC_ClockConfig+0x3d8>)
 80019de:	5ccb      	ldrb	r3, [r1, r3]
 80019e0:	fa22 f303 	lsr.w	r3, r2, r3
 80019e4:	4a09      	ldr	r2, [pc, #36]	; (8001a0c <HAL_RCC_ClockConfig+0x3dc>)
 80019e6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80019e8:	4b09      	ldr	r3, [pc, #36]	; (8001a10 <HAL_RCC_ClockConfig+0x3e0>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7fe fd7d 	bl	80004ec <HAL_InitTick>
 80019f2:	4603      	mov	r3, r0
 80019f4:	73fb      	strb	r3, [r7, #15]

  return status;
 80019f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3718      	adds	r7, #24
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	46020c00 	.word	0x46020c00
 8001a04:	40022000 	.word	0x40022000
 8001a08:	08001dc8 	.word	0x08001dc8
 8001a0c:	20000000 	.word	0x20000000
 8001a10:	20000004 	.word	0x20000004

08001a14 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b08b      	sub	sp, #44	; 0x2c
 8001a18:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a22:	4b78      	ldr	r3, [pc, #480]	; (8001c04 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001a24:	69db      	ldr	r3, [r3, #28]
 8001a26:	f003 030c 	and.w	r3, r3, #12
 8001a2a:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a2c:	4b75      	ldr	r3, [pc, #468]	; (8001c04 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a30:	f003 0303 	and.w	r3, r3, #3
 8001a34:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d005      	beq.n	8001a48 <HAL_RCC_GetSysClockFreq+0x34>
 8001a3c:	69bb      	ldr	r3, [r7, #24]
 8001a3e:	2b0c      	cmp	r3, #12
 8001a40:	d121      	bne.n	8001a86 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d11e      	bne.n	8001a86 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8001a48:	4b6e      	ldr	r3, [pc, #440]	; (8001c04 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d107      	bne.n	8001a64 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8001a54:	4b6b      	ldr	r3, [pc, #428]	; (8001c04 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001a56:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001a5a:	0b1b      	lsrs	r3, r3, #12
 8001a5c:	f003 030f 	and.w	r3, r3, #15
 8001a60:	627b      	str	r3, [r7, #36]	; 0x24
 8001a62:	e005      	b.n	8001a70 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8001a64:	4b67      	ldr	r3, [pc, #412]	; (8001c04 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	0f1b      	lsrs	r3, r3, #28
 8001a6a:	f003 030f 	and.w	r3, r3, #15
 8001a6e:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001a70:	4a65      	ldr	r2, [pc, #404]	; (8001c08 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8001a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a78:	627b      	str	r3, [r7, #36]	; 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001a7a:	69bb      	ldr	r3, [r7, #24]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d110      	bne.n	8001aa2 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a82:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001a84:	e00d      	b.n	8001aa2 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a86:	4b5f      	ldr	r3, [pc, #380]	; (8001c04 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001a88:	69db      	ldr	r3, [r3, #28]
 8001a8a:	f003 030c 	and.w	r3, r3, #12
 8001a8e:	2b04      	cmp	r3, #4
 8001a90:	d102      	bne.n	8001a98 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001a92:	4b5e      	ldr	r3, [pc, #376]	; (8001c0c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8001a94:	623b      	str	r3, [r7, #32]
 8001a96:	e004      	b.n	8001aa2 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a98:	69bb      	ldr	r3, [r7, #24]
 8001a9a:	2b08      	cmp	r3, #8
 8001a9c:	d101      	bne.n	8001aa2 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001a9e:	4b5b      	ldr	r3, [pc, #364]	; (8001c0c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8001aa0:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001aa2:	69bb      	ldr	r3, [r7, #24]
 8001aa4:	2b0c      	cmp	r3, #12
 8001aa6:	f040 80a5 	bne.w	8001bf4 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8001aaa:	4b56      	ldr	r3, [pc, #344]	; (8001c04 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001aac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aae:	f003 0303 	and.w	r3, r3, #3
 8001ab2:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8001ab4:	4b53      	ldr	r3, [pc, #332]	; (8001c04 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001ab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ab8:	0a1b      	lsrs	r3, r3, #8
 8001aba:	f003 030f 	and.w	r3, r3, #15
 8001abe:	3301      	adds	r3, #1
 8001ac0:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8001ac2:	4b50      	ldr	r3, [pc, #320]	; (8001c04 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001ac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ac6:	091b      	lsrs	r3, r3, #4
 8001ac8:	f003 0301 	and.w	r3, r3, #1
 8001acc:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8001ace:	4b4d      	ldr	r3, [pc, #308]	; (8001c04 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ad2:	08db      	lsrs	r3, r3, #3
 8001ad4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001ad8:	68ba      	ldr	r2, [r7, #8]
 8001ada:	fb02 f303 	mul.w	r3, r2, r3
 8001ade:	ee07 3a90 	vmov	s15, r3
 8001ae2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ae6:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d003      	beq.n	8001af8 <HAL_RCC_GetSysClockFreq+0xe4>
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	2b03      	cmp	r3, #3
 8001af4:	d022      	beq.n	8001b3c <HAL_RCC_GetSysClockFreq+0x128>
 8001af6:	e043      	b.n	8001b80 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	ee07 3a90 	vmov	s15, r3
 8001afe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b02:	eddf 6a43 	vldr	s13, [pc, #268]	; 8001c10 <HAL_RCC_GetSysClockFreq+0x1fc>
 8001b06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001b0a:	4b3e      	ldr	r3, [pc, #248]	; (8001c04 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001b0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b12:	ee07 3a90 	vmov	s15, r3
 8001b16:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8001b1a:	ed97 6a01 	vldr	s12, [r7, #4]
 8001b1e:	eddf 5a3d 	vldr	s11, [pc, #244]	; 8001c14 <HAL_RCC_GetSysClockFreq+0x200>
 8001b22:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b26:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8001b2a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001b2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b36:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001b3a:	e046      	b.n	8001bca <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	ee07 3a90 	vmov	s15, r3
 8001b42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b46:	eddf 6a32 	vldr	s13, [pc, #200]	; 8001c10 <HAL_RCC_GetSysClockFreq+0x1fc>
 8001b4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001b4e:	4b2d      	ldr	r3, [pc, #180]	; (8001c04 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001b50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b56:	ee07 3a90 	vmov	s15, r3
 8001b5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8001b5e:	ed97 6a01 	vldr	s12, [r7, #4]
 8001b62:	eddf 5a2c 	vldr	s11, [pc, #176]	; 8001c14 <HAL_RCC_GetSysClockFreq+0x200>
 8001b66:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8001b6e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001b72:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001b7e:	e024      	b.n	8001bca <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b82:	ee07 3a90 	vmov	s15, r3
 8001b86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	ee07 3a90 	vmov	s15, r3
 8001b90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001b98:	4b1a      	ldr	r3, [pc, #104]	; (8001c04 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001b9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ba0:	ee07 3a90 	vmov	s15, r3
 8001ba4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8001ba8:	ed97 6a01 	vldr	s12, [r7, #4]
 8001bac:	eddf 5a19 	vldr	s11, [pc, #100]	; 8001c14 <HAL_RCC_GetSysClockFreq+0x200>
 8001bb0:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001bb4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8001bb8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001bbc:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001bc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bc4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001bc8:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8001bca:	4b0e      	ldr	r3, [pc, #56]	; (8001c04 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001bcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bce:	0e1b      	lsrs	r3, r3, #24
 8001bd0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001bd4:	3301      	adds	r3, #1
 8001bd6:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	ee07 3a90 	vmov	s15, r3
 8001bde:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001be2:	edd7 6a07 	vldr	s13, [r7, #28]
 8001be6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001bee:	ee17 3a90 	vmov	r3, s15
 8001bf2:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8001bf4:	6a3b      	ldr	r3, [r7, #32]
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	372c      	adds	r7, #44	; 0x2c
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	46020c00 	.word	0x46020c00
 8001c08:	08001dd8 	.word	0x08001dd8
 8001c0c:	00f42400 	.word	0x00f42400
 8001c10:	4b742400 	.word	0x4b742400
 8001c14:	46000000 	.word	0x46000000

08001c18 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001c1c:	f7ff fefa 	bl	8001a14 <HAL_RCC_GetSysClockFreq>
 8001c20:	4602      	mov	r2, r0
 8001c22:	4b07      	ldr	r3, [pc, #28]	; (8001c40 <HAL_RCC_GetHCLKFreq+0x28>)
 8001c24:	6a1b      	ldr	r3, [r3, #32]
 8001c26:	f003 030f 	and.w	r3, r3, #15
 8001c2a:	4906      	ldr	r1, [pc, #24]	; (8001c44 <HAL_RCC_GetHCLKFreq+0x2c>)
 8001c2c:	5ccb      	ldrb	r3, [r1, r3]
 8001c2e:	fa22 f303 	lsr.w	r3, r2, r3
 8001c32:	4a05      	ldr	r2, [pc, #20]	; (8001c48 <HAL_RCC_GetHCLKFreq+0x30>)
 8001c34:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8001c36:	4b04      	ldr	r3, [pc, #16]	; (8001c48 <HAL_RCC_GetHCLKFreq+0x30>)
 8001c38:	681b      	ldr	r3, [r3, #0]
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	46020c00 	.word	0x46020c00
 8001c44:	08001dc8 	.word	0x08001dc8
 8001c48:	20000000 	.word	0x20000000

08001c4c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b086      	sub	sp, #24
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001c54:	4b3e      	ldr	r3, [pc, #248]	; (8001d50 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8001c56:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c5a:	f003 0304 	and.w	r3, r3, #4
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d003      	beq.n	8001c6a <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001c62:	f7fe fdfb 	bl	800085c <HAL_PWREx_GetVoltageRange>
 8001c66:	6178      	str	r0, [r7, #20]
 8001c68:	e019      	b.n	8001c9e <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001c6a:	4b39      	ldr	r3, [pc, #228]	; (8001d50 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8001c6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c70:	4a37      	ldr	r2, [pc, #220]	; (8001d50 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8001c72:	f043 0304 	orr.w	r3, r3, #4
 8001c76:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8001c7a:	4b35      	ldr	r3, [pc, #212]	; (8001d50 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8001c7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c80:	f003 0304 	and.w	r3, r3, #4
 8001c84:	60fb      	str	r3, [r7, #12]
 8001c86:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001c88:	f7fe fde8 	bl	800085c <HAL_PWREx_GetVoltageRange>
 8001c8c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001c8e:	4b30      	ldr	r3, [pc, #192]	; (8001d50 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8001c90:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c94:	4a2e      	ldr	r2, [pc, #184]	; (8001d50 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8001c96:	f023 0304 	bic.w	r3, r3, #4
 8001c9a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001ca4:	d003      	beq.n	8001cae <RCC_SetFlashLatencyFromMSIRange+0x62>
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001cac:	d109      	bne.n	8001cc2 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001cb4:	d202      	bcs.n	8001cbc <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8001cba:	e033      	b.n	8001d24 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8001cc0:	e030      	b.n	8001d24 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001cc8:	d208      	bcs.n	8001cdc <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cd0:	d102      	bne.n	8001cd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	613b      	str	r3, [r7, #16]
 8001cd6:	e025      	b.n	8001d24 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e035      	b.n	8001d48 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001ce2:	d90f      	bls.n	8001d04 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d109      	bne.n	8001cfe <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8001cf0:	d902      	bls.n	8001cf8 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	613b      	str	r3, [r7, #16]
 8001cf6:	e015      	b.n	8001d24 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	613b      	str	r3, [r7, #16]
 8001cfc:	e012      	b.n	8001d24 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8001cfe:	2300      	movs	r3, #0
 8001d00:	613b      	str	r3, [r7, #16]
 8001d02:	e00f      	b.n	8001d24 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001d0a:	d109      	bne.n	8001d20 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d12:	d102      	bne.n	8001d1a <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8001d14:	2301      	movs	r3, #1
 8001d16:	613b      	str	r3, [r7, #16]
 8001d18:	e004      	b.n	8001d24 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	613b      	str	r3, [r7, #16]
 8001d1e:	e001      	b.n	8001d24 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8001d20:	2301      	movs	r3, #1
 8001d22:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001d24:	4b0b      	ldr	r3, [pc, #44]	; (8001d54 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f023 020f 	bic.w	r2, r3, #15
 8001d2c:	4909      	ldr	r1, [pc, #36]	; (8001d54 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8001d34:	4b07      	ldr	r3, [pc, #28]	; (8001d54 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 030f 	and.w	r3, r3, #15
 8001d3c:	693a      	ldr	r2, [r7, #16]
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	d001      	beq.n	8001d46 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	e000      	b.n	8001d48 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8001d46:	2300      	movs	r3, #0
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3718      	adds	r7, #24
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	46020c00 	.word	0x46020c00
 8001d54:	40022000 	.word	0x40022000

08001d58 <memset>:
 8001d58:	4402      	add	r2, r0
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d100      	bne.n	8001d62 <memset+0xa>
 8001d60:	4770      	bx	lr
 8001d62:	f803 1b01 	strb.w	r1, [r3], #1
 8001d66:	e7f9      	b.n	8001d5c <memset+0x4>

08001d68 <__libc_init_array>:
 8001d68:	b570      	push	{r4, r5, r6, lr}
 8001d6a:	4d0d      	ldr	r5, [pc, #52]	; (8001da0 <__libc_init_array+0x38>)
 8001d6c:	2600      	movs	r6, #0
 8001d6e:	4c0d      	ldr	r4, [pc, #52]	; (8001da4 <__libc_init_array+0x3c>)
 8001d70:	1b64      	subs	r4, r4, r5
 8001d72:	10a4      	asrs	r4, r4, #2
 8001d74:	42a6      	cmp	r6, r4
 8001d76:	d109      	bne.n	8001d8c <__libc_init_array+0x24>
 8001d78:	4d0b      	ldr	r5, [pc, #44]	; (8001da8 <__libc_init_array+0x40>)
 8001d7a:	2600      	movs	r6, #0
 8001d7c:	4c0b      	ldr	r4, [pc, #44]	; (8001dac <__libc_init_array+0x44>)
 8001d7e:	f000 f817 	bl	8001db0 <_init>
 8001d82:	1b64      	subs	r4, r4, r5
 8001d84:	10a4      	asrs	r4, r4, #2
 8001d86:	42a6      	cmp	r6, r4
 8001d88:	d105      	bne.n	8001d96 <__libc_init_array+0x2e>
 8001d8a:	bd70      	pop	{r4, r5, r6, pc}
 8001d8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d90:	3601      	adds	r6, #1
 8001d92:	4798      	blx	r3
 8001d94:	e7ee      	b.n	8001d74 <__libc_init_array+0xc>
 8001d96:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d9a:	3601      	adds	r6, #1
 8001d9c:	4798      	blx	r3
 8001d9e:	e7f2      	b.n	8001d86 <__libc_init_array+0x1e>
 8001da0:	08001e18 	.word	0x08001e18
 8001da4:	08001e18 	.word	0x08001e18
 8001da8:	08001e18 	.word	0x08001e18
 8001dac:	08001e1c 	.word	0x08001e1c

08001db0 <_init>:
 8001db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001db2:	bf00      	nop
 8001db4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001db6:	bc08      	pop	{r3}
 8001db8:	469e      	mov	lr, r3
 8001dba:	4770      	bx	lr

08001dbc <_fini>:
 8001dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dbe:	bf00      	nop
 8001dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001dc2:	bc08      	pop	{r3}
 8001dc4:	469e      	mov	lr, r3
 8001dc6:	4770      	bx	lr
