$date
	Sat Nov 21 22:24:26 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module vaddsws_tb $end
$var wire 32 ! vrt [31:0] $end
$var wire 1 " sat $end
$var reg 32 # vra [31:0] $end
$var reg 32 $ vrb [31:0] $end
$scope module add $end
$var wire 32 % vra [31:0] $end
$var wire 32 & vrb [31:0] $end
$var wire 32 ' vrt [31:0] $end
$var wire 32 ( sum [31:0] $end
$var wire 1 " sat $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111111111111111111111111110 (
b11111111111111111111111111111110 '
b11111111111111111111111111111111 &
b11111111111111111111111111111111 %
b11111111111111111111111111111111 $
b11111111111111111111111111111111 #
1"
b11111111111111111111111111111110 !
$end
#100
b1110111011101110111011101110111 !
b1110111011101110111011101110111 '
0"
b1110111011101110111011101110111 (
b1110110010101000011001000010000 $
b1110110010101000011001000010000 &
b1001000110100010101100111 #
b1001000110100010101100111 %
#200
