/*
 * SPDX-FileCopyrightText: Copyright (c) 2025-2026, NVIDIA CORPORATION.
 * SPDX-License-Identifier: Apache-2.0
 */

#include "jit/row_ir.hpp"

#include "cudf_test/column_wrapper.hpp"

#include <cudf_test/debug_utilities.hpp>
#include <cudf_test/testing_main.hpp>

#include <cudf/column/column_factories.hpp>
#include <cudf/transform.hpp>

#include <cuda/iterator>

#include <algorithm>
#include <cctype>

namespace row_ir = cudf::detail::row_ir;

struct RowIRCudaCodeGenTest : public ::testing::Test {
  std::unique_ptr<cudf::column> f32 =
    cudf::test::fixed_width_column_wrapper<float>({1.0f, 2.0f, 3.0f}).release();
  std::unique_ptr<cudf::column> f64 =
    cudf::test::fixed_width_column_wrapper<double>({1.0, 2.0, 3.0}).release();
  std::unique_ptr<cudf::column> d32 =
    cudf::test::fixed_point_column_wrapper<int32_t>({1, 2, 3}, numeric::scale_type{2}).release();
  std::unique_ptr<cudf::column> i32 =
    cudf::test::fixed_width_column_wrapper<int32_t>({1, 2, 3}).release();
  std::unique_ptr<cudf::column> b8 =
    cudf::test::fixed_width_column_wrapper<bool>({true, false, true}).release();
  cudf::table_view table = cudf::table_view({*f32, *f64, *d32, *i32});
};

TEST_F(RowIRCudaCodeGenTest, GetInput)
{
  row_ir::target_info target_info{row_ir::target::CUDA};

  {
    row_ir::instance_context ctx{cudf::get_default_stream(),
                                 cudf::get_current_device_resource_ref()};
    [[maybe_unused]] auto in0 = ctx.add_input(*i32);
    row_ir::code_sink sink;
    row_ir::node get_input_0{row_ir::input_reference{0}};
    get_input_0.instantiate(ctx);
    get_input_0.emit_code(ctx, target_info, sink);

    auto expected_code = "int32_t tmp_0 = in_0;\n";

    EXPECT_EQ(sink.get_code(), expected_code);
  }

  {
    row_ir::instance_context ctx{cudf::get_default_stream(),
                                 cudf::get_current_device_resource_ref()};
    row_ir::code_sink sink;
    [[maybe_unused]] auto in0 = ctx.add_input(*i32);
    [[maybe_unused]] auto in1 = ctx.add_input(*f32);
    row_ir::node get_input_1{row_ir::input_reference{1}};
    get_input_1.instantiate(ctx);
    get_input_1.emit_code(ctx, target_info, sink);

    auto expected_null_code = "float tmp_0 = in_1;\n";

    EXPECT_EQ(sink.get_code(), expected_null_code);
  }
}

TEST_F(RowIRCudaCodeGenTest, SetOutput)
{
  row_ir::target_info target_info{row_ir::target::CUDA};

  {
    row_ir::instance_context ctx{cudf::get_default_stream(),
                                 cudf::get_current_device_resource_ref()};

    [[maybe_unused]] auto in0  = ctx.add_input(*i32);
    [[maybe_unused]] auto in1  = ctx.add_input(*f32);
    [[maybe_unused]] auto out0 = ctx.add_output();
    [[maybe_unused]] auto out1 = ctx.add_output();
    row_ir::code_sink sink;
    row_ir::node set_output_0{row_ir::output_reference{0},
                              row_ir::node{row_ir::input_reference{0}}};
    set_output_0.instantiate(ctx);
    set_output_0.emit_code(ctx, target_info, sink);

    auto expected_code =
      R"***(int32_t tmp_0 = in_0;
int32_t tmp_1 = tmp_0;
*out_0 = tmp_1;
)***";

    EXPECT_EQ(sink.get_code(), expected_code);
  }

  {
    row_ir::instance_context ctx{cudf::get_default_stream(),
                                 cudf::get_current_device_resource_ref()};
    row_ir::code_sink sink;
    [[maybe_unused]] auto in0  = ctx.add_input(*i32);
    [[maybe_unused]] auto in1  = ctx.add_input(*f32);
    [[maybe_unused]] auto out0 = ctx.add_output();
    [[maybe_unused]] auto out1 = ctx.add_output();
    row_ir::node set_output_1{row_ir::output_reference{1},
                              row_ir::node{row_ir::input_reference{1}}};
    set_output_1.instantiate(ctx);
    set_output_1.emit_code(ctx, target_info, sink);

    auto expected_code =
      R"***(float tmp_0 = in_1;
float tmp_1 = tmp_0;
*out_1 = tmp_1;
)***";

    EXPECT_EQ(sink.get_code(), expected_code);
  }
}

TEST_F(RowIRCudaCodeGenTest, UnaryOperation)
{
  row_ir::target_info target_info{row_ir::target::CUDA};

  {
    row_ir::instance_context ctx{cudf::get_default_stream(),
                                 cudf::get_current_device_resource_ref()};
    [[maybe_unused]] auto in0 = ctx.add_input(*i32);
    [[maybe_unused]] auto in1 = ctx.add_input(*f32);

    row_ir::code_sink sink;
    row_ir::node op{
      row_ir::opcode::IDENTITY, std::nullopt, row_ir::node{row_ir::input_reference{0}}};
    op.instantiate(ctx);
    op.emit_code(ctx, target_info, sink);

    auto expected_code =
      R"***(int32_t tmp_0 = in_0;
int32_t tmp_1 = cudf::ast::detail::operator_functor<cudf::ast::ast_operator::IDENTITY>{}(tmp_0);
)***";

    EXPECT_EQ(sink.get_code(), expected_code);
  }

  {
    row_ir::instance_context ctx{cudf::get_default_stream(),
                                 cudf::get_current_device_resource_ref()};
    [[maybe_unused]] auto in0 = ctx.add_input(*i32);
    [[maybe_unused]] auto in1 = ctx.add_input(*d32);
    row_ir::code_sink sink;
    row_ir::node op{
      row_ir::opcode::IDENTITY, std::nullopt, row_ir::node{row_ir::input_reference{1}}};
    op.instantiate(ctx);
    op.emit_code(ctx, target_info, sink);

    auto expected_null_code =
      R"***(numeric::decimal32 tmp_0 = in_1;
numeric::decimal32 tmp_1 = cudf::ast::detail::operator_functor<cudf::ast::ast_operator::IDENTITY>{}(tmp_0);
)***";

    EXPECT_EQ(sink.get_code(), expected_null_code);
  }
}

TEST_F(RowIRCudaCodeGenTest, BinaryOperation)
{
  row_ir::target_info target_info{row_ir::target::CUDA};

  {
    row_ir::instance_context ctx{cudf::get_default_stream(),
                                 cudf::get_current_device_resource_ref()};
    [[maybe_unused]] auto in0 = ctx.add_input(*i32);
    [[maybe_unused]] auto in1 = ctx.add_input(*d32);
    row_ir::code_sink sink;
    row_ir::node op{row_ir::opcode::ADD,
                    std::nullopt,
                    row_ir::node{row_ir::input_reference{0}},
                    row_ir::node{row_ir::input_reference{0}}};
    op.instantiate(ctx);
    op.emit_code(ctx, target_info, sink);

    auto expected_code =
      R"***(int32_t tmp_0 = in_0;
int32_t tmp_1 = in_0;
int32_t tmp_2 = cudf::ast::detail::operator_functor<cudf::ast::ast_operator::ADD>{}(tmp_0, tmp_1);
)***";

    EXPECT_EQ(sink.get_code(), expected_code);
  }

  {
    row_ir::instance_context ctx{cudf::get_default_stream(),
                                 cudf::get_current_device_resource_ref()};
    [[maybe_unused]] auto in0 = ctx.add_input(*i32);
    [[maybe_unused]] auto in1 = ctx.add_input(*d32);
    row_ir::code_sink sink;
    row_ir::node op{row_ir::opcode::ADD,
                    std::nullopt,
                    row_ir::node{row_ir::input_reference{1}},
                    row_ir::node{row_ir::input_reference{1}}};
    op.instantiate(ctx);
    op.emit_code(ctx, target_info, sink);

    auto expected_null_code =
      R"***(numeric::decimal32 tmp_0 = in_1;
numeric::decimal32 tmp_1 = in_1;
numeric::decimal32 tmp_2 = cudf::ast::detail::operator_functor<cudf::ast::ast_operator::ADD>{}(tmp_0, tmp_1);
)***";

    EXPECT_EQ(sink.get_code(), expected_null_code);
  }
}

TEST_F(RowIRCudaCodeGenTest, VectorLengthOperation)
{
  row_ir::target_info target_info{row_ir::target::CUDA};

  auto length_operation = [&](int32_t input0, int32_t input1, int32_t output) {
    // This function generates the IR for the vector length operation:
    // length(v) = sqrt(x^2 + y^2)
    // where v = (x, y) and v is a 2D vector.
    auto x2 = row_ir::node(row_ir::opcode::MUL,
                           std::nullopt,
                           row_ir::node{row_ir::input_reference{input0}},
                           row_ir::node{row_ir::input_reference{input0}});

    auto y2 = row_ir::node(row_ir::opcode::MUL,
                           std::nullopt,
                           row_ir::node{row_ir::input_reference{input1}},
                           row_ir::node{row_ir::input_reference{input1}});

    auto sum = row_ir::node(row_ir::opcode::ADD, std::nullopt, std::move(x2), std::move(y2));

    auto length = row_ir::node(row_ir::opcode::SQRT, std::nullopt, std::move(sum));

    return row_ir::node(row_ir::output_reference{0}, std::move(length));
  };

  {
    row_ir::instance_context ctx{cudf::get_default_stream(),
                                 cudf::get_current_device_resource_ref()};
    [[maybe_unused]] auto in0  = ctx.add_input(*f64);
    [[maybe_unused]] auto in1  = ctx.add_input(*f64);
    [[maybe_unused]] auto out0 = ctx.add_output();
    row_ir::code_sink sink;

    auto expr_ir = length_operation(0, 1, 0);
    expr_ir.instantiate(ctx);
    expr_ir.emit_code(ctx, target_info, sink);

    auto expected_code =
      R"***(double tmp_0 = in_0;
double tmp_1 = in_0;
double tmp_2 = cudf::ast::detail::operator_functor<cudf::ast::ast_operator::MUL>{}(tmp_0, tmp_1);
double tmp_3 = in_1;
double tmp_4 = in_1;
double tmp_5 = cudf::ast::detail::operator_functor<cudf::ast::ast_operator::MUL>{}(tmp_3, tmp_4);
double tmp_6 = cudf::ast::detail::operator_functor<cudf::ast::ast_operator::ADD>{}(tmp_2, tmp_5);
double tmp_7 = cudf::ast::detail::operator_functor<cudf::ast::ast_operator::SQRT>{}(tmp_6);
double tmp_8 = tmp_7;
*out_0 = tmp_8;
)***";

    EXPECT_EQ(sink.get_code(), expected_code);
  }
}

TEST_F(RowIRCudaCodeGenTest, AstConversionBasic)
{
  cudf::ast::tree ast_tree;
  auto forty_two = cudf::numeric_scalar(42);
  auto& column_ref =
    ast_tree.push(cudf::ast::column_reference{0, cudf::ast::table_reference::LEFT});
  auto& forty_two_literal = ast_tree.push(cudf::ast::literal{forty_two});
  auto& add_op            = ast_tree.push(
    cudf::ast::operation{cudf::ast::ast_operator::ADD, forty_two_literal, column_ref});

  auto column = cudf::test::fixed_width_column_wrapper<int32_t>({69, 69, 69, 69, 69, 69}).release();

  auto expected_iter = cuda::constant_iterator{69 + 42};
  auto expected =
    cudf::test::fixed_width_column_wrapper<int32_t>(expected_iter, expected_iter + column->size());

  auto transform_args =
    row_ir::ast_converter::compute_column(row_ir::target::CUDA,
                                          add_op,
                                          cudf::table_view{{*column}},
                                          cudf::table_view{},
                                          "expression",
                                          cudf::get_default_stream(),
                                          cudf::get_current_device_resource_ref());

  ASSERT_EQ(transform_args.scalar_columns.size(), 1);
  ASSERT_EQ(transform_args.scalar_columns[0]->view().size(), 1);
  EXPECT_EQ(transform_args.source_type, cudf::udf_source_type::CUDA);
  EXPECT_EQ(transform_args.is_null_aware, cudf::null_aware::NO);
  EXPECT_EQ(transform_args.outputs.size(), 1);
  EXPECT_EQ(transform_args.outputs[0].nullability, cudf::output_nullability::ALL_VALID);
  EXPECT_EQ(transform_args.outputs[0].type, cudf::data_type{cudf::type_id::INT32});
  ASSERT_EQ(transform_args.inputs.size(), 2);

  /// The first input should be a scalar value of 42
  ASSERT_TRUE(std::holds_alternative<cudf::scalar_column_view>(transform_args.inputs[0]));
  EXPECT_EQ(std::get<cudf::scalar_column_view>(transform_args.inputs[0]).type(),
            cudf::data_type{cudf::type_id::INT32});
  EXPECT_EQ(std::get<cudf::scalar_column_view>(transform_args.inputs[0]).null_count(), 0);

  /// The input column should be the second column in the transform args
  ASSERT_TRUE(std::holds_alternative<cudf::column_view>(transform_args.inputs[1]));
  ASSERT_EQ(std::get<cudf::column_view>(transform_args.inputs[1]).size(), column->size());
  EXPECT_EQ(std::get<cudf::column_view>(transform_args.inputs[1]).type(), column->type());
  EXPECT_EQ(std::get<cudf::column_view>(transform_args.inputs[1]).null_count(),
            column->null_count());

  auto expected_udf =
    R"***(__device__ void expression(int32_t* out_0, int32_t in_0, int32_t in_1)
{
int32_t tmp_0 = in_0;
int32_t tmp_1 = in_1;
int32_t tmp_2 = cudf::ast::detail::operator_functor<cudf::ast::ast_operator::ADD>{}(tmp_0, tmp_1);
int32_t tmp_3 = tmp_2;
*out_0 = tmp_3;
return;
})***";

  EXPECT_EQ(transform_args.udf, expected_udf);

  auto result = cudf::multi_transform(transform_args.udf,
                                      transform_args.source_type,
                                      transform_args.is_null_aware,
                                      transform_args.user_data,
                                      transform_args.inputs,
                                      transform_args.outputs,
                                      std::move(transform_args.string_offsets),
                                      transform_args.row_size);

  CUDF_TEST_EXPECT_COLUMNS_EQUAL(expected, result->get_column(0).view());
}

TEST_F(RowIRCudaCodeGenTest, FilterPredicate)
{
  row_ir::target_info target_info{row_ir::target::CUDA};

  {
    row_ir::instance_context ctx{cudf::get_default_stream(),
                                 cudf::get_current_device_resource_ref()};
    [[maybe_unused]] auto in0 = ctx.add_input(*b8);
    row_ir::code_sink sink;
    row_ir::node filter_predicate(
      row_ir::opcode::PREDICATE, std::nullopt, row_ir::node{row_ir::input_reference{0}});
    filter_predicate.instantiate(ctx);
    filter_predicate.emit_code(ctx, target_info, sink);

    auto expected_code = R"***(bool tmp_0 = in_0;
bool tmp_1 = cudf::detail::ops::predicate(tmp_0);
)***";

    EXPECT_EQ(sink.get_code(), expected_code);
  }

  {
    row_ir::instance_context ctx{cudf::get_default_stream(),
                                 cudf::get_current_device_resource_ref()};
    [[maybe_unused]] auto in0 = ctx.add_input(*b8);
    row_ir::code_sink sink;
    row_ir::node filter_predicate(
      row_ir::opcode::PREDICATE, std::nullopt, row_ir::node{row_ir::input_reference{0}});
    ctx.set_has_nulls(true);
    filter_predicate.instantiate(ctx);
    filter_predicate.emit_code(ctx, target_info, sink);

    auto expected_code = R"***(cuda::std::optional<bool> tmp_0 = in_0;
bool tmp_1 = cudf::detail::ops::predicate(tmp_0);
)***";

    EXPECT_EQ(sink.get_code(), expected_code);
  }
}

CUDF_TEST_PROGRAM_MAIN()
