INFO: [VRFC 10-163] Analyzing VHDL file "/media/ad/Area51/workspace/col215_prac_lab/lab8/test/final/lab8_elevator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab8_elevator_control
INFO: [VRFC 10-307] analyzing entity request_handler
INFO: [VRFC 10-307] analyzing entity lift1_controller
INFO: [VRFC 10-307] analyzing entity lift2_controller
INFO: [VRFC 10-307] analyzing entity seven_segment_display
ERROR: [VRFC 10-616] entity lab8_elevator is not yet compiled [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/final/lab8_elevator.vhd:121]
ERROR: [VRFC 10-91] std_logic is not declared [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/final/lab8_elevator.vhd:123]
ERROR: [VRFC 10-47] clock is already declared in this region [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/final/lab8_elevator.vhd:131]
ERROR: [VRFC 10-1504] unit lift1_controller_arc ignored due to previous errors [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/final/lab8_elevator.vhd:129]
ERROR: [VRFC 10-47] clock is already declared in this region [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/final/lab8_elevator.vhd:139]
ERROR: [VRFC 10-1504] unit request_handler_arc ignored due to previous errors [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/final/lab8_elevator.vhd:137]
ERROR: [VRFC 10-47] clock is already declared in this region [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/final/lab8_elevator.vhd:148]
ERROR: [VRFC 10-1504] unit lift2_controller_arc ignored due to previous errors [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/final/lab8_elevator.vhd:146]
ERROR: [VRFC 10-1504] unit ssd ignored due to previous errors [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/final/lab8_elevator.vhd:158]
INFO: [VRFC 10-240] VHDL file /media/ad/Area51/workspace/col215_prac_lab/lab8/test/final/lab8_elevator.vhd ignored due to errors
