<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-svn] r2791 - trunk/src/target
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-svn/2009-October/index.html" >
   <LINK REL="made" HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-svn%5D%20r2791%20-%20trunk/src/target&In-Reply-To=%3C200910021636.n92Ga57A007892%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="001573.html">
   <LINK REL="Next"  HREF="001575.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-svn] r2791 - trunk/src/target</H1>
    <B>mlu at mail.berlios.de</B> 
    <A HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-svn%5D%20r2791%20-%20trunk/src/target&In-Reply-To=%3C200910021636.n92Ga57A007892%40sheep.berlios.de%3E"
       TITLE="[Openocd-svn] r2791 - trunk/src/target">mlu at mail.berlios.de
       </A><BR>
    <I>Fri Oct  2 18:36:05 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="001573.html">[Openocd-svn] r2790 - in trunk: doc src/target
</A></li>
        <LI>Next message: <A HREF="001575.html">[Openocd-svn] r2792 - trunk/src/target
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1574">[ date ]</a>
              <a href="thread.html#1574">[ thread ]</a>
              <a href="subject.html#1574">[ subject ]</a>
              <a href="author.html#1574">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: mlu
Date: 2009-10-02 18:36:03 +0200 (Fri, 02 Oct 2009)
New Revision: 2791

Modified:
   trunk/src/target/cortex_a8.c
Log:
Added asser_reset and deassert_reset for cortex_a8

Modified: trunk/src/target/cortex_a8.c
===================================================================
--- trunk/src/target/cortex_a8.c	2009-10-02 09:19:03 UTC (rev 2790)
+++ trunk/src/target/cortex_a8.c	2009-10-02 16:36:03 UTC (rev 2791)
@@ -67,6 +67,8 @@
 		uint32_t *value, int regnum);
 int cortex_a8_dap_write_coreregister_u32(target_t *target,
 		uint32_t value, int regnum);
+int cortex_a8_assert_reset(target_t *target);
+int cortex_a8_deassert_reset(target_t *target);
 
 target_type_t cortexa8_target =
 {
@@ -138,8 +140,13 @@
 	/* Clear Sticky Power Down status Bit in PRSR to enable access to
 	   the registers in the Core Power Domain */
 	retval = mem_ap_read_atomic_u32(swjdp, armv7a-&gt;debug_base + CPUDBG_PRSR, &amp;dummy);
-	/* Enabling of instruction execution in debug mode is done in debug_entry code */
-
+	/* Enabling of instruction execution in debug mode is done in debug_entry code */ 
+	
+	/* Resync breakpoint registers */
+	
+	/* Since this is likley called from init or reset, update targtet state information*/
+	cortex_a8_poll(target);
+	
 	return retval;
 }
 
@@ -303,7 +310,7 @@
 	armv4_5_common_t *armv4_5 = target-&gt;arch_info;
 	armv7a_common_t *armv7a = armv4_5-&gt;arch_info;
 	swjdp_common_t *swjdp = &amp;armv7a-&gt;swjdp_info;
-
+	
 	if (Rd &gt; 16)
 		return retval;
 
@@ -1188,7 +1195,34 @@
  * Cortex-A8 Reset fuctions
  */
 
+int cortex_a8_assert_reset(target_t *target)
+{
 
+	LOG_DEBUG(&quot; &quot;);
+
+	/* registers are now invalid */
+	armv4_5_invalidate_core_regs(target);
+
+	target-&gt;state = TARGET_RESET;
+	
+	return ERROR_OK;
+}
+
+int cortex_a8_deassert_reset(target_t *target)
+{
+
+	LOG_DEBUG(&quot; &quot;);
+
+	if (target-&gt;reset_halt)
+	{
+		int retval;
+		if ((retval = target_halt(target)) != ERROR_OK)
+			return retval;
+	}
+
+	return ERROR_OK;
+}
+
 /*
  * Cortex-A8 Memory access
  *
@@ -1265,23 +1299,23 @@
 			exit(-1);
 	}
 
-	/* The Cache handling will NOT work with MMU active, the wrong addresses will be invalidated */
-	/* invalidate I-Cache */
-	if (armv7a-&gt;armv4_5_mmu.armv4_5_cache.i_cache_enabled)
-	{
-		/* Invalidate ICache single entry with MVA, repeat this for all cache
-		   lines in the address range, Cortex-A8 has fixed 64 byte line length */
-		/* Invalidate Cache single entry with MVA to PoU */
-		for (uint32_t cacheline=address; cacheline&lt;address+size*count; cacheline+=64)
-			armv7a-&gt;write_cp15(target, 0, 1, 7, 5, cacheline); /* I-Cache to PoU */
-	}
-	/* invalidate D-Cache */
-	if (armv7a-&gt;armv4_5_mmu.armv4_5_cache.d_u_cache_enabled)
-	{
-		/* Invalidate Cache single entry with MVA to PoC */
-		for (uint32_t cacheline=address; cacheline&lt;address+size*count; cacheline+=64)
-			armv7a-&gt;write_cp15(target, 0, 1, 7, 6, cacheline); /* U/D cache to PoC */
-	}
+		/* The Cache handling will NOT work with MMU active, the wrong addresses will be invalidated */
+		/* invalidate I-Cache */
+		if (armv7a-&gt;armv4_5_mmu.armv4_5_cache.i_cache_enabled)
+		{
+			/* Invalidate ICache single entry with MVA, repeat this for all cache
+			   lines in the address range, Cortex-A8 has fixed 64 byte line length */
+			/* Invalidate Cache single entry with MVA to PoU */
+			for (uint32_t cacheline=address; cacheline&lt;address+size*count; cacheline+=64)
+				armv7a-&gt;write_cp15(target, 0, 1, 7, 5, cacheline); /* I-Cache to PoU */
+		}
+		/* invalidate D-Cache */
+		if (armv7a-&gt;armv4_5_mmu.armv4_5_cache.d_u_cache_enabled)
+		{
+			/* Invalidate Cache single entry with MVA to PoC */
+			for (uint32_t cacheline=address; cacheline&lt;address+size*count; cacheline+=64)
+				armv7a-&gt;write_cp15(target, 0, 1, 7, 6, cacheline); /* U/D cache to PoC */
+		}
 
 	return retval;
 }
@@ -1374,7 +1408,7 @@
 	uint32_t didr, ctypr, ttypr, cpuid;
 
 	LOG_DEBUG(&quot;TODO&quot;);
-
+	
 	/* Here we shall insert a proper ROM Table scan */
 	armv7a-&gt;debug_base = OMAP3530_DEBUG_BASE;
 
@@ -1451,7 +1485,7 @@
 
 	/* Configure core debug access */
 	cortex_a8_init_debug_access(target);
-
+	
 	target-&gt;type-&gt;examined = 1;
 
 	return retval;


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="001573.html">[Openocd-svn] r2790 - in trunk: doc src/target
</A></li>
	<LI>Next message: <A HREF="001575.html">[Openocd-svn] r2792 - trunk/src/target
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1574">[ date ]</a>
              <a href="thread.html#1574">[ thread ]</a>
              <a href="subject.html#1574">[ subject ]</a>
              <a href="author.html#1574">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-svn">More information about the openocd-svn
mailing list</a><br>
</body></html>
