Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Aug 30 23:06:28 2020
| Host         : Laptop running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file PynqDemoTop_timing_summary_routed.rpt -pb PynqDemoTop_timing_summary_routed.pb -rpx PynqDemoTop_timing_summary_routed.rpx -warn_on_violation
| Design       : PynqDemoTop
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: sw_i[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: sw_i[1] (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[0]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[1]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Pong/pong/clk_enable/led_enable_o_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: input_arr_reg[5][btn][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[5][pmodC][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[5][pmodC][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[5][pmodC][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[5][pmodC][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[5][pmodC][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[5][pmodC][7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 115 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.637        0.000                      0                 2756        0.130        0.000                      0                 2756        3.500        0.000                       0                  1316  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 5.000}        10.000          100.000         
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                      7.845        0.000                       0                     1  
sys_clk_pin         0.637        0.000                      0                 2214        0.130        0.000                      0                 2214        3.500        0.000                       0                  1315  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.705        0.000                      0                  542        0.401        0.000                      0                  542  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ProcessingSystem/PS_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  ProcessingSystem/PS_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/DAC/ampl_sample_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.382ns  (logic 2.958ns (40.069%)  route 4.424ns (59.931%))
  Logic Levels:           11  (CARRY4=4 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.322ns = ( 13.322 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.726     5.800    Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X80Y19         FDCE                                         r  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y19         FDCE (Prop_fdce_C_Q)         0.419     6.219 f  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/Q
                         net (fo=1, routed)           0.630     6.848    Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o[7]
    SLICE_X80Y19         LUT4 (Prop_lut4_I2_O)        0.297     7.145 f  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b5__8_i_2/O
                         net (fo=1, routed)           0.468     7.614    Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b5__8_i_2_n_1
    SLICE_X82Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.738 r  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b5__8_i_1/O
                         net (fo=45, routed)          1.478     9.216    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/DI[0]
    SLICE_X86Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.340 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_22/O
                         net (fo=2, routed)           0.556     9.897    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_22_n_1
    SLICE_X83Y33         LUT4 (Prop_lut4_I0_O)        0.124    10.021 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_25/O
                         net (fo=1, routed)           0.000    10.021    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_25_n_1
    SLICE_X83Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.419 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.419    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15_n_1
    SLICE_X83Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.641 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[10]_i_6/O[0]
                         net (fo=2, routed)           0.448    11.089    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_0[0]
    SLICE_X85Y33         LUT6 (Prop_lut6_I4_O)        0.299    11.388 f  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_12/O
                         net (fo=2, routed)           0.415    11.803    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_1
    SLICE_X85Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.927 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_3/O
                         net (fo=2, routed)           0.428    12.355    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_3_n_1
    SLICE_X82Y34         LUT4 (Prop_lut4_I0_O)        0.124    12.479 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_7/O
                         net (fo=1, routed)           0.000    12.479    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_7_n_1
    SLICE_X82Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.859 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.859    Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/CO[0]
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.182 r  Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.182    Pong/pong/sound/DAC/D[9]
    SLICE_X82Y35         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.557    13.322    Pong/pong/sound/DAC/clk_i_IBUF_BUFG
    SLICE_X82Y35         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[9]/C
                         clock pessimism              0.424    13.746    
                         clock uncertainty           -0.035    13.710    
    SLICE_X82Y35         FDCE (Setup_fdce_C_D)        0.109    13.819    Pong/pong/sound/DAC/ampl_sample_reg[9]
  -------------------------------------------------------------------
                         required time                         13.819    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_racket_l_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 2.105ns (28.922%)  route 5.173ns (71.078%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.307ns = ( 13.307 - 8.000 ) 
    Source Clock Delay      (SCD):    5.795ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.721     5.795    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X69Y19         FDCE                                         r  Pong/pong/motion/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y19         FDCE (Prop_fdce_C_Q)         0.456     6.251 r  Pong/pong/motion/ball_y_reg[2]/Q
                         net (fo=61, routed)          0.957     7.207    Pong/pong/motion/Q[2]
    SLICE_X67Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.331 r  Pong/pong/motion/hit_racket_l_o[0]_i_57/O
                         net (fo=4, routed)           0.483     7.814    Pong/pong/motion/hit_racket_l_o[0]_i_57_n_1
    SLICE_X68Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.938 r  Pong/pong/motion/hit_racket_l_o[0]_i_52/O
                         net (fo=47, routed)          1.156     9.094    Pong/pong/motion/cnt_reg[5]
    SLICE_X72Y16         LUT6 (Prop_lut6_I1_O)        0.124     9.218 r  Pong/pong/motion/hit_racket_l_o[0]_i_36/O
                         net (fo=1, routed)           0.519     9.738    Pong/pong/motion/hit_racket_l_o[0]_i_36_n_1
    SLICE_X73Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.123 r  Pong/pong/motion/hit_racket_l_o_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.123    Pong/pong/motion/hit_racket_l_o_reg[0]_i_14_n_1
    SLICE_X73Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.394 r  Pong/pong/motion/hit_racket_l_o_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.823    11.217    Pong/pong/collision/hit_racket_r_o_reg[0]_3[0]
    SLICE_X74Y22         LUT4 (Prop_lut4_I1_O)        0.373    11.590 r  Pong/pong/collision/hit_racket_l_o[1]_i_3/O
                         net (fo=1, routed)           0.488    12.078    Pong/pong/collision/hit_racket_l_o[1]_i_3_n_1
    SLICE_X74Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.202 f  Pong/pong/collision/hit_racket_l_o[1]_i_2/O
                         net (fo=2, routed)           0.747    12.949    Pong/pong/motion/hit_racket_l_o_reg[1]
    SLICE_X74Y25         LUT2 (Prop_lut2_I1_O)        0.124    13.073 r  Pong/pong/motion/hit_racket_l_o[1]_i_1/O
                         net (fo=1, routed)           0.000    13.073    Pong/pong/collision/hit_racket_l_o_reg[1]_5[0]
    SLICE_X74Y25         FDCE                                         r  Pong/pong/collision/hit_racket_l_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.542    13.307    Pong/pong/collision/clk_i_IBUF_BUFG
    SLICE_X74Y25         FDCE                                         r  Pong/pong/collision/hit_racket_l_o_reg[1]/C
                         clock pessimism              0.424    13.731    
                         clock uncertainty           -0.035    13.695    
    SLICE_X74Y25         FDCE (Setup_fdce_C_D)        0.031    13.726    Pong/pong/collision/hit_racket_l_o_reg[1]
  -------------------------------------------------------------------
                         required time                         13.726    
                         arrival time                         -13.073    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_racket_r_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.304ns  (logic 2.131ns (29.175%)  route 5.173ns (70.825%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.307ns = ( 13.307 - 8.000 ) 
    Source Clock Delay      (SCD):    5.795ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.721     5.795    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X69Y19         FDCE                                         r  Pong/pong/motion/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y19         FDCE (Prop_fdce_C_Q)         0.456     6.251 r  Pong/pong/motion/ball_y_reg[2]/Q
                         net (fo=61, routed)          0.957     7.207    Pong/pong/motion/Q[2]
    SLICE_X67Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.331 r  Pong/pong/motion/hit_racket_l_o[0]_i_57/O
                         net (fo=4, routed)           0.483     7.814    Pong/pong/motion/hit_racket_l_o[0]_i_57_n_1
    SLICE_X68Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.938 r  Pong/pong/motion/hit_racket_l_o[0]_i_52/O
                         net (fo=47, routed)          1.156     9.094    Pong/pong/motion/cnt_reg[5]
    SLICE_X72Y16         LUT6 (Prop_lut6_I1_O)        0.124     9.218 r  Pong/pong/motion/hit_racket_l_o[0]_i_36/O
                         net (fo=1, routed)           0.519     9.738    Pong/pong/motion/hit_racket_l_o[0]_i_36_n_1
    SLICE_X73Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.123 r  Pong/pong/motion/hit_racket_l_o_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.123    Pong/pong/motion/hit_racket_l_o_reg[0]_i_14_n_1
    SLICE_X73Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.394 r  Pong/pong/motion/hit_racket_l_o_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.823    11.217    Pong/pong/collision/hit_racket_r_o_reg[0]_3[0]
    SLICE_X74Y22         LUT4 (Prop_lut4_I1_O)        0.373    11.590 r  Pong/pong/collision/hit_racket_l_o[1]_i_3/O
                         net (fo=1, routed)           0.488    12.078    Pong/pong/collision/hit_racket_l_o[1]_i_3_n_1
    SLICE_X74Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.202 f  Pong/pong/collision/hit_racket_l_o[1]_i_2/O
                         net (fo=2, routed)           0.747    12.949    Pong/pong/motion/hit_racket_l_o_reg[1]
    SLICE_X74Y25         LUT2 (Prop_lut2_I1_O)        0.150    13.099 r  Pong/pong/motion/hit_racket_r_o[1]_i_1/O
                         net (fo=1, routed)           0.000    13.099    Pong/pong/collision/hit_racket_r_o_reg[1]_2[0]
    SLICE_X74Y25         FDCE                                         r  Pong/pong/collision/hit_racket_r_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.542    13.307    Pong/pong/collision/clk_i_IBUF_BUFG
    SLICE_X74Y25         FDCE                                         r  Pong/pong/collision/hit_racket_r_o_reg[1]/C
                         clock pessimism              0.424    13.731    
                         clock uncertainty           -0.035    13.695    
    SLICE_X74Y25         FDCE (Setup_fdce_C_D)        0.075    13.770    Pong/pong/collision/hit_racket_r_o_reg[1]
  -------------------------------------------------------------------
                         required time                         13.770    
                         arrival time                         -13.099    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/DAC/ampl_sample_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 2.864ns (39.296%)  route 4.424ns (60.704%))
  Logic Levels:           11  (CARRY4=4 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.322ns = ( 13.322 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.726     5.800    Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X80Y19         FDCE                                         r  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y19         FDCE (Prop_fdce_C_Q)         0.419     6.219 f  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/Q
                         net (fo=1, routed)           0.630     6.848    Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o[7]
    SLICE_X80Y19         LUT4 (Prop_lut4_I2_O)        0.297     7.145 f  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b5__8_i_2/O
                         net (fo=1, routed)           0.468     7.614    Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b5__8_i_2_n_1
    SLICE_X82Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.738 r  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b5__8_i_1/O
                         net (fo=45, routed)          1.478     9.216    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/DI[0]
    SLICE_X86Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.340 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_22/O
                         net (fo=2, routed)           0.556     9.897    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_22_n_1
    SLICE_X83Y33         LUT4 (Prop_lut4_I0_O)        0.124    10.021 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_25/O
                         net (fo=1, routed)           0.000    10.021    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_25_n_1
    SLICE_X83Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.419 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.419    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15_n_1
    SLICE_X83Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.641 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[10]_i_6/O[0]
                         net (fo=2, routed)           0.448    11.089    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_0[0]
    SLICE_X85Y33         LUT6 (Prop_lut6_I4_O)        0.299    11.388 f  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_12/O
                         net (fo=2, routed)           0.415    11.803    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_1
    SLICE_X85Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.927 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_3/O
                         net (fo=2, routed)           0.428    12.355    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_3_n_1
    SLICE_X82Y34         LUT4 (Prop_lut4_I0_O)        0.124    12.479 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_7/O
                         net (fo=1, routed)           0.000    12.479    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_7_n_1
    SLICE_X82Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.859 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.859    Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/CO[0]
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.088 r  Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[10]_i_1/CO[2]
                         net (fo=1, routed)           0.000    13.088    Pong/pong/sound/DAC/D[10]
    SLICE_X82Y35         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.557    13.322    Pong/pong/sound/DAC/clk_i_IBUF_BUFG
    SLICE_X82Y35         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[10]/C
                         clock pessimism              0.424    13.746    
                         clock uncertainty           -0.035    13.710    
    SLICE_X82Y35         FDCE (Setup_fdce_C_D)        0.094    13.804    Pong/pong/sound/DAC/ampl_sample_reg[10]
  -------------------------------------------------------------------
                         required time                         13.804    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/DAC/ampl_sample_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 2.854ns (39.212%)  route 4.424ns (60.787%))
  Logic Levels:           11  (CARRY4=4 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.322ns = ( 13.322 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.726     5.800    Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X80Y19         FDCE                                         r  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y19         FDCE (Prop_fdce_C_Q)         0.419     6.219 f  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/Q
                         net (fo=1, routed)           0.630     6.848    Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o[7]
    SLICE_X80Y19         LUT4 (Prop_lut4_I2_O)        0.297     7.145 f  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b5__8_i_2/O
                         net (fo=1, routed)           0.468     7.614    Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b5__8_i_2_n_1
    SLICE_X82Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.738 r  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b5__8_i_1/O
                         net (fo=45, routed)          1.478     9.216    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/DI[0]
    SLICE_X86Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.340 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_22/O
                         net (fo=2, routed)           0.556     9.897    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_22_n_1
    SLICE_X83Y33         LUT4 (Prop_lut4_I0_O)        0.124    10.021 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_25/O
                         net (fo=1, routed)           0.000    10.021    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_25_n_1
    SLICE_X83Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.419 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.419    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15_n_1
    SLICE_X83Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.641 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[10]_i_6/O[0]
                         net (fo=2, routed)           0.448    11.089    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_0[0]
    SLICE_X85Y33         LUT6 (Prop_lut6_I4_O)        0.299    11.388 f  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_12/O
                         net (fo=2, routed)           0.415    11.803    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_1
    SLICE_X85Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.927 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_3/O
                         net (fo=2, routed)           0.428    12.355    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_3_n_1
    SLICE_X82Y34         LUT4 (Prop_lut4_I0_O)        0.124    12.479 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_7/O
                         net (fo=1, routed)           0.000    12.479    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_7_n_1
    SLICE_X82Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.859 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.859    Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/CO[0]
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.078 r  Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.078    Pong/pong/sound/DAC/D[8]
    SLICE_X82Y35         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.557    13.322    Pong/pong/sound/DAC/clk_i_IBUF_BUFG
    SLICE_X82Y35         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[8]/C
                         clock pessimism              0.424    13.746    
                         clock uncertainty           -0.035    13.710    
    SLICE_X82Y35         FDCE (Setup_fdce_C_D)        0.109    13.819    Pong/pong/sound/DAC/ampl_sample_reg[8]
  -------------------------------------------------------------------
                         required time                         13.819    
                         arrival time                         -13.078    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_racket_r_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 1.963ns (27.250%)  route 5.241ns (72.750%))
  Logic Levels:           8  (CARRY4=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.307ns = ( 13.307 - 8.000 ) 
    Source Clock Delay      (SCD):    5.795ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.721     5.795    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X69Y19         FDCE                                         r  Pong/pong/motion/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y19         FDCE (Prop_fdce_C_Q)         0.456     6.251 r  Pong/pong/motion/ball_y_reg[2]/Q
                         net (fo=61, routed)          0.957     7.207    Pong/pong/motion/Q[2]
    SLICE_X67Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.331 r  Pong/pong/motion/hit_racket_l_o[0]_i_57/O
                         net (fo=4, routed)           0.483     7.814    Pong/pong/motion/hit_racket_l_o[0]_i_57_n_1
    SLICE_X68Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.938 r  Pong/pong/motion/hit_racket_l_o[0]_i_52/O
                         net (fo=47, routed)          0.940     8.879    Pong/pong/motion/cnt_reg[5]
    SLICE_X71Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.003 r  Pong/pong/motion/hit_racket_l_o[1]_i_46/O
                         net (fo=4, routed)           0.574     9.577    Pong/pong/motion/hit_racket_l_o[1]_i_46_n_1
    SLICE_X72Y19         LUT5 (Prop_lut5_I0_O)        0.124     9.701 r  Pong/pong/motion/hit_racket_l_o[1]_i_16/O
                         net (fo=1, routed)           0.000     9.701    Pong/pong/motion/hit_racket_l_o[1]_i_16_n_1
    SLICE_X72Y19         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.065 r  Pong/pong/motion/hit_racket_l_o_reg[1]_i_6/CO[0]
                         net (fo=2, routed)           1.153    11.218    Pong/pong/collision/hit_racket_l_o_reg[1]_3[0]
    SLICE_X74Y22         LUT6 (Prop_lut6_I1_O)        0.373    11.591 r  Pong/pong/collision/hit_racket_l_o[0]_i_7/O
                         net (fo=1, routed)           0.473    12.064    Pong/pong/collision/hit_racket_l_o[0]_i_7_n_1
    SLICE_X74Y25         LUT5 (Prop_lut5_I4_O)        0.124    12.188 f  Pong/pong/collision/hit_racket_l_o[0]_i_2/O
                         net (fo=2, routed)           0.660    12.848    Pong/pong/collision/hit_racket_l_o[0]_i_2_n_1
    SLICE_X74Y25         LUT5 (Prop_lut5_I4_O)        0.150    12.998 r  Pong/pong/collision/hit_racket_r_o[0]_i_1/O
                         net (fo=1, routed)           0.000    12.998    Pong/pong/collision/hit_racket_r_o[0]_i_1_n_1
    SLICE_X74Y25         FDCE                                         r  Pong/pong/collision/hit_racket_r_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.542    13.307    Pong/pong/collision/clk_i_IBUF_BUFG
    SLICE_X74Y25         FDCE                                         r  Pong/pong/collision/hit_racket_r_o_reg[0]/C
                         clock pessimism              0.424    13.731    
                         clock uncertainty           -0.035    13.695    
    SLICE_X74Y25         FDCE (Setup_fdce_C_D)        0.047    13.742    Pong/pong/collision/hit_racket_r_o_reg[0]
  -------------------------------------------------------------------
                         required time                         13.742    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 Menu/Selector/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Menu/Display/segments_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 1.874ns (26.338%)  route 5.241ns (73.662%))
  Logic Levels:           8  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 13.326 - 8.000 ) 
    Source Clock Delay      (SCD):    5.807ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.733     5.807    Menu/Selector/clk_i_IBUF_BUFG
    SLICE_X68Y44         FDCE                                         r  Menu/Selector/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDCE (Prop_fdce_C_Q)         0.456     6.263 f  Menu/Selector/count_reg[7]/Q
                         net (fo=5, routed)           0.962     7.225    Menu/Selector/mux_sel[7]
    SLICE_X69Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.349 f  Menu/Selector/name_arr_reg[1][name_ptr][4]_i_2/O
                         net (fo=5, routed)           0.568     7.917    Menu/Selector/name_arr_reg[1][name_ptr][4]_i_2_n_1
    SLICE_X73Y41         LUT4 (Prop_lut4_I2_O)        0.124     8.041 r  Menu/Selector/g0_b0__0_i_7/O
                         net (fo=29, routed)          0.838     8.879    Menu/MovingText/i1_carry_0
    SLICE_X74Y43         LUT5 (Prop_lut5_I3_O)        0.124     9.003 r  Menu/MovingText/name_dat2_carry_i_7/O
                         net (fo=1, routed)           0.000     9.003    Menu/MovingText_n_11
    SLICE_X74Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.553 r  Menu/name_dat2_carry/CO[3]
                         net (fo=1, routed)           0.601    10.154    Menu/MovingText/CO[0]
    SLICE_X75Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.278 r  Menu/MovingText/g0_b0__0_i_8/O
                         net (fo=13, routed)          0.479    10.757    Menu/MovingText/i_reg[5]_1
    SLICE_X76Y42         LUT4 (Prop_lut4_I3_O)        0.124    10.881 r  Menu/MovingText/g0_b0__0_i_1/O
                         net (fo=14, routed)          1.300    12.181    Menu/MovingText/sel[0]
    SLICE_X76Y44         LUT6 (Prop_lut6_I0_O)        0.124    12.305 f  Menu/MovingText/g1_b1/O
                         net (fo=1, routed)           0.493    12.798    Menu/MovingText_n_26
    SLICE_X76Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.922 r  Menu/segments_o[2]_i_1/O
                         net (fo=1, routed)           0.000    12.922    Menu/Display/D[1]
    SLICE_X76Y44         FDCE                                         r  Menu/Display/segments_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.561    13.326    Menu/Display/clk_i_IBUF_BUFG
    SLICE_X76Y44         FDCE                                         r  Menu/Display/segments_o_reg[2]/C
                         clock pessimism              0.424    13.750    
                         clock uncertainty           -0.035    13.714    
    SLICE_X76Y44         FDCE (Setup_fdce_C_D)        0.029    13.743    Menu/Display/segments_o_reg[2]
  -------------------------------------------------------------------
                         required time                         13.743    
                         arrival time                         -12.922    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/DAC/ampl_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 2.917ns (40.719%)  route 4.247ns (59.281%))
  Logic Levels:           10  (CARRY4=3 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.321ns = ( 13.321 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.726     5.800    Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X80Y19         FDCE                                         r  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y19         FDCE (Prop_fdce_C_Q)         0.419     6.219 r  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/Q
                         net (fo=1, routed)           0.630     6.848    Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o[7]
    SLICE_X80Y19         LUT4 (Prop_lut4_I2_O)        0.297     7.145 r  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b5__8_i_2/O
                         net (fo=1, routed)           0.468     7.614    Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b5__8_i_2_n_1
    SLICE_X82Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.738 f  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b5__8_i_1/O
                         net (fo=45, routed)          1.078     8.815    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/DI[0]
    SLICE_X86Y33         LUT4 (Prop_lut4_I0_O)        0.124     8.939 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_35/O
                         net (fo=1, routed)           0.713     9.653    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15_0
    SLICE_X83Y33         LUT4 (Prop_lut4_I1_O)        0.124     9.777 r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_26/O
                         net (fo=1, routed)           0.000     9.777    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_5_0[1]
    SLICE_X83Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.357 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15/O[2]
                         net (fo=2, routed)           0.421    10.778    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_5[2]
    SLICE_X83Y32         LUT6 (Prop_lut6_I1_O)        0.302    11.080 f  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_10/O
                         net (fo=3, routed)           0.422    11.502    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_1
    SLICE_X83Y32         LUT6 (Prop_lut6_I0_O)        0.124    11.626 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_2/O
                         net (fo=2, routed)           0.514    12.140    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_2_n_1
    SLICE_X82Y33         LUT4 (Prop_lut4_I0_O)        0.124    12.264 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_6/O
                         net (fo=1, routed)           0.000    12.264    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_6_n_1
    SLICE_X82Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.640 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.640    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_1_n_1
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.963 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.963    Pong/pong/sound/DAC/D[5]
    SLICE_X82Y34         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.556    13.321    Pong/pong/sound/DAC/clk_i_IBUF_BUFG
    SLICE_X82Y34         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[5]/C
                         clock pessimism              0.424    13.745    
                         clock uncertainty           -0.035    13.709    
    SLICE_X82Y34         FDCE (Setup_fdce_C_D)        0.109    13.818    Pong/pong/sound/DAC/ampl_sample_reg[5]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                         -12.963    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/DAC/ampl_sample_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.156ns  (logic 2.909ns (40.653%)  route 4.247ns (59.347%))
  Logic Levels:           10  (CARRY4=3 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.321ns = ( 13.321 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.726     5.800    Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X80Y19         FDCE                                         r  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y19         FDCE (Prop_fdce_C_Q)         0.419     6.219 r  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/Q
                         net (fo=1, routed)           0.630     6.848    Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o[7]
    SLICE_X80Y19         LUT4 (Prop_lut4_I2_O)        0.297     7.145 r  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b5__8_i_2/O
                         net (fo=1, routed)           0.468     7.614    Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b5__8_i_2_n_1
    SLICE_X82Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.738 f  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b5__8_i_1/O
                         net (fo=45, routed)          1.078     8.815    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/DI[0]
    SLICE_X86Y33         LUT4 (Prop_lut4_I0_O)        0.124     8.939 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_35/O
                         net (fo=1, routed)           0.713     9.653    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15_0
    SLICE_X83Y33         LUT4 (Prop_lut4_I1_O)        0.124     9.777 r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_26/O
                         net (fo=1, routed)           0.000     9.777    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_5_0[1]
    SLICE_X83Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.357 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15/O[2]
                         net (fo=2, routed)           0.421    10.778    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_5[2]
    SLICE_X83Y32         LUT6 (Prop_lut6_I1_O)        0.302    11.080 f  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_10/O
                         net (fo=3, routed)           0.422    11.502    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_1
    SLICE_X83Y32         LUT6 (Prop_lut6_I0_O)        0.124    11.626 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_2/O
                         net (fo=2, routed)           0.514    12.140    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_2_n_1
    SLICE_X82Y33         LUT4 (Prop_lut4_I0_O)        0.124    12.264 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_6/O
                         net (fo=1, routed)           0.000    12.264    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_6_n_1
    SLICE_X82Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.640 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.640    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_1_n_1
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.955 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.955    Pong/pong/sound/DAC/D[7]
    SLICE_X82Y34         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.556    13.321    Pong/pong/sound/DAC/clk_i_IBUF_BUFG
    SLICE_X82Y34         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[7]/C
                         clock pessimism              0.424    13.745    
                         clock uncertainty           -0.035    13.709    
    SLICE_X82Y34         FDCE (Setup_fdce_C_D)        0.109    13.818    Pong/pong/sound/DAC/ampl_sample_reg[7]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/DAC/ampl_sample_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 2.833ns (40.016%)  route 4.247ns (59.984%))
  Logic Levels:           10  (CARRY4=3 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.321ns = ( 13.321 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.726     5.800    Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X80Y19         FDCE                                         r  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y19         FDCE (Prop_fdce_C_Q)         0.419     6.219 r  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/Q
                         net (fo=1, routed)           0.630     6.848    Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o[7]
    SLICE_X80Y19         LUT4 (Prop_lut4_I2_O)        0.297     7.145 r  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b5__8_i_2/O
                         net (fo=1, routed)           0.468     7.614    Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b5__8_i_2_n_1
    SLICE_X82Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.738 f  Pong/pong/sound/Melody_racket/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b5__8_i_1/O
                         net (fo=45, routed)          1.078     8.815    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/DI[0]
    SLICE_X86Y33         LUT4 (Prop_lut4_I0_O)        0.124     8.939 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_35/O
                         net (fo=1, routed)           0.713     9.653    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15_0
    SLICE_X83Y33         LUT4 (Prop_lut4_I1_O)        0.124     9.777 r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_26/O
                         net (fo=1, routed)           0.000     9.777    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_5_0[1]
    SLICE_X83Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.357 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15/O[2]
                         net (fo=2, routed)           0.421    10.778    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_5[2]
    SLICE_X83Y32         LUT6 (Prop_lut6_I1_O)        0.302    11.080 f  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_10/O
                         net (fo=3, routed)           0.422    11.502    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_1
    SLICE_X83Y32         LUT6 (Prop_lut6_I0_O)        0.124    11.626 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_2/O
                         net (fo=2, routed)           0.514    12.140    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_2_n_1
    SLICE_X82Y33         LUT4 (Prop_lut4_I0_O)        0.124    12.264 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_6/O
                         net (fo=1, routed)           0.000    12.264    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_6_n_1
    SLICE_X82Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.640 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.640    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_1_n_1
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.879 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.879    Pong/pong/sound/DAC/D[6]
    SLICE_X82Y34         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.556    13.321    Pong/pong/sound/DAC/clk_i_IBUF_BUFG
    SLICE_X82Y34         FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[6]/C
                         clock pessimism              0.424    13.745    
                         clock uncertainty           -0.035    13.709    
    SLICE_X82Y34         FDCE (Setup_fdce_C_D)        0.109    13.818    Pong/pong/sound/DAC/ampl_sample_reg[6]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                         -12.879    
  -------------------------------------------------------------------
                         slack                                  0.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.579     1.665    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X79Y29         FDCE                                         r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y29         FDCE (Prop_fdce_C_Q)         0.141     1.806 r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[28]/Q
                         net (fo=2, routed)           0.067     1.873    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/L[28]
    SLICE_X79Y29         FDCE                                         r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.846     2.188    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X79Y29         FDCE                                         r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[4]/C
                         clock pessimism             -0.523     1.665    
    SLICE_X79Y29         FDCE (Hold_fdce_C_D)         0.078     1.743    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/phase_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.580     1.666    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X85Y29         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y29         FDCE (Prop_fdce_C_Q)         0.141     1.807 r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[27]/Q
                         net (fo=2, routed)           0.067     1.874    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/D[3]
    SLICE_X85Y29         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/phase_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.847     2.189    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X85Y29         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/phase_reg[3]/C
                         clock pessimism             -0.523     1.666    
    SLICE_X85Y29         FDCE (Hold_fdce_C_D)         0.078     1.744    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/phase_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.579     1.665    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X79Y29         FDCE                                         r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y29         FDCE (Prop_fdce_C_Q)         0.141     1.806 r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[27]/Q
                         net (fo=2, routed)           0.067     1.873    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/L[27]
    SLICE_X79Y29         FDCE                                         r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.846     2.188    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X79Y29         FDCE                                         r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[3]/C
                         clock pessimism             -0.523     1.665    
    SLICE_X79Y29         FDCE (Hold_fdce_C_D)         0.076     1.741    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/phase_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.578     1.664    Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X89Y26         FDCE                                         r  Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y26         FDCE (Prop_fdce_C_Q)         0.141     1.805 r  Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[30]/Q
                         net (fo=2, routed)           0.067     1.872    Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/L[30]
    SLICE_X89Y26         FDCE                                         r  Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/phase_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.843     2.185    Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X89Y26         FDCE                                         r  Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/phase_reg[6]/C
                         clock pessimism             -0.521     1.664    
    SLICE_X89Y26         FDCE (Hold_fdce_C_D)         0.076     1.740    Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/phase_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/phase_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.580     1.666    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X85Y29         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y29         FDCE (Prop_fdce_C_Q)         0.141     1.807 r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[26]/Q
                         net (fo=2, routed)           0.067     1.874    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/D[2]
    SLICE_X85Y29         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/phase_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.847     2.189    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X85Y29         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/phase_reg[2]/C
                         clock pessimism             -0.523     1.666    
    SLICE_X85Y29         FDCE (Hold_fdce_C_D)         0.076     1.742    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/phase_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.580     1.666    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X79Y30         FDCE                                         r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDCE (Prop_fdce_C_Q)         0.141     1.807 r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[31]/Q
                         net (fo=2, routed)           0.067     1.874    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/L[31]
    SLICE_X79Y30         FDCE                                         r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.847     2.189    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X79Y30         FDCE                                         r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[7]/C
                         clock pessimism             -0.523     1.666    
    SLICE_X79Y30         FDCE (Hold_fdce_C_D)         0.076     1.742    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.579     1.665    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X79Y29         FDCE                                         r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y29         FDCE (Prop_fdce_C_Q)         0.141     1.806 r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[25]/Q
                         net (fo=2, routed)           0.067     1.873    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/L[25]
    SLICE_X79Y29         FDCE                                         r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.846     2.188    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X79Y29         FDCE                                         r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[1]/C
                         clock pessimism             -0.523     1.665    
    SLICE_X79Y29         FDCE (Hold_fdce_C_D)         0.075     1.740    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/phase_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.580     1.666    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X85Y29         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y29         FDCE (Prop_fdce_C_Q)         0.141     1.807 r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[24]/Q
                         net (fo=2, routed)           0.067     1.874    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/D[0]
    SLICE_X85Y29         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/phase_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.847     2.189    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X85Y29         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/phase_reg[0]/C
                         clock pessimism             -0.523     1.666    
    SLICE_X85Y29         FDCE (Hold_fdce_C_D)         0.075     1.741    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/phase_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.580     1.666    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X79Y30         FDCE                                         r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y30         FDCE (Prop_fdce_C_Q)         0.141     1.807 r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[29]/Q
                         net (fo=2, routed)           0.067     1.874    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/L[29]
    SLICE_X79Y30         FDCE                                         r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.847     2.189    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X79Y30         FDCE                                         r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[5]/C
                         clock pessimism             -0.523     1.666    
    SLICE_X79Y30         FDCE (Hold_fdce_C_D)         0.075     1.741    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.579     1.665    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X79Y29         FDCE                                         r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y29         FDCE (Prop_fdce_C_Q)         0.141     1.806 r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[26]/Q
                         net (fo=2, routed)           0.067     1.873    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/L[26]
    SLICE_X79Y29         FDCE                                         r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.846     2.188    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X79Y29         FDCE                                         r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[2]/C
                         clock pessimism             -0.523     1.665    
    SLICE_X79Y29         FDCE (Hold_fdce_C_D)         0.071     1.736    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X79Y44    Basic/Design/clk_ena_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X82Y48    Basic/Design/color_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X82Y48    Basic/Design/color_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X82Y48    Basic/Design/color_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X82Y45    Basic/Design/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X82Y44    Basic/Design/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X82Y44    Basic/Design/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X59Y38    Kran/Crane/f_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X59Y38    Kran/Crane/f_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X71Y31    Menu/EnableSignals/MovingText/i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y25    Pong/pong/controller_interface1/deb_push_but/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y25    Pong/pong/controller_interface1/deb_push_but/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y25    Pong/pong/controller_interface1/deb_push_but/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X62Y24    Pong/pong/controller_interface2/deb_rot_enc0/count_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X66Y26    Pong/pong/controller_interface2/deb_rot_enc0/x_o_reg_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X64Y27    Pong/pong/controller_interface2/deb_rot_enc0/x_o_reg_P/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X75Y18    Pong/pong/motion/ball_y_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X69Y19    Pong/pong/motion/ball_y_reg[6]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X75Y18    Pong/pong/motion/ball_y_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X79Y44    Basic/Design/clk_ena_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X79Y44    Basic/Design/clk_ena_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X82Y48    Basic/Design/color_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X82Y48    Basic/Design/color_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X82Y48    Basic/Design/color_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X82Y45    Basic/Design/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X82Y44    Basic/Design/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X82Y44    Basic/Design/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X59Y38    Kran/Crane/f_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X59Y38    Kran/Crane/f_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Activator/looser_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.580ns (15.124%)  route 3.255ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.319ns = ( 13.319 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.726     5.800    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X83Y29         FDCE                                         r  Pong/pong/sound/Activator/looser_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDCE (Prop_fdce_C_Q)         0.456     6.256 r  Pong/pong/sound/Activator/looser_ena_reg/Q
                         net (fo=1, routed)           0.493     6.749    Pong/pong/sound/Activator/looser_ena__0
    SLICE_X83Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.873 f  Pong/pong/sound/Activator/FSM_sequential_state[2]_i_2__1/O
                         net (fo=83, routed)          2.762     9.634    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/AR[0]
    SLICE_X85Y32         FDCE                                         f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.554    13.319    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X85Y32         FDCE                                         r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[3]/C
                         clock pessimism              0.461    13.780    
                         clock uncertainty           -0.035    13.744    
    SLICE_X85Y32         FDCE (Recov_fdce_C_CLR)     -0.405    13.339    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[3]
  -------------------------------------------------------------------
                         required time                         13.339    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  3.705    

Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Activator/looser_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.580ns (15.124%)  route 3.255ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.319ns = ( 13.319 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.726     5.800    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X83Y29         FDCE                                         r  Pong/pong/sound/Activator/looser_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDCE (Prop_fdce_C_Q)         0.456     6.256 r  Pong/pong/sound/Activator/looser_ena_reg/Q
                         net (fo=1, routed)           0.493     6.749    Pong/pong/sound/Activator/looser_ena__0
    SLICE_X83Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.873 f  Pong/pong/sound/Activator/FSM_sequential_state[2]_i_2__1/O
                         net (fo=83, routed)          2.762     9.634    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/AR[0]
    SLICE_X85Y32         FDCE                                         f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.554    13.319    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X85Y32         FDCE                                         r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[6]/C
                         clock pessimism              0.461    13.780    
                         clock uncertainty           -0.035    13.744    
    SLICE_X85Y32         FDCE (Recov_fdce_C_CLR)     -0.405    13.339    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.339    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  3.705    

Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Activator/looser_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.580ns (15.124%)  route 3.255ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.319ns = ( 13.319 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.726     5.800    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X83Y29         FDCE                                         r  Pong/pong/sound/Activator/looser_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDCE (Prop_fdce_C_Q)         0.456     6.256 r  Pong/pong/sound/Activator/looser_ena_reg/Q
                         net (fo=1, routed)           0.493     6.749    Pong/pong/sound/Activator/looser_ena__0
    SLICE_X83Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.873 f  Pong/pong/sound/Activator/FSM_sequential_state[2]_i_2__1/O
                         net (fo=83, routed)          2.762     9.634    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/AR[0]
    SLICE_X85Y32         FDCE                                         f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.554    13.319    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X85Y32         FDCE                                         r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[7]/C
                         clock pessimism              0.461    13.780    
                         clock uncertainty           -0.035    13.744    
    SLICE_X85Y32         FDCE (Recov_fdce_C_CLR)     -0.405    13.339    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.339    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  3.705    

Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Activator/looser_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.580ns (15.124%)  route 3.255ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.319ns = ( 13.319 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.726     5.800    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X83Y29         FDCE                                         r  Pong/pong/sound/Activator/looser_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDCE (Prop_fdce_C_Q)         0.456     6.256 r  Pong/pong/sound/Activator/looser_ena_reg/Q
                         net (fo=1, routed)           0.493     6.749    Pong/pong/sound/Activator/looser_ena__0
    SLICE_X83Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.873 f  Pong/pong/sound/Activator/FSM_sequential_state[2]_i_2__1/O
                         net (fo=83, routed)          2.762     9.634    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/AR[0]
    SLICE_X85Y32         FDPE                                         f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.554    13.319    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X85Y32         FDPE                                         r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[0]/C
                         clock pessimism              0.461    13.780    
                         clock uncertainty           -0.035    13.744    
    SLICE_X85Y32         FDPE (Recov_fdpe_C_PRE)     -0.359    13.385    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.385    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  3.751    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Activator/looser_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.580ns (16.471%)  route 2.941ns (83.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 13.320 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.726     5.800    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X83Y29         FDCE                                         r  Pong/pong/sound/Activator/looser_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDCE (Prop_fdce_C_Q)         0.456     6.256 r  Pong/pong/sound/Activator/looser_ena_reg/Q
                         net (fo=1, routed)           0.493     6.749    Pong/pong/sound/Activator/looser_ena__0
    SLICE_X83Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.873 f  Pong/pong/sound/Activator/FSM_sequential_state[2]_i_2__1/O
                         net (fo=83, routed)          2.448     9.321    Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X87Y32         FDCE                                         f  Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.555    13.320    Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X87Y32         FDCE                                         r  Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[0]/C
                         clock pessimism              0.424    13.744    
                         clock uncertainty           -0.035    13.708    
    SLICE_X87Y32         FDCE (Recov_fdce_C_CLR)     -0.405    13.303    Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         13.303    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Activator/looser_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.580ns (16.471%)  route 2.941ns (83.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 13.320 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.726     5.800    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X83Y29         FDCE                                         r  Pong/pong/sound/Activator/looser_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDCE (Prop_fdce_C_Q)         0.456     6.256 r  Pong/pong/sound/Activator/looser_ena_reg/Q
                         net (fo=1, routed)           0.493     6.749    Pong/pong/sound/Activator/looser_ena__0
    SLICE_X83Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.873 f  Pong/pong/sound/Activator/FSM_sequential_state[2]_i_2__1/O
                         net (fo=83, routed)          2.448     9.321    Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X87Y32         FDCE                                         f  Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.555    13.320    Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X87Y32         FDCE                                         r  Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[3]/C
                         clock pessimism              0.424    13.744    
                         clock uncertainty           -0.035    13.708    
    SLICE_X87Y32         FDCE (Recov_fdce_C_CLR)     -0.405    13.303    Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[3]
  -------------------------------------------------------------------
                         required time                         13.303    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Activator/looser_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.580ns (16.471%)  route 2.941ns (83.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 13.320 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.726     5.800    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X83Y29         FDCE                                         r  Pong/pong/sound/Activator/looser_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDCE (Prop_fdce_C_Q)         0.456     6.256 r  Pong/pong/sound/Activator/looser_ena_reg/Q
                         net (fo=1, routed)           0.493     6.749    Pong/pong/sound/Activator/looser_ena__0
    SLICE_X83Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.873 f  Pong/pong/sound/Activator/FSM_sequential_state[2]_i_2__1/O
                         net (fo=83, routed)          2.448     9.321    Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X87Y32         FDCE                                         f  Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.555    13.320    Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X87Y32         FDCE                                         r  Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[6]/C
                         clock pessimism              0.424    13.744    
                         clock uncertainty           -0.035    13.708    
    SLICE_X87Y32         FDCE (Recov_fdce_C_CLR)     -0.405    13.303    Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[6]
  -------------------------------------------------------------------
                         required time                         13.303    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Activator/looser_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.580ns (16.471%)  route 2.941ns (83.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 13.320 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.726     5.800    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X83Y29         FDCE                                         r  Pong/pong/sound/Activator/looser_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDCE (Prop_fdce_C_Q)         0.456     6.256 r  Pong/pong/sound/Activator/looser_ena_reg/Q
                         net (fo=1, routed)           0.493     6.749    Pong/pong/sound/Activator/looser_ena__0
    SLICE_X83Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.873 f  Pong/pong/sound/Activator/FSM_sequential_state[2]_i_2__1/O
                         net (fo=83, routed)          2.448     9.321    Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X87Y32         FDCE                                         f  Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.555    13.320    Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X87Y32         FDCE                                         r  Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[6]/C
                         clock pessimism              0.424    13.744    
                         clock uncertainty           -0.035    13.708    
    SLICE_X87Y32         FDCE (Recov_fdce_C_CLR)     -0.405    13.303    Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[6]
  -------------------------------------------------------------------
                         required time                         13.303    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Activator/looser_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.580ns (16.471%)  route 2.941ns (83.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 13.320 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.726     5.800    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X83Y29         FDCE                                         r  Pong/pong/sound/Activator/looser_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDCE (Prop_fdce_C_Q)         0.456     6.256 r  Pong/pong/sound/Activator/looser_ena_reg/Q
                         net (fo=1, routed)           0.493     6.749    Pong/pong/sound/Activator/looser_ena__0
    SLICE_X83Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.873 f  Pong/pong/sound/Activator/FSM_sequential_state[2]_i_2__1/O
                         net (fo=83, routed)          2.448     9.321    Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X87Y32         FDCE                                         f  Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.555    13.320    Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X87Y32         FDCE                                         r  Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[7]/C
                         clock pessimism              0.424    13.744    
                         clock uncertainty           -0.035    13.708    
    SLICE_X87Y32         FDCE (Recov_fdce_C_CLR)     -0.405    13.303    Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/lut_out_inv_delay_reg[7]
  -------------------------------------------------------------------
                         required time                         13.303    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             4.026ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Activator/looser_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.580ns (16.471%)  route 2.941ns (83.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 13.320 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.726     5.800    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X83Y29         FDCE                                         r  Pong/pong/sound/Activator/looser_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDCE (Prop_fdce_C_Q)         0.456     6.256 r  Pong/pong/sound/Activator/looser_ena_reg/Q
                         net (fo=1, routed)           0.493     6.749    Pong/pong/sound/Activator/looser_ena__0
    SLICE_X83Y29         LUT1 (Prop_lut1_I0_O)        0.124     6.873 f  Pong/pong/sound/Activator/FSM_sequential_state[2]_i_2__1/O
                         net (fo=83, routed)          2.448     9.321    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/AR[0]
    SLICE_X86Y32         FDPE                                         f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        1.555    13.320    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X86Y32         FDPE                                         r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[0]/C
                         clock pessimism              0.424    13.744    
                         clock uncertainty           -0.035    13.708    
    SLICE_X86Y32         FDPE (Recov_fdpe_C_PRE)     -0.361    13.347    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[0]
  -------------------------------------------------------------------
                         required time                         13.347    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  4.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.765%)  route 0.181ns (56.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.579     1.665    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X83Y28         FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.806 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.181     1.987    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X85Y27         FDCE                                         f  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.845     2.187    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X85Y27         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[16]/C
                         clock pessimism             -0.509     1.678    
    SLICE_X85Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.586    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.765%)  route 0.181ns (56.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.579     1.665    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X83Y28         FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.806 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.181     1.987    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X85Y27         FDCE                                         f  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.845     2.187    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X85Y27         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[17]/C
                         clock pessimism             -0.509     1.678    
    SLICE_X85Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.586    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.765%)  route 0.181ns (56.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.579     1.665    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X83Y28         FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.806 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.181     1.987    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X85Y27         FDCE                                         f  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.845     2.187    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X85Y27         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[18]/C
                         clock pessimism             -0.509     1.678    
    SLICE_X85Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.586    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.765%)  route 0.181ns (56.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.579     1.665    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X83Y28         FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.806 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.181     1.987    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X85Y27         FDCE                                         f  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.845     2.187    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X85Y27         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[19]/C
                         clock pessimism             -0.509     1.678    
    SLICE_X85Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.586    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.530%)  route 0.245ns (63.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.579     1.665    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X83Y28         FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.806 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.245     2.051    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X85Y26         FDCE                                         f  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.843     2.185    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X85Y26         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[12]/C
                         clock pessimism             -0.509     1.676    
    SLICE_X85Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.584    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.530%)  route 0.245ns (63.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.579     1.665    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X83Y28         FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.806 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.245     2.051    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X85Y26         FDCE                                         f  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.843     2.185    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X85Y26         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[13]/C
                         clock pessimism             -0.509     1.676    
    SLICE_X85Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.584    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.530%)  route 0.245ns (63.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.579     1.665    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X83Y28         FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.806 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.245     2.051    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X85Y26         FDCE                                         f  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.843     2.185    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X85Y26         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[14]/C
                         clock pessimism             -0.509     1.676    
    SLICE_X85Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.584    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.530%)  route 0.245ns (63.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.579     1.665    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X83Y28         FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.806 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.245     2.051    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X85Y26         FDCE                                         f  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.843     2.185    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X85Y26         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[15]/C
                         clock pessimism             -0.509     1.676    
    SLICE_X85Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.584    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.352%)  route 0.309ns (68.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.579     1.665    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X83Y28         FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.806 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.309     2.115    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X85Y25         FDCE                                         f  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.842     2.184    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X85Y25         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[10]/C
                         clock pessimism             -0.509     1.675    
    SLICE_X85Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.583    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.352%)  route 0.309ns (68.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.579     1.665    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X83Y28         FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.806 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.309     2.115    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X85Y25         FDCE                                         f  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1314, routed)        0.842     2.184    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X85Y25         FDCE                                         r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[11]/C
                         clock pessimism             -0.509     1.675    
    SLICE_X85Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.583    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.532    





