

================================================================
== Vitis HLS Report for 'operator_1_s'
================================================================
* Date:           Tue Feb  8 11:02:02 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 33 
28 --> 29 
29 --> 30 31 
30 --> 31 
31 --> 32 33 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.44>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_11 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 34 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read411 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 35 'read' 'p_read411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_12 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 36 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%agg_result_1_0_028_loc = alloca i64 1"   --->   Operation 37 'alloca' 'agg_result_1_0_028_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%agg_result_1_1_034_loc = alloca i64 1"   --->   Operation 38 'alloca' 'agg_result_1_1_034_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%agg_result_1_2_040_loc = alloca i64 1"   --->   Operation 39 'alloca' 'agg_result_1_2_040_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%agg_result_1_0_031_loc = alloca i64 1"   --->   Operation 40 'alloca' 'agg_result_1_0_031_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%agg_result_1_1_037_loc = alloca i64 1"   --->   Operation 41 'alloca' 'agg_result_1_1_037_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%agg_result_1_2_043_loc = alloca i64 1"   --->   Operation 42 'alloca' 'agg_result_1_2_043_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 43 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%eps_load_3_loc = alloca i64 1"   --->   Operation 44 'alloca' 'eps_load_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%eps_load_4_loc = alloca i64 1"   --->   Operation 45 'alloca' 'eps_load_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%eps_load_5_loc = alloca i64 1"   --->   Operation 46 'alloca' 'eps_load_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%num_res_assign_load_loc = alloca i64 1"   --->   Operation 47 'alloca' 'num_res_assign_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%num_res_assign_load_3_loc = alloca i64 1"   --->   Operation 48 'alloca' 'num_res_assign_load_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%num_res_assign_load_4_loc = alloca i64 1"   --->   Operation 49 'alloca' 'num_res_assign_load_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%eps_tmp_2_01_loc = alloca i64 1"   --->   Operation 50 'alloca' 'eps_tmp_2_01_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%eps_tmp_0_04_loc = alloca i64 1"   --->   Operation 51 'alloca' 'eps_tmp_0_04_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%eps_tmp_1_05_loc = alloca i64 1"   --->   Operation 52 'alloca' 'eps_tmp_1_05_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%eps_load_loc = alloca i64 1"   --->   Operation 53 'alloca' 'eps_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%eps_load_1_loc = alloca i64 1"   --->   Operation 54 'alloca' 'eps_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%eps_load_2_loc = alloca i64 1"   --->   Operation 55 'alloca' 'eps_load_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%eps_0_0_loc = alloca i64 1"   --->   Operation 56 'alloca' 'eps_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%eps_1_0_loc = alloca i64 1"   --->   Operation 57 'alloca' 'eps_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%eps_2_0_loc = alloca i64 1"   --->   Operation 58 'alloca' 'eps_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%b_norm_load_loc = alloca i64 1"   --->   Operation 59 'alloca' 'b_norm_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%b_norm_load_1_loc = alloca i64 1"   --->   Operation 60 'alloca' 'b_norm_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%b_norm_1_02_loc = alloca i64 1"   --->   Operation 61 'alloca' 'b_norm_1_02_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%b_norm_2_03_loc = alloca i64 1"   --->   Operation 62 'alloca' 'b_norm_2_03_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%this_num_load_loc = alloca i64 1"   --->   Operation 63 'alloca' 'this_num_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%this_num_load_1_loc = alloca i64 1"   --->   Operation 64 'alloca' 'this_num_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%aux = alloca i64 1" [../src/ban.cpp:183]   --->   Operation 65 'alloca' 'aux' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%aux_1 = alloca i64 1" [../src/ban.cpp:183]   --->   Operation 66 'alloca' 'aux_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_21_1, i32 %this_num_load_1_loc, i32 %this_num_load_loc"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 68 [2/2] (0.44ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_791_1, i32 %p_read411, i32 %p_read_11, i32 %p_read_12, i32 %b_norm_2_03_loc, i32 %b_norm_1_02_loc, i32 %b_norm_load_1_loc, i32 %b_norm_load_loc"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.87>
ST_2 : Operation 69 [1/2] (0.87ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_21_1, i32 %this_num_load_1_loc, i32 %this_num_load_loc"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_791_1, i32 %p_read411, i32 %p_read_11, i32 %p_read_12, i32 %b_norm_2_03_loc, i32 %b_norm_1_02_loc, i32 %b_norm_load_1_loc, i32 %b_norm_load_loc"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.47>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%b_norm_2_03_loc_load = load i32 %b_norm_2_03_loc"   --->   Operation 71 'load' 'b_norm_2_03_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%b_norm_1_02_loc_load = load i32 %b_norm_1_02_loc"   --->   Operation 72 'load' 'b_norm_1_02_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (0.47ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_34_1, i32 %b_norm_1_02_loc_load, i32 %b_norm_2_03_loc_load, i32 %eps_2_0_loc, i32 %eps_1_0_loc, i32 %eps_0_0_loc, i32 %eps_load_2_loc, i32 %eps_load_1_loc, i32 %eps_load_loc"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_34_1, i32 %b_norm_1_02_loc_load, i32 %b_norm_2_03_loc_load, i32 %eps_2_0_loc, i32 %eps_1_0_loc, i32 %eps_0_0_loc, i32 %eps_load_2_loc, i32 %eps_load_1_loc, i32 %eps_load_loc"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%b_norm_load = load i32 %b_norm_load_1_loc"   --->   Operation 75 'load' 'b_norm_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%b_norm_load_1 = load i32 %b_norm_load_loc"   --->   Operation 76 'load' 'b_norm_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%eps_2_0_loc_load = load i32 %eps_2_0_loc"   --->   Operation 77 'load' 'eps_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%eps_1_0_loc_load = load i32 %eps_1_0_loc"   --->   Operation 78 'load' 'eps_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%eps_0_0_loc_load = load i32 %eps_0_0_loc"   --->   Operation 79 'load' 'eps_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%eps_load_2 = load i32 %eps_load_loc"   --->   Operation 80 'load' 'eps_load_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [2/2] (0.47ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_169_1, i32 %eps_0_0_loc_load, i32 %eps_1_0_loc_load, i32 %eps_2_0_loc_load, i32 %b_norm_load_1, i32 %b_norm_load, i32 %aux_1"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 82 [4/4] (6.43ns)   --->   "%tmp = fadd i32 %eps_load_2, i32 0.001" [../src/ban.cpp:799]   --->   Operation 82 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%this_num_load = load i32 %this_num_load_1_loc"   --->   Operation 83 'load' 'this_num_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%this_num_load_5 = load i32 %this_num_load_loc"   --->   Operation 84 'load' 'this_num_load_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%eps_load = load i32 %eps_load_2_loc"   --->   Operation 85 'load' 'eps_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%eps_load_1 = load i32 %eps_load_1_loc"   --->   Operation 86 'load' 'eps_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_169_1, i32 %eps_0_0_loc_load, i32 %eps_1_0_loc_load, i32 %eps_2_0_loc_load, i32 %b_norm_load_1, i32 %b_norm_load, i32 %aux_1"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 88 [4/4] (6.43ns)   --->   "%tmp_52 = fadd i32 %this_num_load, i32 %eps_load" [../src/ban.cpp:799]   --->   Operation 88 'fadd' 'tmp_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [3/4] (6.43ns)   --->   "%tmp = fadd i32 %eps_load_2, i32 0.001" [../src/ban.cpp:799]   --->   Operation 89 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [4/4] (6.43ns)   --->   "%tmp_1 = fadd i32 %this_num_load_5, i32 %eps_load_1" [../src/ban.cpp:799]   --->   Operation 90 'fadd' 'tmp_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_187_1, i32 %aux_1, i32 %eps_tmp_1_05_loc, i32 %eps_tmp_0_04_loc, i32 %eps_tmp_2_01_loc, i32 %num_res_assign_load_4_loc, i32 %num_res_assign_load_3_loc, i32 %num_res_assign_load_loc"   --->   Operation 91 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 92 [3/4] (6.43ns)   --->   "%tmp_52 = fadd i32 %this_num_load, i32 %eps_load" [../src/ban.cpp:799]   --->   Operation 92 'fadd' 'tmp_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [2/4] (6.43ns)   --->   "%tmp = fadd i32 %eps_load_2, i32 0.001" [../src/ban.cpp:799]   --->   Operation 93 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [3/4] (6.43ns)   --->   "%tmp_1 = fadd i32 %this_num_load_5, i32 %eps_load_1" [../src/ban.cpp:799]   --->   Operation 94 'fadd' 'tmp_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 95 [1/2] (0.87ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_187_1, i32 %aux_1, i32 %eps_tmp_1_05_loc, i32 %eps_tmp_0_04_loc, i32 %eps_tmp_2_01_loc, i32 %num_res_assign_load_4_loc, i32 %num_res_assign_load_3_loc, i32 %num_res_assign_load_loc"   --->   Operation 95 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 96 [2/4] (6.43ns)   --->   "%tmp_52 = fadd i32 %this_num_load, i32 %eps_load" [../src/ban.cpp:799]   --->   Operation 96 'fadd' 'tmp_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/4] (6.43ns)   --->   "%tmp = fadd i32 %eps_load_2, i32 0.001" [../src/ban.cpp:799]   --->   Operation 97 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [2/4] (6.43ns)   --->   "%tmp_1 = fadd i32 %this_num_load_5, i32 %eps_load_1" [../src/ban.cpp:799]   --->   Operation 98 'fadd' 'tmp_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%eps_tmp_1_05_loc_load = load i32 %eps_tmp_1_05_loc"   --->   Operation 99 'load' 'eps_tmp_1_05_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%eps_tmp_0_04_loc_load = load i32 %eps_tmp_0_04_loc"   --->   Operation 100 'load' 'eps_tmp_0_04_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%eps_tmp_2_01_loc_load = load i32 %eps_tmp_2_01_loc"   --->   Operation 101 'load' 'eps_tmp_2_01_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%num_res_assign_load_3 = load i32 %num_res_assign_load_loc"   --->   Operation 102 'load' 'num_res_assign_load_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [2/2] (0.47ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_169_123, i32 %eps_tmp_0_04_loc_load, i32 %eps_tmp_1_05_loc_load, i32 %eps_tmp_2_01_loc_load, i32 %b_norm_load_1, i32 %b_norm_load, i32 %aux"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 104 [1/4] (6.43ns)   --->   "%tmp_52 = fadd i32 %this_num_load, i32 %eps_load" [../src/ban.cpp:799]   --->   Operation 104 'fadd' 'tmp_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/4] (6.43ns)   --->   "%tmp_1 = fadd i32 %this_num_load_5, i32 %eps_load_1" [../src/ban.cpp:799]   --->   Operation 105 'fadd' 'tmp_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [4/4] (6.43ns)   --->   "%tmp_3 = fadd i32 %tmp, i32 %num_res_assign_load_3" [../src/ban.cpp:808]   --->   Operation 106 'fadd' 'tmp_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%num_res_assign_load = load i32 %num_res_assign_load_4_loc"   --->   Operation 107 'load' 'num_res_assign_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%num_res_assign_load_2 = load i32 %num_res_assign_load_3_loc"   --->   Operation 108 'load' 'num_res_assign_load_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_169_123, i32 %eps_tmp_0_04_loc_load, i32 %eps_tmp_1_05_loc_load, i32 %eps_tmp_2_01_loc_load, i32 %b_norm_load_1, i32 %b_norm_load, i32 %aux"   --->   Operation 109 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 110 [4/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %num_res_assign_load_2" [../src/ban.cpp:808]   --->   Operation 110 'fadd' 'tmp_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [3/4] (6.43ns)   --->   "%tmp_3 = fadd i32 %tmp, i32 %num_res_assign_load_3" [../src/ban.cpp:808]   --->   Operation 111 'fadd' 'tmp_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [4/4] (6.43ns)   --->   "%tmp_4 = fadd i32 %tmp_52, i32 %num_res_assign_load" [../src/ban.cpp:808]   --->   Operation 112 'fadd' 'tmp_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 113 [2/2] (0.42ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_187_124, i32 %eps_load, i32 %eps_load_1, i32 %eps_load_2, i32 %aux, i32 %eps_load_5_loc, i32 %eps_load_4_loc, i32 %eps_load_3_loc"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 114 [3/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %num_res_assign_load_2" [../src/ban.cpp:808]   --->   Operation 114 'fadd' 'tmp_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [2/4] (6.43ns)   --->   "%tmp_3 = fadd i32 %tmp, i32 %num_res_assign_load_3" [../src/ban.cpp:808]   --->   Operation 115 'fadd' 'tmp_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [3/4] (6.43ns)   --->   "%tmp_4 = fadd i32 %tmp_52, i32 %num_res_assign_load" [../src/ban.cpp:808]   --->   Operation 116 'fadd' 'tmp_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 117 [1/2] (0.87ns)   --->   "%call_ln0 = call void @operator/.1_Pipeline_VITIS_LOOP_187_124, i32 %eps_load, i32 %eps_load_1, i32 %eps_load_2, i32 %aux, i32 %eps_load_5_loc, i32 %eps_load_4_loc, i32 %eps_load_3_loc"   --->   Operation 117 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 118 [2/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %num_res_assign_load_2" [../src/ban.cpp:808]   --->   Operation 118 'fadd' 'tmp_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [1/4] (6.43ns)   --->   "%tmp_3 = fadd i32 %tmp, i32 %num_res_assign_load_3" [../src/ban.cpp:808]   --->   Operation 119 'fadd' 'tmp_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [2/4] (6.43ns)   --->   "%tmp_4 = fadd i32 %tmp_52, i32 %num_res_assign_load" [../src/ban.cpp:808]   --->   Operation 120 'fadd' 'tmp_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%eps_load_5 = load i32 %eps_load_3_loc"   --->   Operation 121 'load' 'eps_load_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %num_res_assign_load_2" [../src/ban.cpp:808]   --->   Operation 122 'fadd' 'tmp_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/4] (6.43ns)   --->   "%tmp_4 = fadd i32 %tmp_52, i32 %num_res_assign_load" [../src/ban.cpp:808]   --->   Operation 123 'fadd' 'tmp_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [4/4] (6.43ns)   --->   "%tmp_5 = fadd i32 %tmp_3, i32 %eps_load_5" [../src/ban.cpp:815]   --->   Operation 124 'fadd' 'tmp_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%eps_load_3 = load i32 %eps_load_5_loc"   --->   Operation 125 'load' 'eps_load_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%eps_load_4 = load i32 %eps_load_4_loc"   --->   Operation 126 'load' 'eps_load_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [3/4] (6.43ns)   --->   "%tmp_5 = fadd i32 %tmp_3, i32 %eps_load_5" [../src/ban.cpp:815]   --->   Operation 127 'fadd' 'tmp_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [4/4] (6.43ns)   --->   "%tmp_6 = fadd i32 %tmp_2, i32 %eps_load_4" [../src/ban.cpp:815]   --->   Operation 128 'fadd' 'tmp_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [4/4] (6.43ns)   --->   "%tmp_7 = fadd i32 %tmp_4, i32 %eps_load_3" [../src/ban.cpp:815]   --->   Operation 129 'fadd' 'tmp_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 130 [2/4] (6.43ns)   --->   "%tmp_5 = fadd i32 %tmp_3, i32 %eps_load_5" [../src/ban.cpp:815]   --->   Operation 130 'fadd' 'tmp_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [3/4] (6.43ns)   --->   "%tmp_6 = fadd i32 %tmp_2, i32 %eps_load_4" [../src/ban.cpp:815]   --->   Operation 131 'fadd' 'tmp_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [3/4] (6.43ns)   --->   "%tmp_7 = fadd i32 %tmp_4, i32 %eps_load_3" [../src/ban.cpp:815]   --->   Operation 132 'fadd' 'tmp_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 133 [1/4] (6.43ns)   --->   "%tmp_5 = fadd i32 %tmp_3, i32 %eps_load_5" [../src/ban.cpp:815]   --->   Operation 133 'fadd' 'tmp_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 134 [2/4] (6.43ns)   --->   "%tmp_6 = fadd i32 %tmp_2, i32 %eps_load_4" [../src/ban.cpp:815]   --->   Operation 134 'fadd' 'tmp_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [2/4] (6.43ns)   --->   "%tmp_7 = fadd i32 %tmp_4, i32 %eps_load_3" [../src/ban.cpp:815]   --->   Operation 135 'fadd' 'tmp_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.05>
ST_17 : Operation 136 [1/4] (6.43ns)   --->   "%tmp_6 = fadd i32 %tmp_2, i32 %eps_load_4" [../src/ban.cpp:815]   --->   Operation 136 'fadd' 'tmp_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [1/4] (6.43ns)   --->   "%tmp_7 = fadd i32 %tmp_4, i32 %eps_load_3" [../src/ban.cpp:815]   --->   Operation 137 'fadd' 'tmp_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [9/9] (7.05ns)   --->   "%tmp_68 = fdiv i32 %tmp_5, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 138 'fdiv' 'tmp_68' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.05>
ST_18 : Operation 139 [8/9] (7.05ns)   --->   "%tmp_68 = fdiv i32 %tmp_5, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 139 'fdiv' 'tmp_68' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 140 [9/9] (7.05ns)   --->   "%tmp_69 = fdiv i32 %tmp_6, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 140 'fdiv' 'tmp_69' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 141 [9/9] (7.05ns)   --->   "%tmp_70 = fdiv i32 %tmp_7, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 141 'fdiv' 'tmp_70' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.05>
ST_19 : Operation 142 [7/9] (7.05ns)   --->   "%tmp_68 = fdiv i32 %tmp_5, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 142 'fdiv' 'tmp_68' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 143 [8/9] (7.05ns)   --->   "%tmp_69 = fdiv i32 %tmp_6, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 143 'fdiv' 'tmp_69' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 144 [8/9] (7.05ns)   --->   "%tmp_70 = fdiv i32 %tmp_7, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 144 'fdiv' 'tmp_70' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.05>
ST_20 : Operation 145 [6/9] (7.05ns)   --->   "%tmp_68 = fdiv i32 %tmp_5, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 145 'fdiv' 'tmp_68' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 146 [7/9] (7.05ns)   --->   "%tmp_69 = fdiv i32 %tmp_6, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 146 'fdiv' 'tmp_69' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 147 [7/9] (7.05ns)   --->   "%tmp_70 = fdiv i32 %tmp_7, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 147 'fdiv' 'tmp_70' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.05>
ST_21 : Operation 148 [5/9] (7.05ns)   --->   "%tmp_68 = fdiv i32 %tmp_5, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 148 'fdiv' 'tmp_68' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 149 [6/9] (7.05ns)   --->   "%tmp_69 = fdiv i32 %tmp_6, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 149 'fdiv' 'tmp_69' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 150 [6/9] (7.05ns)   --->   "%tmp_70 = fdiv i32 %tmp_7, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 150 'fdiv' 'tmp_70' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.05>
ST_22 : Operation 151 [4/9] (7.05ns)   --->   "%tmp_68 = fdiv i32 %tmp_5, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 151 'fdiv' 'tmp_68' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 152 [5/9] (7.05ns)   --->   "%tmp_69 = fdiv i32 %tmp_6, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 152 'fdiv' 'tmp_69' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 153 [5/9] (7.05ns)   --->   "%tmp_70 = fdiv i32 %tmp_7, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 153 'fdiv' 'tmp_70' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.05>
ST_23 : Operation 154 [3/9] (7.05ns)   --->   "%tmp_68 = fdiv i32 %tmp_5, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 154 'fdiv' 'tmp_68' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 155 [4/9] (7.05ns)   --->   "%tmp_69 = fdiv i32 %tmp_6, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 155 'fdiv' 'tmp_69' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 156 [4/9] (7.05ns)   --->   "%tmp_70 = fdiv i32 %tmp_7, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 156 'fdiv' 'tmp_70' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.05>
ST_24 : Operation 157 [2/9] (7.05ns)   --->   "%tmp_68 = fdiv i32 %tmp_5, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 157 'fdiv' 'tmp_68' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 158 [3/9] (7.05ns)   --->   "%tmp_69 = fdiv i32 %tmp_6, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 158 'fdiv' 'tmp_69' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 159 [3/9] (7.05ns)   --->   "%tmp_70 = fdiv i32 %tmp_7, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 159 'fdiv' 'tmp_70' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.05>
ST_25 : Operation 160 [1/9] (7.05ns)   --->   "%tmp_68 = fdiv i32 %tmp_5, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 160 'fdiv' 'tmp_68' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 161 [2/9] (7.05ns)   --->   "%tmp_69 = fdiv i32 %tmp_6, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 161 'fdiv' 'tmp_69' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 162 [2/9] (7.05ns)   --->   "%tmp_70 = fdiv i32 %tmp_7, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 162 'fdiv' 'tmp_70' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.05>
ST_26 : Operation 163 [1/9] (7.05ns)   --->   "%tmp_69 = fdiv i32 %tmp_6, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 163 'fdiv' 'tmp_69' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 164 [1/9] (7.05ns)   --->   "%tmp_70 = fdiv i32 %tmp_7, i32 %p_read_12" [../src/ban.cpp:832]   --->   Operation 164 'fdiv' 'tmp_70' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 165 [2/2] (2.78ns)   --->   "%tmp_57 = fcmp_oeq  i32 %tmp_68, i32 0" [../src/ban.cpp:77]   --->   Operation 165 'fcmp' 'tmp_57' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.54>
ST_27 : Operation 166 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %tmp_68" [../src/ban.cpp:77]   --->   Operation 166 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 167 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 168 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 169 [1/1] (0.84ns)   --->   "%icmp_ln77 = icmp_ne  i8 %tmp_56, i8 255" [../src/ban.cpp:77]   --->   Operation 169 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 170 [1/1] (1.05ns)   --->   "%icmp_ln77_1 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 170 'icmp' 'icmp_ln77_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%or_ln77 = or i1 %icmp_ln77_1, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 171 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 172 [1/2] (2.78ns)   --->   "%tmp_57 = fcmp_oeq  i32 %tmp_68, i32 0" [../src/ban.cpp:77]   --->   Operation 172 'fcmp' 'tmp_57' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 173 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_57" [../src/ban.cpp:77]   --->   Operation 173 'and' 'and_ln77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 174 [1/1] (0.47ns)   --->   "%br_ln77 = br i1 %and_ln77, void %_ZN3Ban14to_normal_formEv.18.exit, void %.preheader.preheader" [../src/ban.cpp:77]   --->   Operation 174 'br' 'br_ln77' <Predicate = true> <Delay = 0.47>
ST_27 : Operation 175 [2/2] (0.00ns)   --->   "%call_ln832 = call void @operator/.1_Pipeline_VITIS_LOOP_84_1, i32 %tmp_68, i32 %tmp_69, i32 %tmp_70, i32 %idx_tmp_loc" [../src/ban.cpp:832]   --->   Operation 175 'call' 'call_ln832' <Predicate = (and_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.44>
ST_28 : Operation 176 [1/2] (0.44ns)   --->   "%call_ln832 = call void @operator/.1_Pipeline_VITIS_LOOP_84_1, i32 %tmp_68, i32 %tmp_69, i32 %tmp_70, i32 %idx_tmp_loc" [../src/ban.cpp:832]   --->   Operation 176 'call' 'call_ln832' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 1.41>
ST_29 : Operation 177 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 177 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 178 [1/1] (0.00ns)   --->   "%empty = trunc i32 %idx_tmp_loc_load"   --->   Operation 178 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 179 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 179 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 180 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i" [../src/ban.cpp:92]   --->   Operation 180 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_29 : Operation 181 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty, i2 3" [../src/ban.cpp:92]   --->   Operation 181 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 182 [2/2] (0.42ns)   --->   "%call_ln832 = call void @operator/.1_Pipeline_VITIS_LOOP_92_2, i32 %tmp_70, i32 %tmp_69, i32 %tmp_68, i2 %empty, i2 %xor_ln92, i32 %agg_result_1_2_043_loc, i32 %agg_result_1_1_037_loc, i32 %agg_result_1_0_031_loc" [../src/ban.cpp:832]   --->   Operation 182 'call' 'call_ln832' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.44>
ST_30 : Operation 183 [1/2] (0.44ns)   --->   "%call_ln832 = call void @operator/.1_Pipeline_VITIS_LOOP_92_2, i32 %tmp_70, i32 %tmp_69, i32 %tmp_68, i2 %empty, i2 %xor_ln92, i32 %agg_result_1_2_043_loc, i32 %agg_result_1_1_037_loc, i32 %agg_result_1_0_031_loc" [../src/ban.cpp:832]   --->   Operation 183 'call' 'call_ln832' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 3.20>
ST_31 : Operation 184 [1/1] (0.00ns)   --->   "%agg_result_1_2_043_loc_load = load i32 %agg_result_1_2_043_loc"   --->   Operation 184 'load' 'agg_result_1_2_043_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 185 [1/1] (0.00ns)   --->   "%agg_result_1_1_037_loc_load = load i32 %agg_result_1_1_037_loc"   --->   Operation 185 'load' 'agg_result_1_1_037_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 186 [1/1] (0.00ns)   --->   "%agg_result_1_0_031_loc_load = load i32 %agg_result_1_0_031_loc"   --->   Operation 186 'load' 'agg_result_1_0_031_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 187 [1/1] (0.54ns)   --->   "%sub_ln97 = sub i2 2, i2 %empty" [../src/ban.cpp:97]   --->   Operation 187 'sub' 'sub_ln97' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i2 %sub_ln97" [../src/ban.cpp:97]   --->   Operation 188 'zext' 'zext_ln97' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 189 [1/1] (0.54ns)   --->   "%base = add i2 %sub_ln97, i2 1" [../src/ban.cpp:97]   --->   Operation 189 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 190 [1/1] (0.67ns)   --->   "%tmp_71 = add i3 %zext_ln97, i3 5" [../src/ban.cpp:100]   --->   Operation 190 'add' 'tmp_71' <Predicate = (icmp_ln92)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 191 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 191 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 192 [1/1] (0.47ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %_ZN3Ban14to_normal_formEv.18.exit" [../src/ban.cpp:104]   --->   Operation 192 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.47>
ST_31 : Operation 193 [1/1] (0.00ns)   --->   "%agg_result_1_2_041 = phi i32 %tmp_70, void %.preheader.preheader, i32 %agg_result_1_2_043_loc_load, void %.lr.ph7.i"   --->   Operation 193 'phi' 'agg_result_1_2_041' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 194 [1/1] (0.00ns)   --->   "%agg_result_1_1_035 = phi i32 %tmp_69, void %.preheader.preheader, i32 %agg_result_1_1_037_loc_load, void %.lr.ph7.i"   --->   Operation 194 'phi' 'agg_result_1_1_035' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 195 [1/1] (0.00ns)   --->   "%agg_result_1_0_029 = phi i32 %tmp_68, void %.preheader.preheader, i32 %agg_result_1_0_031_loc_load, void %.lr.ph7.i"   --->   Operation 195 'phi' 'agg_result_1_0_029' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 196 [1/1] (0.00ns)   --->   "%base_0_lcssa_i46 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i"   --->   Operation 196 'phi' 'base_0_lcssa_i46' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i46" [../src/ban.cpp:104]   --->   Operation 197 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 198 [1/1] (0.44ns)   --->   "%icmp_ln104_1 = icmp_ne  i2 %base_0_lcssa_i46, i2 3" [../src/ban.cpp:104]   --->   Operation 198 'icmp' 'icmp_ln104_1' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 199 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 199 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 200 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_1, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 200 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 201 [2/2] (0.42ns)   --->   "%call_ln832 = call void @operator/.1_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_1_2_041, i32 %agg_result_1_1_035, i32 %agg_result_1_0_029, i2 %base_0_lcssa_i46, i3 %select_ln104, i32 %agg_result_1_2_040_loc, i32 %agg_result_1_1_034_loc, i32 %agg_result_1_0_028_loc" [../src/ban.cpp:832]   --->   Operation 201 'call' 'call_ln832' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 1.13>
ST_32 : Operation 202 [1/2] (1.13ns)   --->   "%call_ln832 = call void @operator/.1_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_1_2_041, i32 %agg_result_1_1_035, i32 %agg_result_1_0_029, i2 %base_0_lcssa_i46, i3 %select_ln104, i32 %agg_result_1_2_040_loc, i32 %agg_result_1_1_034_loc, i32 %agg_result_1_0_028_loc" [../src/ban.cpp:832]   --->   Operation 202 'call' 'call_ln832' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.47>
ST_33 : Operation 203 [1/1] (0.00ns)   --->   "%empty_39 = phi i3 0, void %.preheader.preheader, i3 %tmp_71, void %.lr.ph7.i"   --->   Operation 203 'phi' 'empty_39' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_33 : Operation 204 [1/1] (0.00ns)   --->   "%agg_result_1_2_040_loc_load = load i32 %agg_result_1_2_040_loc"   --->   Operation 204 'load' 'agg_result_1_2_040_loc_load' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_33 : Operation 205 [1/1] (0.00ns)   --->   "%agg_result_1_1_034_loc_load = load i32 %agg_result_1_1_034_loc"   --->   Operation 205 'load' 'agg_result_1_1_034_loc_load' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_33 : Operation 206 [1/1] (0.00ns)   --->   "%agg_result_1_0_028_loc_load = load i32 %agg_result_1_0_028_loc"   --->   Operation 206 'load' 'agg_result_1_0_028_loc_load' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_33 : Operation 207 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZN3Ban14to_normal_formEv.18.exit"   --->   Operation 207 'br' 'br_ln0' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.47>
ST_33 : Operation 208 [1/1] (0.00ns)   --->   "%agg_result_1_2_0 = phi i32 %agg_result_1_2_040_loc_load, void %.lr.ph.i, i32 %tmp_70, void %codeRepl, i32 %agg_result_1_2_043_loc_load, void %.lr.ph7.i"   --->   Operation 208 'phi' 'agg_result_1_2_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 209 [1/1] (0.00ns)   --->   "%agg_result_1_1_0 = phi i32 %agg_result_1_1_034_loc_load, void %.lr.ph.i, i32 %tmp_69, void %codeRepl, i32 %agg_result_1_1_037_loc_load, void %.lr.ph7.i"   --->   Operation 209 'phi' 'agg_result_1_1_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 210 [1/1] (0.00ns)   --->   "%agg_result_1_0_0 = phi i32 %agg_result_1_0_028_loc_load, void %.lr.ph.i, i32 %tmp_68, void %codeRepl, i32 %agg_result_1_0_031_loc_load, void %.lr.ph7.i"   --->   Operation 210 'phi' 'agg_result_1_0_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 211 [1/1] (0.00ns)   --->   "%c_p_1 = phi i3 %empty_39, void %.lr.ph.i, i3 7, void %codeRepl, i3 %tmp_71, void %.lr.ph7.i"   --->   Operation 211 'phi' 'c_p_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln785 = sext i3 %c_p_1" [../src/ban.cpp:785]   --->   Operation 212 'sext' 'sext_ln785' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 213 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %sext_ln785" [../src/ban.cpp:839]   --->   Operation 213 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 214 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_0_0" [../src/ban.cpp:839]   --->   Operation 214 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 215 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_1_1_0" [../src/ban.cpp:839]   --->   Operation 215 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 216 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_1_2_0" [../src/ban.cpp:839]   --->   Operation 216 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 217 [1/1] (0.00ns)   --->   "%ret_ln839 = ret i128 %mrv_3" [../src/ban.cpp:839]   --->   Operation 217 'ret' 'ret_ln839' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.449ns
The critical path consists of the following:
	wire read operation ('p_read_11') on port 'p_read5' [4]  (0 ns)
	'call' operation ('call_ln0') to 'operator/.1_Pipeline_VITIS_LOOP_791_1' [40]  (0.449 ns)

 <State 2>: 0.873ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'operator/.1_Pipeline_VITIS_LOOP_21_1' [37]  (0.873 ns)

 <State 3>: 0.476ns
The critical path consists of the following:
	'load' operation ('b_norm_2_03_loc_load') on local variable 'b_norm_2_03_loc' [41]  (0 ns)
	'call' operation ('call_ln0') to 'operator/.1_Pipeline_VITIS_LOOP_34_1' [45]  (0.476 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 6.44ns
The critical path consists of the following:
	'load' operation ('eps_load_2') on local variable 'eps_load_loc' [51]  (0 ns)
	'fadd' operation ('tmp', ../src/ban.cpp:799) [66]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'load' operation ('this_num_load') on local variable 'this_num_load_1_loc' [38]  (0 ns)
	'fadd' operation ('tmp', ../src/ban.cpp:799) [65]  (6.44 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:799) [65]  (6.44 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:799) [65]  (6.44 ns)

 <State 9>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:799) [65]  (6.44 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'load' operation ('num_res_assign_load_2') on local variable 'num_res_assign_load_3_loc' [58]  (0 ns)
	'fadd' operation ('tmp', ../src/ban.cpp:808) [68]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:808) [68]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:808) [68]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:808) [68]  (6.44 ns)

 <State 14>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:815) [71]  (6.44 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:815) [71]  (6.44 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:815) [71]  (6.44 ns)

 <State 17>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:832) [74]  (7.06 ns)

 <State 18>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:832) [74]  (7.06 ns)

 <State 19>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:832) [74]  (7.06 ns)

 <State 20>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:832) [74]  (7.06 ns)

 <State 21>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:832) [74]  (7.06 ns)

 <State 22>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:832) [74]  (7.06 ns)

 <State 23>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:832) [74]  (7.06 ns)

 <State 24>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:832) [74]  (7.06 ns)

 <State 25>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:832) [74]  (7.06 ns)

 <State 26>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:832) [75]  (7.06 ns)

 <State 27>: 3.54ns
The critical path consists of the following:
	'fcmp' operation ('tmp_57', ../src/ban.cpp:77) [83]  (2.78 ns)
	'and' operation ('and_ln77', ../src/ban.cpp:77) [84]  (0.287 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:832) ('agg_result_1_2_043_loc_load') ('agg_result_1_2_040_loc_load') [120]  (0.476 ns)

 <State 28>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln832', ../src/ban.cpp:832) to 'operator/.1_Pipeline_VITIS_LOOP_84_1' [87]  (0.446 ns)

 <State 29>: 1.42ns
The critical path consists of the following:
	'load' operation ('idx_tmp_loc_load') on local variable 'idx_tmp_loc' [88]  (0 ns)
	'icmp' operation ('icmp_ln92', ../src/ban.cpp:92) [90]  (0.991 ns)
	multiplexor before 'phi' operation ('c.num[2]') with incoming values : ('tmp', ../src/ban.cpp:832) ('agg_result_1_2_043_loc_load') [105]  (0.427 ns)

 <State 30>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln832', ../src/ban.cpp:832) to 'operator/.1_Pipeline_VITIS_LOOP_92_2' [94]  (0.446 ns)

 <State 31>: 3.2ns
The critical path consists of the following:
	'sub' operation ('sub_ln97', ../src/ban.cpp:97) [98]  (0.548 ns)
	'add' operation ('base', ../src/ban.cpp:97) [100]  (0.548 ns)
	'icmp' operation ('icmp_ln104', ../src/ban.cpp:104) [102]  (0.446 ns)
	multiplexor before 'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [109]  (0.476 ns)
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [109]  (0 ns)
	'add' operation ('add_ln104', ../src/ban.cpp:104) [112]  (0.548 ns)
	'select' operation ('select_ln104', ../src/ban.cpp:104) [113]  (0.208 ns)
	'call' operation ('call_ln832', ../src/ban.cpp:832) to 'operator/.1_Pipeline_VITIS_LOOP_104_3' [114]  (0.427 ns)

 <State 32>: 1.13ns
The critical path consists of the following:
	'call' operation ('call_ln832', ../src/ban.cpp:832) to 'operator/.1_Pipeline_VITIS_LOOP_104_3' [114]  (1.13 ns)

 <State 33>: 0.476ns
The critical path consists of the following:
	'load' operation ('agg_result_1_2_040_loc_load') on local variable 'agg_result_1_2_040_loc' [115]  (0 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:832) ('agg_result_1_2_043_loc_load') ('agg_result_1_2_040_loc_load') [120]  (0.476 ns)
	'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:832) ('agg_result_1_2_043_loc_load') ('agg_result_1_2_040_loc_load') [120]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
