
PermitivityMeterV2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000628c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08006414  08006414  00007414  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800645c  0800645c  00008018  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800645c  0800645c  0000745c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006464  08006464  00008018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006464  08006464  00007464  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006468  08006468  00007468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  0800646c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001cc  20000018  08006484  00008018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001e4  08006484  000081e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015988  00000000  00000000  00008048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bb8  00000000  00000000  0001d9d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001410  00000000  00000000  00020588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fb7  00000000  00000000  00021998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028b08  00000000  00000000  0002294f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017062  00000000  00000000  0004b457  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010474a  00000000  00000000  000624b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00166c03  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055f0  00000000  00000000  00166c48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  0016c238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000018 	.word	0x20000018
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080063fc 	.word	0x080063fc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000001c 	.word	0x2000001c
 80001c4:	080063fc 	.word	0x080063fc

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <PWM_Calculate_Pulse>:
 * @param duty_cycle: Percentage (0-100)
 * @param period: Timer period value
 * @retval Pulse value for CCR register
 */
static uint32_t PWM_Calculate_Pulse(uint8_t duty_cycle, uint32_t period)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b083      	sub	sp, #12
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	4603      	mov	r3, r0
 80004fc:	6039      	str	r1, [r7, #0]
 80004fe:	71fb      	strb	r3, [r7, #7]
    if (duty_cycle > 100)
 8000500:	79fb      	ldrb	r3, [r7, #7]
 8000502:	2b64      	cmp	r3, #100	@ 0x64
 8000504:	d901      	bls.n	800050a <PWM_Calculate_Pulse+0x16>
    {
        duty_cycle = 100;
 8000506:	2364      	movs	r3, #100	@ 0x64
 8000508:	71fb      	strb	r3, [r7, #7]
    }
    return (period * duty_cycle) / 100;
 800050a:	79fb      	ldrb	r3, [r7, #7]
 800050c:	683a      	ldr	r2, [r7, #0]
 800050e:	fb02 f303 	mul.w	r3, r2, r3
 8000512:	4a05      	ldr	r2, [pc, #20]	@ (8000528 <PWM_Calculate_Pulse+0x34>)
 8000514:	fba2 2303 	umull	r2, r3, r2, r3
 8000518:	095b      	lsrs	r3, r3, #5
}
 800051a:	4618      	mov	r0, r3
 800051c:	370c      	adds	r7, #12
 800051e:	46bd      	mov	sp, r7
 8000520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop
 8000528:	51eb851f 	.word	0x51eb851f

0800052c <PWM_Configure_Timer>:
 * @param frequency_hz: Desired frequency in Hz
 * @param duty_cycle: Desired duty cycle in percent (0-100)
 * @retval PWM_StatusTypeDef: Status of operation
 */
static PWM_StatusTypeDef PWM_Configure_Timer(uint32_t frequency_hz, uint8_t duty_cycle)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b088      	sub	sp, #32
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]
 8000534:	460b      	mov	r3, r1
 8000536:	70fb      	strb	r3, [r7, #3]
    if (htim_pwm == NULL)
 8000538:	4b46      	ldr	r3, [pc, #280]	@ (8000654 <PWM_Configure_Timer+0x128>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	2b00      	cmp	r3, #0
 800053e:	d101      	bne.n	8000544 <PWM_Configure_Timer+0x18>
    {
        return PWM_ERROR_NOT_INITIALIZED;
 8000540:	2303      	movs	r3, #3
 8000542:	e082      	b.n	800064a <PWM_Configure_Timer+0x11e>
    }

    if (duty_cycle > 100)
 8000544:	78fb      	ldrb	r3, [r7, #3]
 8000546:	2b64      	cmp	r3, #100	@ 0x64
 8000548:	d901      	bls.n	800054e <PWM_Configure_Timer+0x22>
    {
        return PWM_ERROR_INVALID_PARAM;
 800054a:	2302      	movs	r3, #2
 800054c:	e07d      	b.n	800064a <PWM_Configure_Timer+0x11e>

    // Calculate prescaler and period for desired frequency
    // Timer frequency = Timer_Clock / ((Prescaler + 1) * (Period + 1))
    // For maximum resolution, we want the largest period value possible

    uint32_t prescaler = 0;
 800054e:	2300      	movs	r3, #0
 8000550:	61fb      	str	r3, [r7, #28]
    uint32_t period = 0;
 8000552:	2300      	movs	r3, #0
 8000554:	61bb      	str	r3, [r7, #24]

    // Try to find optimal prescaler and period values
    for (prescaler = 0; prescaler < 65536; prescaler++)
 8000556:	2300      	movs	r3, #0
 8000558:	61fb      	str	r3, [r7, #28]
 800055a:	e015      	b.n	8000588 <PWM_Configure_Timer+0x5c>
    {
        uint32_t timer_freq = PWM_TIMER_CLOCK / (prescaler + 1);
 800055c:	69fb      	ldr	r3, [r7, #28]
 800055e:	3301      	adds	r3, #1
 8000560:	4a3d      	ldr	r2, [pc, #244]	@ (8000658 <PWM_Configure_Timer+0x12c>)
 8000562:	fbb2 f3f3 	udiv	r3, r2, r3
 8000566:	617b      	str	r3, [r7, #20]
        period = (timer_freq / frequency_hz) - 1;
 8000568:	697a      	ldr	r2, [r7, #20]
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000570:	3b01      	subs	r3, #1
 8000572:	61bb      	str	r3, [r7, #24]

        if (period <= 65535 && period > 0)
 8000574:	69bb      	ldr	r3, [r7, #24]
 8000576:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800057a:	d202      	bcs.n	8000582 <PWM_Configure_Timer+0x56>
 800057c:	69bb      	ldr	r3, [r7, #24]
 800057e:	2b00      	cmp	r3, #0
 8000580:	d107      	bne.n	8000592 <PWM_Configure_Timer+0x66>
    for (prescaler = 0; prescaler < 65536; prescaler++)
 8000582:	69fb      	ldr	r3, [r7, #28]
 8000584:	3301      	adds	r3, #1
 8000586:	61fb      	str	r3, [r7, #28]
 8000588:	69fb      	ldr	r3, [r7, #28]
 800058a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800058e:	d3e5      	bcc.n	800055c <PWM_Configure_Timer+0x30>
 8000590:	e000      	b.n	8000594 <PWM_Configure_Timer+0x68>
        {
            break;
 8000592:	bf00      	nop
        }
    }

    // Check if valid configuration was found
    if (prescaler >= 65536 || period == 0 || period > 65535)
 8000594:	69fb      	ldr	r3, [r7, #28]
 8000596:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800059a:	d206      	bcs.n	80005aa <PWM_Configure_Timer+0x7e>
 800059c:	69bb      	ldr	r3, [r7, #24]
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d003      	beq.n	80005aa <PWM_Configure_Timer+0x7e>
 80005a2:	69bb      	ldr	r3, [r7, #24]
 80005a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80005a8:	d301      	bcc.n	80005ae <PWM_Configure_Timer+0x82>
    {
        return PWM_ERROR_INVALID_PARAM;
 80005aa:	2302      	movs	r3, #2
 80005ac:	e04d      	b.n	800064a <PWM_Configure_Timer+0x11e>
    }

    // Stop timer if running
    bool was_running = pwm_is_running;
 80005ae:	4b2b      	ldr	r3, [pc, #172]	@ (800065c <PWM_Configure_Timer+0x130>)
 80005b0:	781b      	ldrb	r3, [r3, #0]
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	bf14      	ite	ne
 80005b6:	2301      	movne	r3, #1
 80005b8:	2300      	moveq	r3, #0
 80005ba:	74fb      	strb	r3, [r7, #19]
    if (was_running)
 80005bc:	7cfb      	ldrb	r3, [r7, #19]
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d005      	beq.n	80005ce <PWM_Configure_Timer+0xa2>
    {
        HAL_TIM_PWM_Stop(htim_pwm, PWM_CHANNEL);
 80005c2:	4b24      	ldr	r3, [pc, #144]	@ (8000654 <PWM_Configure_Timer+0x128>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	2104      	movs	r1, #4
 80005c8:	4618      	mov	r0, r3
 80005ca:	f004 fa13 	bl	80049f4 <HAL_TIM_PWM_Stop>
    }

    // Update timer configuration (prescaler and period only)
    htim_pwm->Init.Prescaler = prescaler;
 80005ce:	4b21      	ldr	r3, [pc, #132]	@ (8000654 <PWM_Configure_Timer+0x128>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	69fa      	ldr	r2, [r7, #28]
 80005d4:	605a      	str	r2, [r3, #4]
    htim_pwm->Init.Period = period;
 80005d6:	4b1f      	ldr	r3, [pc, #124]	@ (8000654 <PWM_Configure_Timer+0x128>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	69ba      	ldr	r2, [r7, #24]
 80005dc:	60da      	str	r2, [r3, #12]

    // Apply new prescaler and period values to hardware registers
    __HAL_TIM_SET_PRESCALER(htim_pwm, prescaler);
 80005de:	4b1d      	ldr	r3, [pc, #116]	@ (8000654 <PWM_Configure_Timer+0x128>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	69fa      	ldr	r2, [r7, #28]
 80005e6:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(htim_pwm, period);
 80005e8:	4b1a      	ldr	r3, [pc, #104]	@ (8000654 <PWM_Configure_Timer+0x128>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	69ba      	ldr	r2, [r7, #24]
 80005f0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80005f2:	4b18      	ldr	r3, [pc, #96]	@ (8000654 <PWM_Configure_Timer+0x128>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	69ba      	ldr	r2, [r7, #24]
 80005f8:	60da      	str	r2, [r3, #12]

    // Update pulse width (duty cycle)
    uint32_t pulse = PWM_Calculate_Pulse(duty_cycle, period);
 80005fa:	78fb      	ldrb	r3, [r7, #3]
 80005fc:	69b9      	ldr	r1, [r7, #24]
 80005fe:	4618      	mov	r0, r3
 8000600:	f7ff ff78 	bl	80004f4 <PWM_Calculate_Pulse>
 8000604:	60f8      	str	r0, [r7, #12]
    __HAL_TIM_SET_COMPARE(htim_pwm, PWM_CHANNEL, pulse);
 8000606:	4b13      	ldr	r3, [pc, #76]	@ (8000654 <PWM_Configure_Timer+0x128>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	68fa      	ldr	r2, [r7, #12]
 800060e:	639a      	str	r2, [r3, #56]	@ 0x38

    // Generate update event to load the new values
    htim_pwm->Instance->EGR = TIM_EGR_UG;
 8000610:	4b10      	ldr	r3, [pc, #64]	@ (8000654 <PWM_Configure_Timer+0x128>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	2201      	movs	r2, #1
 8000618:	615a      	str	r2, [r3, #20]

    // Restart timer if it was running
    if (was_running)
 800061a:	7cfb      	ldrb	r3, [r7, #19]
 800061c:	2b00      	cmp	r3, #0
 800061e:	d005      	beq.n	800062c <PWM_Configure_Timer+0x100>
    {
        HAL_TIM_PWM_Start(htim_pwm, PWM_CHANNEL);
 8000620:	4b0c      	ldr	r3, [pc, #48]	@ (8000654 <PWM_Configure_Timer+0x128>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	2104      	movs	r1, #4
 8000626:	4618      	mov	r0, r3
 8000628:	f004 f8de 	bl	80047e8 <HAL_TIM_PWM_Start>
    }

    // Update stored values
    pwm_duty_cycle = duty_cycle;
 800062c:	4a0c      	ldr	r2, [pc, #48]	@ (8000660 <PWM_Configure_Timer+0x134>)
 800062e:	78fb      	ldrb	r3, [r7, #3]
 8000630:	7013      	strb	r3, [r2, #0]
    pwm_frequency = PWM_TIMER_CLOCK / ((prescaler + 1) * (period + 1));
 8000632:	69fb      	ldr	r3, [r7, #28]
 8000634:	3301      	adds	r3, #1
 8000636:	69ba      	ldr	r2, [r7, #24]
 8000638:	3201      	adds	r2, #1
 800063a:	fb02 f303 	mul.w	r3, r2, r3
 800063e:	4a06      	ldr	r2, [pc, #24]	@ (8000658 <PWM_Configure_Timer+0x12c>)
 8000640:	fbb2 f3f3 	udiv	r3, r2, r3
 8000644:	4a07      	ldr	r2, [pc, #28]	@ (8000664 <PWM_Configure_Timer+0x138>)
 8000646:	6013      	str	r3, [r2, #0]

    return PWM_OK;
 8000648:	2300      	movs	r3, #0
}
 800064a:	4618      	mov	r0, r3
 800064c:	3720      	adds	r7, #32
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	20000034 	.word	0x20000034
 8000658:	01312d00 	.word	0x01312d00
 800065c:	20000038 	.word	0x20000038
 8000660:	20000000 	.word	0x20000000
 8000664:	20000004 	.word	0x20000004

08000668 <HAL_PWM_Init>:
 * @brief Initialize PWM module
 * @param htim: Pointer to TIM handle structure
 * @retval PWM_StatusTypeDef: Status of operation
 */
PWM_StatusTypeDef HAL_PWM_Init(TIM_HandleTypeDef *htim)
{
 8000668:	b480      	push	{r7}
 800066a:	b087      	sub	sp, #28
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
    if (htim == NULL)
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	2b00      	cmp	r3, #0
 8000674:	d101      	bne.n	800067a <HAL_PWM_Init+0x12>
    {
        return PWM_ERROR_INVALID_PARAM;
 8000676:	2302      	movs	r3, #2
 8000678:	e029      	b.n	80006ce <HAL_PWM_Init+0x66>
    }

    // Store timer handle - CubeMX already configured the timer
    htim_pwm = htim;
 800067a:	4a18      	ldr	r2, [pc, #96]	@ (80006dc <HAL_PWM_Init+0x74>)
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	6013      	str	r3, [r2, #0]
    pwm_is_running = 0;
 8000680:	4b17      	ldr	r3, [pc, #92]	@ (80006e0 <HAL_PWM_Init+0x78>)
 8000682:	2200      	movs	r2, #0
 8000684:	701a      	strb	r2, [r3, #0]

    // Read current configuration from CubeMX settings
    uint32_t prescaler = htim_pwm->Init.Prescaler;
 8000686:	4b15      	ldr	r3, [pc, #84]	@ (80006dc <HAL_PWM_Init+0x74>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	685b      	ldr	r3, [r3, #4]
 800068c:	617b      	str	r3, [r7, #20]
    uint32_t period = htim_pwm->Init.Period;
 800068e:	4b13      	ldr	r3, [pc, #76]	@ (80006dc <HAL_PWM_Init+0x74>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	68db      	ldr	r3, [r3, #12]
 8000694:	613b      	str	r3, [r7, #16]

    // Calculate current frequency from CubeMX settings
    pwm_frequency = PWM_TIMER_CLOCK / ((prescaler + 1) * (period + 1));
 8000696:	697b      	ldr	r3, [r7, #20]
 8000698:	3301      	adds	r3, #1
 800069a:	693a      	ldr	r2, [r7, #16]
 800069c:	3201      	adds	r2, #1
 800069e:	fb02 f303 	mul.w	r3, r2, r3
 80006a2:	4a10      	ldr	r2, [pc, #64]	@ (80006e4 <HAL_PWM_Init+0x7c>)
 80006a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80006a8:	4a0f      	ldr	r2, [pc, #60]	@ (80006e8 <HAL_PWM_Init+0x80>)
 80006aa:	6013      	str	r3, [r2, #0]

    // Read current pulse value to determine duty cycle
    uint32_t pulse = __HAL_TIM_GET_COMPARE(htim_pwm, PWM_CHANNEL);
 80006ac:	4b0b      	ldr	r3, [pc, #44]	@ (80006dc <HAL_PWM_Init+0x74>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80006b4:	60fb      	str	r3, [r7, #12]
    pwm_duty_cycle = (pulse * 100) / (period + 1);
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	2264      	movs	r2, #100	@ 0x64
 80006ba:	fb03 f202 	mul.w	r2, r3, r2
 80006be:	693b      	ldr	r3, [r7, #16]
 80006c0:	3301      	adds	r3, #1
 80006c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80006c6:	b2da      	uxtb	r2, r3
 80006c8:	4b08      	ldr	r3, [pc, #32]	@ (80006ec <HAL_PWM_Init+0x84>)
 80006ca:	701a      	strb	r2, [r3, #0]

    return PWM_OK;
 80006cc:	2300      	movs	r3, #0
}
 80006ce:	4618      	mov	r0, r3
 80006d0:	371c      	adds	r7, #28
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	20000034 	.word	0x20000034
 80006e0:	20000038 	.word	0x20000038
 80006e4:	01312d00 	.word	0x01312d00
 80006e8:	20000004 	.word	0x20000004
 80006ec:	20000000 	.word	0x20000000

080006f0 <HAL_PWM_Start>:
/**
 * @brief Start PWM output
 * @retval PWM_StatusTypeDef: Status of operation
 */
PWM_StatusTypeDef HAL_PWM_Start(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
    if (htim_pwm == NULL)
 80006f4:	4b0e      	ldr	r3, [pc, #56]	@ (8000730 <HAL_PWM_Start+0x40>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d101      	bne.n	8000700 <HAL_PWM_Start+0x10>
    {
        return PWM_ERROR_NOT_INITIALIZED;
 80006fc:	2303      	movs	r3, #3
 80006fe:	e014      	b.n	800072a <HAL_PWM_Start+0x3a>
    }

    if (pwm_is_running)
 8000700:	4b0c      	ldr	r3, [pc, #48]	@ (8000734 <HAL_PWM_Start+0x44>)
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	2b00      	cmp	r3, #0
 8000706:	d001      	beq.n	800070c <HAL_PWM_Start+0x1c>
    {
        return PWM_OK;  // Already running
 8000708:	2300      	movs	r3, #0
 800070a:	e00e      	b.n	800072a <HAL_PWM_Start+0x3a>
    }

    if (HAL_TIM_PWM_Start(htim_pwm, PWM_CHANNEL) != HAL_OK)
 800070c:	4b08      	ldr	r3, [pc, #32]	@ (8000730 <HAL_PWM_Start+0x40>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	2104      	movs	r1, #4
 8000712:	4618      	mov	r0, r3
 8000714:	f004 f868 	bl	80047e8 <HAL_TIM_PWM_Start>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <HAL_PWM_Start+0x32>
    {
        return PWM_ERROR;
 800071e:	2301      	movs	r3, #1
 8000720:	e003      	b.n	800072a <HAL_PWM_Start+0x3a>
    }

    pwm_is_running = 1;
 8000722:	4b04      	ldr	r3, [pc, #16]	@ (8000734 <HAL_PWM_Start+0x44>)
 8000724:	2201      	movs	r2, #1
 8000726:	701a      	strb	r2, [r3, #0]
    return PWM_OK;
 8000728:	2300      	movs	r3, #0
}
 800072a:	4618      	mov	r0, r3
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	20000034 	.word	0x20000034
 8000734:	20000038 	.word	0x20000038

08000738 <HAL_PWM_SetDutyCycle>:
 * @brief Set PWM duty cycle
 * @param duty_cycle: Duty cycle in percent (0-100)
 * @retval PWM_StatusTypeDef: Status of operation
 */
PWM_StatusTypeDef HAL_PWM_SetDutyCycle(uint8_t duty_cycle)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0
 800073e:	4603      	mov	r3, r0
 8000740:	71fb      	strb	r3, [r7, #7]
    if (htim_pwm == NULL)
 8000742:	4b11      	ldr	r3, [pc, #68]	@ (8000788 <HAL_PWM_SetDutyCycle+0x50>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	2b00      	cmp	r3, #0
 8000748:	d101      	bne.n	800074e <HAL_PWM_SetDutyCycle+0x16>
    {
        return PWM_ERROR_NOT_INITIALIZED;
 800074a:	2303      	movs	r3, #3
 800074c:	e017      	b.n	800077e <HAL_PWM_SetDutyCycle+0x46>
    }

    if (duty_cycle > 100)
 800074e:	79fb      	ldrb	r3, [r7, #7]
 8000750:	2b64      	cmp	r3, #100	@ 0x64
 8000752:	d901      	bls.n	8000758 <HAL_PWM_SetDutyCycle+0x20>
    {
        return PWM_ERROR_INVALID_PARAM;
 8000754:	2302      	movs	r3, #2
 8000756:	e012      	b.n	800077e <HAL_PWM_SetDutyCycle+0x46>
    }

    // Calculate new pulse value
    uint32_t period = htim_pwm->Init.Period;
 8000758:	4b0b      	ldr	r3, [pc, #44]	@ (8000788 <HAL_PWM_SetDutyCycle+0x50>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	68db      	ldr	r3, [r3, #12]
 800075e:	60fb      	str	r3, [r7, #12]
    uint32_t pulse = PWM_Calculate_Pulse(duty_cycle, period);
 8000760:	79fb      	ldrb	r3, [r7, #7]
 8000762:	68f9      	ldr	r1, [r7, #12]
 8000764:	4618      	mov	r0, r3
 8000766:	f7ff fec5 	bl	80004f4 <PWM_Calculate_Pulse>
 800076a:	60b8      	str	r0, [r7, #8]

    // Update CCR register
    __HAL_TIM_SET_COMPARE(htim_pwm, PWM_CHANNEL, pulse);
 800076c:	4b06      	ldr	r3, [pc, #24]	@ (8000788 <HAL_PWM_SetDutyCycle+0x50>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	68ba      	ldr	r2, [r7, #8]
 8000774:	639a      	str	r2, [r3, #56]	@ 0x38

    pwm_duty_cycle = duty_cycle;
 8000776:	4a05      	ldr	r2, [pc, #20]	@ (800078c <HAL_PWM_SetDutyCycle+0x54>)
 8000778:	79fb      	ldrb	r3, [r7, #7]
 800077a:	7013      	strb	r3, [r2, #0]
    return PWM_OK;
 800077c:	2300      	movs	r3, #0
}
 800077e:	4618      	mov	r0, r3
 8000780:	3710      	adds	r7, #16
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	20000034 	.word	0x20000034
 800078c:	20000000 	.word	0x20000000

08000790 <HAL_PWM_SetFrequency>:
 * @brief Set PWM frequency
 * @param frequency_hz: Desired frequency in Hz
 * @retval PWM_StatusTypeDef: Status of operation
 */
PWM_StatusTypeDef HAL_PWM_SetFrequency(uint32_t frequency_hz)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
    if (htim_pwm == NULL)
 8000798:	4b0c      	ldr	r3, [pc, #48]	@ (80007cc <HAL_PWM_SetFrequency+0x3c>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	2b00      	cmp	r3, #0
 800079e:	d101      	bne.n	80007a4 <HAL_PWM_SetFrequency+0x14>
    {
        return PWM_ERROR_NOT_INITIALIZED;
 80007a0:	2303      	movs	r3, #3
 80007a2:	e00f      	b.n	80007c4 <HAL_PWM_SetFrequency+0x34>
    }

    if (frequency_hz == 0 || frequency_hz > PWM_TIMER_CLOCK)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d003      	beq.n	80007b2 <HAL_PWM_SetFrequency+0x22>
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	4a08      	ldr	r2, [pc, #32]	@ (80007d0 <HAL_PWM_SetFrequency+0x40>)
 80007ae:	4293      	cmp	r3, r2
 80007b0:	d901      	bls.n	80007b6 <HAL_PWM_SetFrequency+0x26>
    {
        return PWM_ERROR_INVALID_PARAM;
 80007b2:	2302      	movs	r3, #2
 80007b4:	e006      	b.n	80007c4 <HAL_PWM_SetFrequency+0x34>
    }

    return PWM_Configure_Timer(frequency_hz, pwm_duty_cycle);
 80007b6:	4b07      	ldr	r3, [pc, #28]	@ (80007d4 <HAL_PWM_SetFrequency+0x44>)
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	4619      	mov	r1, r3
 80007bc:	6878      	ldr	r0, [r7, #4]
 80007be:	f7ff feb5 	bl	800052c <PWM_Configure_Timer>
 80007c2:	4603      	mov	r3, r0
}
 80007c4:	4618      	mov	r0, r3
 80007c6:	3708      	adds	r7, #8
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	20000034 	.word	0x20000034
 80007d0:	01312d00 	.word	0x01312d00
 80007d4:	20000000 	.word	0x20000000

080007d8 <HAL_PWM_Pulse_Update>:
/**
 * @brief Update PWM pulsing effect (call periodically)
 * @retval None
 */
void HAL_PWM_Pulse_Update(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
    static uint8_t duty = 0;
    static int8_t step = 1;

    HAL_PWM_SetDutyCycle(duty);
 80007dc:	4b0f      	ldr	r3, [pc, #60]	@ (800081c <HAL_PWM_Pulse_Update+0x44>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	4618      	mov	r0, r3
 80007e2:	f7ff ffa9 	bl	8000738 <HAL_PWM_SetDutyCycle>
    duty += step;
 80007e6:	4b0d      	ldr	r3, [pc, #52]	@ (800081c <HAL_PWM_Pulse_Update+0x44>)
 80007e8:	781a      	ldrb	r2, [r3, #0]
 80007ea:	4b0d      	ldr	r3, [pc, #52]	@ (8000820 <HAL_PWM_Pulse_Update+0x48>)
 80007ec:	f993 3000 	ldrsb.w	r3, [r3]
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	4413      	add	r3, r2
 80007f4:	b2da      	uxtb	r2, r3
 80007f6:	4b09      	ldr	r3, [pc, #36]	@ (800081c <HAL_PWM_Pulse_Update+0x44>)
 80007f8:	701a      	strb	r2, [r3, #0]
    if (duty >= 100) step = -1;
 80007fa:	4b08      	ldr	r3, [pc, #32]	@ (800081c <HAL_PWM_Pulse_Update+0x44>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	2b63      	cmp	r3, #99	@ 0x63
 8000800:	d902      	bls.n	8000808 <HAL_PWM_Pulse_Update+0x30>
 8000802:	4b07      	ldr	r3, [pc, #28]	@ (8000820 <HAL_PWM_Pulse_Update+0x48>)
 8000804:	22ff      	movs	r2, #255	@ 0xff
 8000806:	701a      	strb	r2, [r3, #0]
    if (duty <= 0) step = 1;
 8000808:	4b04      	ldr	r3, [pc, #16]	@ (800081c <HAL_PWM_Pulse_Update+0x44>)
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d102      	bne.n	8000816 <HAL_PWM_Pulse_Update+0x3e>
 8000810:	4b03      	ldr	r3, [pc, #12]	@ (8000820 <HAL_PWM_Pulse_Update+0x48>)
 8000812:	2201      	movs	r2, #1
 8000814:	701a      	strb	r2, [r3, #0]
}
 8000816:	bf00      	nop
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	20000039 	.word	0x20000039
 8000820:	20000008 	.word	0x20000008

08000824 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800082a:	f000 fd8d 	bl	8001348 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800082e:	f000 f835 	bl	800089c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000832:	f000 fa63 	bl	8000cfc <MX_GPIO_Init>
  MX_DMA_Init();
 8000836:	f000 fa43 	bl	8000cc0 <MX_DMA_Init>
  MX_ADC1_Init();
 800083a:	f000 f889 	bl	8000950 <MX_ADC1_Init>
  MX_UART4_Init();
 800083e:	f000 fa0f 	bl	8000c60 <MX_UART4_Init>
  MX_DAC1_Init();
 8000842:	f000 f907 	bl	8000a54 <MX_DAC1_Init>
  MX_IWDG_Init();
 8000846:	f000 f941 	bl	8000acc <MX_IWDG_Init>
  MX_TIM1_Init();
 800084a:	f000 f95d 	bl	8000b08 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  /* Drivers init function calls*/
  HAL_PWM_Init(&htim1);
 800084e:	4810      	ldr	r0, [pc, #64]	@ (8000890 <main+0x6c>)
 8000850:	f7ff ff0a 	bl	8000668 <HAL_PWM_Init>
  HAL_PWM_SetFrequency(20000000UL);
 8000854:	480f      	ldr	r0, [pc, #60]	@ (8000894 <main+0x70>)
 8000856:	f7ff ff9b 	bl	8000790 <HAL_PWM_SetFrequency>
  //HAL_PWM_SetDutyCycle(50);
  HAL_PWM_Start();
 800085a:	f7ff ff49 	bl	80006f0 <HAL_PWM_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t loop_count = 0;
 800085e:	2300      	movs	r3, #0
 8000860:	71fb      	strb	r3, [r7, #7]
  while (1)
  {
	HAL_IWDG_Refresh(&hiwdg);
 8000862:	480d      	ldr	r0, [pc, #52]	@ (8000898 <main+0x74>)
 8000864:	f002 fba3 	bl	8002fae <HAL_IWDG_Refresh>
    HAL_PWM_Pulse_Update();
 8000868:	f7ff ffb6 	bl	80007d8 <HAL_PWM_Pulse_Update>

    if (++loop_count >= 50)
 800086c:	79fb      	ldrb	r3, [r7, #7]
 800086e:	3301      	adds	r3, #1
 8000870:	71fb      	strb	r3, [r7, #7]
 8000872:	79fb      	ldrb	r3, [r7, #7]
 8000874:	2b31      	cmp	r3, #49	@ 0x31
 8000876:	d906      	bls.n	8000886 <main+0x62>
    {
      HAL_GPIO_TogglePin(GPIOA, INIT_LED_Pin); // PA6/D12 board pin
 8000878:	2140      	movs	r1, #64	@ 0x40
 800087a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800087e:	f002 fb2b 	bl	8002ed8 <HAL_GPIO_TogglePin>
      loop_count = 0;
 8000882:	2300      	movs	r3, #0
 8000884:	71fb      	strb	r3, [r7, #7]
    }
    HAL_Delay(10);
 8000886:	200a      	movs	r0, #10
 8000888:	f000 fdda 	bl	8001440 <HAL_Delay>
	HAL_IWDG_Refresh(&hiwdg);
 800088c:	e7e9      	b.n	8000862 <main+0x3e>
 800088e:	bf00      	nop
 8000890:	2000010c 	.word	0x2000010c
 8000894:	01312d00 	.word	0x01312d00
 8000898:	200000fc 	.word	0x200000fc

0800089c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b096      	sub	sp, #88	@ 0x58
 80008a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008a2:	f107 0314 	add.w	r3, r7, #20
 80008a6:	2244      	movs	r2, #68	@ 0x44
 80008a8:	2100      	movs	r1, #0
 80008aa:	4618      	mov	r0, r3
 80008ac:	f005 fd79 	bl	80063a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008b0:	463b      	mov	r3, r7
 80008b2:	2200      	movs	r2, #0
 80008b4:	601a      	str	r2, [r3, #0]
 80008b6:	605a      	str	r2, [r3, #4]
 80008b8:	609a      	str	r2, [r3, #8]
 80008ba:	60da      	str	r2, [r3, #12]
 80008bc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008be:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80008c2:	f002 fb93 	bl	8002fec <HAL_PWREx_ControlVoltageScaling>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d001      	beq.n	80008d0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80008cc:	f000 fac8 	bl	8000e60 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80008d0:	230a      	movs	r3, #10
 80008d2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008d8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008da:	2310      	movs	r3, #16
 80008dc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80008de:	2301      	movs	r3, #1
 80008e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008e2:	2302      	movs	r3, #2
 80008e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008e6:	2302      	movs	r3, #2
 80008e8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 80008ea:	2302      	movs	r3, #2
 80008ec:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80008ee:	230a      	movs	r3, #10
 80008f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80008f2:	2307      	movs	r3, #7
 80008f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008f6:	2302      	movs	r3, #2
 80008f8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV8;
 80008fa:	2308      	movs	r3, #8
 80008fc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008fe:	f107 0314 	add.w	r3, r7, #20
 8000902:	4618      	mov	r0, r3
 8000904:	f002 fbc8 	bl	8003098 <HAL_RCC_OscConfig>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <SystemClock_Config+0x76>
  {
    Error_Handler();
 800090e:	f000 faa7 	bl	8000e60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000912:	230f      	movs	r3, #15
 8000914:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000916:	2303      	movs	r3, #3
 8000918:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800091a:	2300      	movs	r3, #0
 800091c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800091e:	2300      	movs	r3, #0
 8000920:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000922:	2300      	movs	r3, #0
 8000924:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000926:	463b      	mov	r3, r7
 8000928:	2100      	movs	r1, #0
 800092a:	4618      	mov	r0, r3
 800092c:	f002 ff90 	bl	8003850 <HAL_RCC_ClockConfig>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000936:	f000 fa93 	bl	8000e60 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_1);
 800093a:	2200      	movs	r2, #0
 800093c:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8000940:	2000      	movs	r0, #0
 8000942:	f003 f885 	bl	8003a50 <HAL_RCC_MCOConfig>
}
 8000946:	bf00      	nop
 8000948:	3758      	adds	r7, #88	@ 0x58
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
	...

08000950 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b08a      	sub	sp, #40	@ 0x28
 8000954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000956:	f107 031c 	add.w	r3, r7, #28
 800095a:	2200      	movs	r2, #0
 800095c:	601a      	str	r2, [r3, #0]
 800095e:	605a      	str	r2, [r3, #4]
 8000960:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000962:	1d3b      	adds	r3, r7, #4
 8000964:	2200      	movs	r2, #0
 8000966:	601a      	str	r2, [r3, #0]
 8000968:	605a      	str	r2, [r3, #4]
 800096a:	609a      	str	r2, [r3, #8]
 800096c:	60da      	str	r2, [r3, #12]
 800096e:	611a      	str	r2, [r3, #16]
 8000970:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000972:	4b35      	ldr	r3, [pc, #212]	@ (8000a48 <MX_ADC1_Init+0xf8>)
 8000974:	4a35      	ldr	r2, [pc, #212]	@ (8000a4c <MX_ADC1_Init+0xfc>)
 8000976:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000978:	4b33      	ldr	r3, [pc, #204]	@ (8000a48 <MX_ADC1_Init+0xf8>)
 800097a:	2200      	movs	r2, #0
 800097c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800097e:	4b32      	ldr	r3, [pc, #200]	@ (8000a48 <MX_ADC1_Init+0xf8>)
 8000980:	2200      	movs	r2, #0
 8000982:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000984:	4b30      	ldr	r3, [pc, #192]	@ (8000a48 <MX_ADC1_Init+0xf8>)
 8000986:	2200      	movs	r2, #0
 8000988:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800098a:	4b2f      	ldr	r3, [pc, #188]	@ (8000a48 <MX_ADC1_Init+0xf8>)
 800098c:	2200      	movs	r2, #0
 800098e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000990:	4b2d      	ldr	r3, [pc, #180]	@ (8000a48 <MX_ADC1_Init+0xf8>)
 8000992:	2204      	movs	r2, #4
 8000994:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000996:	4b2c      	ldr	r3, [pc, #176]	@ (8000a48 <MX_ADC1_Init+0xf8>)
 8000998:	2200      	movs	r2, #0
 800099a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800099c:	4b2a      	ldr	r3, [pc, #168]	@ (8000a48 <MX_ADC1_Init+0xf8>)
 800099e:	2201      	movs	r2, #1
 80009a0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80009a2:	4b29      	ldr	r3, [pc, #164]	@ (8000a48 <MX_ADC1_Init+0xf8>)
 80009a4:	2201      	movs	r2, #1
 80009a6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009a8:	4b27      	ldr	r3, [pc, #156]	@ (8000a48 <MX_ADC1_Init+0xf8>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009b0:	4b25      	ldr	r3, [pc, #148]	@ (8000a48 <MX_ADC1_Init+0xf8>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009b6:	4b24      	ldr	r3, [pc, #144]	@ (8000a48 <MX_ADC1_Init+0xf8>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80009bc:	4b22      	ldr	r3, [pc, #136]	@ (8000a48 <MX_ADC1_Init+0xf8>)
 80009be:	2201      	movs	r2, #1
 80009c0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80009c4:	4b20      	ldr	r3, [pc, #128]	@ (8000a48 <MX_ADC1_Init+0xf8>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 80009ca:	4b1f      	ldr	r3, [pc, #124]	@ (8000a48 <MX_ADC1_Init+0xf8>)
 80009cc:	2201      	movs	r2, #1
 80009ce:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_2;
 80009d2:	4b1d      	ldr	r3, [pc, #116]	@ (8000a48 <MX_ADC1_Init+0xf8>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 80009d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a48 <MX_ADC1_Init+0xf8>)
 80009da:	2200      	movs	r2, #0
 80009dc:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 80009de:	4b1a      	ldr	r3, [pc, #104]	@ (8000a48 <MX_ADC1_Init+0xf8>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 80009e4:	4b18      	ldr	r3, [pc, #96]	@ (8000a48 <MX_ADC1_Init+0xf8>)
 80009e6:	2201      	movs	r2, #1
 80009e8:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009ea:	4817      	ldr	r0, [pc, #92]	@ (8000a48 <MX_ADC1_Init+0xf8>)
 80009ec:	f000 fed8 	bl	80017a0 <HAL_ADC_Init>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 80009f6:	f000 fa33 	bl	8000e60 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80009fa:	2300      	movs	r3, #0
 80009fc:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80009fe:	f107 031c 	add.w	r3, r7, #28
 8000a02:	4619      	mov	r1, r3
 8000a04:	4810      	ldr	r0, [pc, #64]	@ (8000a48 <MX_ADC1_Init+0xf8>)
 8000a06:	f001 fc33 	bl	8002270 <HAL_ADCEx_MultiModeConfigChannel>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8000a10:	f000 fa26 	bl	8000e60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000a14:	4b0e      	ldr	r3, [pc, #56]	@ (8000a50 <MX_ADC1_Init+0x100>)
 8000a16:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a18:	2306      	movs	r3, #6
 8000a1a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a20:	237f      	movs	r3, #127	@ 0x7f
 8000a22:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a24:	2304      	movs	r3, #4
 8000a26:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a2c:	1d3b      	adds	r3, r7, #4
 8000a2e:	4619      	mov	r1, r3
 8000a30:	4805      	ldr	r0, [pc, #20]	@ (8000a48 <MX_ADC1_Init+0xf8>)
 8000a32:	f001 f805 	bl	8001a40 <HAL_ADC_ConfigChannel>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d001      	beq.n	8000a40 <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8000a3c:	f000 fa10 	bl	8000e60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a40:	bf00      	nop
 8000a42:	3728      	adds	r7, #40	@ 0x28
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	2000003c 	.word	0x2000003c
 8000a4c:	50040000 	.word	0x50040000
 8000a50:	04300002 	.word	0x04300002

08000a54 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b08a      	sub	sp, #40	@ 0x28
 8000a58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000a5a:	1d3b      	adds	r3, r7, #4
 8000a5c:	2224      	movs	r2, #36	@ 0x24
 8000a5e:	2100      	movs	r1, #0
 8000a60:	4618      	mov	r0, r3
 8000a62:	f005 fc9e 	bl	80063a2 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000a66:	4b17      	ldr	r3, [pc, #92]	@ (8000ac4 <MX_DAC1_Init+0x70>)
 8000a68:	4a17      	ldr	r2, [pc, #92]	@ (8000ac8 <MX_DAC1_Init+0x74>)
 8000a6a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000a6c:	4815      	ldr	r0, [pc, #84]	@ (8000ac4 <MX_DAC1_Init+0x70>)
 8000a6e:	f001 fdc0 	bl	80025f2 <HAL_DAC_Init>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000a78:	f000 f9f2 	bl	8000e60 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000a80:	2300      	movs	r3, #0
 8000a82:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000a84:	2300      	movs	r3, #0
 8000a86:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000a90:	1d3b      	adds	r3, r7, #4
 8000a92:	2200      	movs	r2, #0
 8000a94:	4619      	mov	r1, r3
 8000a96:	480b      	ldr	r0, [pc, #44]	@ (8000ac4 <MX_DAC1_Init+0x70>)
 8000a98:	f001 fdcd 	bl	8002636 <HAL_DAC_ConfigChannel>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8000aa2:	f000 f9dd 	bl	8000e60 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000aa6:	1d3b      	adds	r3, r7, #4
 8000aa8:	2210      	movs	r2, #16
 8000aaa:	4619      	mov	r1, r3
 8000aac:	4805      	ldr	r0, [pc, #20]	@ (8000ac4 <MX_DAC1_Init+0x70>)
 8000aae:	f001 fdc2 	bl	8002636 <HAL_DAC_ConfigChannel>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <MX_DAC1_Init+0x68>
  {
    Error_Handler();
 8000ab8:	f000 f9d2 	bl	8000e60 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000abc:	bf00      	nop
 8000abe:	3728      	adds	r7, #40	@ 0x28
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	200000e8 	.word	0x200000e8
 8000ac8:	40007400 	.word	0x40007400

08000acc <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000ad0:	4b0b      	ldr	r3, [pc, #44]	@ (8000b00 <MX_IWDG_Init+0x34>)
 8000ad2:	4a0c      	ldr	r2, [pc, #48]	@ (8000b04 <MX_IWDG_Init+0x38>)
 8000ad4:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8000ad6:	4b0a      	ldr	r3, [pc, #40]	@ (8000b00 <MX_IWDG_Init+0x34>)
 8000ad8:	2206      	movs	r2, #6
 8000ada:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8000adc:	4b08      	ldr	r3, [pc, #32]	@ (8000b00 <MX_IWDG_Init+0x34>)
 8000ade:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8000ae2:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8000ae4:	4b06      	ldr	r3, [pc, #24]	@ (8000b00 <MX_IWDG_Init+0x34>)
 8000ae6:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8000aea:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000aec:	4804      	ldr	r0, [pc, #16]	@ (8000b00 <MX_IWDG_Init+0x34>)
 8000aee:	f002 fa0d 	bl	8002f0c <HAL_IWDG_Init>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 8000af8:	f000 f9b2 	bl	8000e60 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000afc:	bf00      	nop
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	200000fc 	.word	0x200000fc
 8000b04:	40003000 	.word	0x40003000

08000b08 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b09a      	sub	sp, #104	@ 0x68
 8000b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b0e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000b12:	2200      	movs	r2, #0
 8000b14:	601a      	str	r2, [r3, #0]
 8000b16:	605a      	str	r2, [r3, #4]
 8000b18:	609a      	str	r2, [r3, #8]
 8000b1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b1c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000b20:	2200      	movs	r2, #0
 8000b22:	601a      	str	r2, [r3, #0]
 8000b24:	605a      	str	r2, [r3, #4]
 8000b26:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b28:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]
 8000b30:	605a      	str	r2, [r3, #4]
 8000b32:	609a      	str	r2, [r3, #8]
 8000b34:	60da      	str	r2, [r3, #12]
 8000b36:	611a      	str	r2, [r3, #16]
 8000b38:	615a      	str	r2, [r3, #20]
 8000b3a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000b3c:	1d3b      	adds	r3, r7, #4
 8000b3e:	222c      	movs	r2, #44	@ 0x2c
 8000b40:	2100      	movs	r1, #0
 8000b42:	4618      	mov	r0, r3
 8000b44:	f005 fc2d 	bl	80063a2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000b48:	4b43      	ldr	r3, [pc, #268]	@ (8000c58 <MX_TIM1_Init+0x150>)
 8000b4a:	4a44      	ldr	r2, [pc, #272]	@ (8000c5c <MX_TIM1_Init+0x154>)
 8000b4c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000b4e:	4b42      	ldr	r3, [pc, #264]	@ (8000c58 <MX_TIM1_Init+0x150>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b54:	4b40      	ldr	r3, [pc, #256]	@ (8000c58 <MX_TIM1_Init+0x150>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000b5a:	4b3f      	ldr	r3, [pc, #252]	@ (8000c58 <MX_TIM1_Init+0x150>)
 8000b5c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b60:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b62:	4b3d      	ldr	r3, [pc, #244]	@ (8000c58 <MX_TIM1_Init+0x150>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000b68:	4b3b      	ldr	r3, [pc, #236]	@ (8000c58 <MX_TIM1_Init+0x150>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b6e:	4b3a      	ldr	r3, [pc, #232]	@ (8000c58 <MX_TIM1_Init+0x150>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b74:	4838      	ldr	r0, [pc, #224]	@ (8000c58 <MX_TIM1_Init+0x150>)
 8000b76:	f003 fd7f 	bl	8004678 <HAL_TIM_Base_Init>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000b80:	f000 f96e 	bl	8000e60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b84:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b88:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000b8a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000b8e:	4619      	mov	r1, r3
 8000b90:	4831      	ldr	r0, [pc, #196]	@ (8000c58 <MX_TIM1_Init+0x150>)
 8000b92:	f004 f8d9 	bl	8004d48 <HAL_TIM_ConfigClockSource>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d001      	beq.n	8000ba0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000b9c:	f000 f960 	bl	8000e60 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000ba0:	482d      	ldr	r0, [pc, #180]	@ (8000c58 <MX_TIM1_Init+0x150>)
 8000ba2:	f003 fdc0 	bl	8004726 <HAL_TIM_PWM_Init>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d001      	beq.n	8000bb0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000bac:	f000 f958 	bl	8000e60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000bbc:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	4825      	ldr	r0, [pc, #148]	@ (8000c58 <MX_TIM1_Init+0x150>)
 8000bc4:	f004 fdc6 	bl	8005754 <HAL_TIMEx_MasterConfigSynchronization>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000bce:	f000 f947 	bl	8000e60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bd2:	2360      	movs	r3, #96	@ 0x60
 8000bd4:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000bde:	2300      	movs	r3, #0
 8000be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000be2:	2300      	movs	r3, #0
 8000be4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000be6:	2300      	movs	r3, #0
 8000be8:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000bea:	2300      	movs	r3, #0
 8000bec:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000bee:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000bf2:	2204      	movs	r2, #4
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	4818      	ldr	r0, [pc, #96]	@ (8000c58 <MX_TIM1_Init+0x150>)
 8000bf8:	f003 ff92 	bl	8004b20 <HAL_TIM_PWM_ConfigChannel>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8000c02:	f000 f92d 	bl	8000e60 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000c06:	2300      	movs	r3, #0
 8000c08:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000c12:	2300      	movs	r3, #0
 8000c14:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000c16:	2300      	movs	r3, #0
 8000c18:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000c1a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c1e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000c20:	2300      	movs	r3, #0
 8000c22:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000c24:	2300      	movs	r3, #0
 8000c26:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000c28:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000c2c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000c32:	2300      	movs	r3, #0
 8000c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000c36:	1d3b      	adds	r3, r7, #4
 8000c38:	4619      	mov	r1, r3
 8000c3a:	4807      	ldr	r0, [pc, #28]	@ (8000c58 <MX_TIM1_Init+0x150>)
 8000c3c:	f004 fe12 	bl	8005864 <HAL_TIMEx_ConfigBreakDeadTime>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8000c46:	f000 f90b 	bl	8000e60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  	// pwm_is_running = 0;
     //pwm_duty_cycle = PWM_DUTY_CYCLE_DEFAULT;
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000c4a:	4803      	ldr	r0, [pc, #12]	@ (8000c58 <MX_TIM1_Init+0x150>)
 8000c4c:	f000 fa2a 	bl	80010a4 <HAL_TIM_MspPostInit>

}
 8000c50:	bf00      	nop
 8000c52:	3768      	adds	r7, #104	@ 0x68
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	2000010c 	.word	0x2000010c
 8000c5c:	40012c00 	.word	0x40012c00

08000c60 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000c64:	4b14      	ldr	r3, [pc, #80]	@ (8000cb8 <MX_UART4_Init+0x58>)
 8000c66:	4a15      	ldr	r2, [pc, #84]	@ (8000cbc <MX_UART4_Init+0x5c>)
 8000c68:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000c6a:	4b13      	ldr	r3, [pc, #76]	@ (8000cb8 <MX_UART4_Init+0x58>)
 8000c6c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c70:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000c72:	4b11      	ldr	r3, [pc, #68]	@ (8000cb8 <MX_UART4_Init+0x58>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000c78:	4b0f      	ldr	r3, [pc, #60]	@ (8000cb8 <MX_UART4_Init+0x58>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000c7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000cb8 <MX_UART4_Init+0x58>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000c84:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb8 <MX_UART4_Init+0x58>)
 8000c86:	220c      	movs	r2, #12
 8000c88:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8000c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb8 <MX_UART4_Init+0x58>)
 8000c8c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000c90:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c92:	4b09      	ldr	r3, [pc, #36]	@ (8000cb8 <MX_UART4_Init+0x58>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c98:	4b07      	ldr	r3, [pc, #28]	@ (8000cb8 <MX_UART4_Init+0x58>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c9e:	4b06      	ldr	r3, [pc, #24]	@ (8000cb8 <MX_UART4_Init+0x58>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000ca4:	4804      	ldr	r0, [pc, #16]	@ (8000cb8 <MX_UART4_Init+0x58>)
 8000ca6:	f004 fe5b 	bl	8005960 <HAL_UART_Init>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <MX_UART4_Init+0x54>
  {
    Error_Handler();
 8000cb0:	f000 f8d6 	bl	8000e60 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000cb4:	bf00      	nop
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	20000158 	.word	0x20000158
 8000cbc:	40004c00 	.word	0x40004c00

08000cc0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cc6:	4b0c      	ldr	r3, [pc, #48]	@ (8000cf8 <MX_DMA_Init+0x38>)
 8000cc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000cca:	4a0b      	ldr	r2, [pc, #44]	@ (8000cf8 <MX_DMA_Init+0x38>)
 8000ccc:	f043 0301 	orr.w	r3, r3, #1
 8000cd0:	6493      	str	r3, [r2, #72]	@ 0x48
 8000cd2:	4b09      	ldr	r3, [pc, #36]	@ (8000cf8 <MX_DMA_Init+0x38>)
 8000cd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000cd6:	f003 0301 	and.w	r3, r3, #1
 8000cda:	607b      	str	r3, [r7, #4]
 8000cdc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	200b      	movs	r0, #11
 8000ce4:	f001 fc4f 	bl	8002586 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000ce8:	200b      	movs	r0, #11
 8000cea:	f001 fc68 	bl	80025be <HAL_NVIC_EnableIRQ>

}
 8000cee:	bf00      	nop
 8000cf0:	3708      	adds	r7, #8
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	40021000 	.word	0x40021000

08000cfc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b08a      	sub	sp, #40	@ 0x28
 8000d00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d02:	f107 0314 	add.w	r3, r7, #20
 8000d06:	2200      	movs	r2, #0
 8000d08:	601a      	str	r2, [r3, #0]
 8000d0a:	605a      	str	r2, [r3, #4]
 8000d0c:	609a      	str	r2, [r3, #8]
 8000d0e:	60da      	str	r2, [r3, #12]
 8000d10:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d12:	4b50      	ldr	r3, [pc, #320]	@ (8000e54 <MX_GPIO_Init+0x158>)
 8000d14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d16:	4a4f      	ldr	r2, [pc, #316]	@ (8000e54 <MX_GPIO_Init+0x158>)
 8000d18:	f043 0304 	orr.w	r3, r3, #4
 8000d1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d1e:	4b4d      	ldr	r3, [pc, #308]	@ (8000e54 <MX_GPIO_Init+0x158>)
 8000d20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d22:	f003 0304 	and.w	r3, r3, #4
 8000d26:	613b      	str	r3, [r7, #16]
 8000d28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d2a:	4b4a      	ldr	r3, [pc, #296]	@ (8000e54 <MX_GPIO_Init+0x158>)
 8000d2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d2e:	4a49      	ldr	r2, [pc, #292]	@ (8000e54 <MX_GPIO_Init+0x158>)
 8000d30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d36:	4b47      	ldr	r3, [pc, #284]	@ (8000e54 <MX_GPIO_Init+0x158>)
 8000d38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d3e:	60fb      	str	r3, [r7, #12]
 8000d40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d42:	4b44      	ldr	r3, [pc, #272]	@ (8000e54 <MX_GPIO_Init+0x158>)
 8000d44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d46:	4a43      	ldr	r2, [pc, #268]	@ (8000e54 <MX_GPIO_Init+0x158>)
 8000d48:	f043 0301 	orr.w	r3, r3, #1
 8000d4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d4e:	4b41      	ldr	r3, [pc, #260]	@ (8000e54 <MX_GPIO_Init+0x158>)
 8000d50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d52:	f003 0301 	and.w	r3, r3, #1
 8000d56:	60bb      	str	r3, [r7, #8]
 8000d58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d5a:	4b3e      	ldr	r3, [pc, #248]	@ (8000e54 <MX_GPIO_Init+0x158>)
 8000d5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d5e:	4a3d      	ldr	r2, [pc, #244]	@ (8000e54 <MX_GPIO_Init+0x158>)
 8000d60:	f043 0302 	orr.w	r3, r3, #2
 8000d64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d66:	4b3b      	ldr	r3, [pc, #236]	@ (8000e54 <MX_GPIO_Init+0x158>)
 8000d68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d6a:	f003 0302 	and.w	r3, r3, #2
 8000d6e:	607b      	str	r3, [r7, #4]
 8000d70:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, INIT_LED_Pin|MEAS_LED_Pin|NINA_RST_Pin|NINA_STOP_Pin, GPIO_PIN_RESET);
 8000d72:	2200      	movs	r2, #0
 8000d74:	f44f 51c6 	mov.w	r1, #6336	@ 0x18c0
 8000d78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d7c:	f002 f894 	bl	8002ea8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OP_DIS_Pin|EXCITE_LED_Pin|GAIN_SLCT_1_Pin|GAIN_SLCT_2_Pin
 8000d80:	2200      	movs	r2, #0
 8000d82:	f241 3190 	movw	r1, #5008	@ 0x1390
 8000d86:	4834      	ldr	r0, [pc, #208]	@ (8000e58 <MX_GPIO_Init+0x15c>)
 8000d88:	f002 f88e 	bl	8002ea8 <HAL_GPIO_WritePin>
                          |NINA_DTR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ERR_LED_Pin|ERR_LEDB6_Pin, GPIO_PIN_RESET);
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	2142      	movs	r1, #66	@ 0x42
 8000d90:	4832      	ldr	r0, [pc, #200]	@ (8000e5c <MX_GPIO_Init+0x160>)
 8000d92:	f002 f889 	bl	8002ea8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d96:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d9c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000da0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da2:	2300      	movs	r3, #0
 8000da4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000da6:	f107 0314 	add.w	r3, r7, #20
 8000daa:	4619      	mov	r1, r3
 8000dac:	482a      	ldr	r0, [pc, #168]	@ (8000e58 <MX_GPIO_Init+0x15c>)
 8000dae:	f001 fed1 	bl	8002b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : NINA_LED_RED_Pin NINA_LED_BLUE_Pin NINA_LED_GREEN_Pin NINA_RTS_Pin */
  GPIO_InitStruct.Pin = NINA_LED_RED_Pin|NINA_LED_BLUE_Pin|NINA_LED_GREEN_Pin|NINA_RTS_Pin;
 8000db2:	f640 030e 	movw	r3, #2062	@ 0x80e
 8000db6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000db8:	2300      	movs	r3, #0
 8000dba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dc0:	f107 0314 	add.w	r3, r7, #20
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	4824      	ldr	r0, [pc, #144]	@ (8000e58 <MX_GPIO_Init+0x15c>)
 8000dc8:	f001 fec4 	bl	8002b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : INIT_LED_Pin MEAS_LED_Pin NINA_RST_Pin NINA_STOP_Pin */
  GPIO_InitStruct.Pin = INIT_LED_Pin|MEAS_LED_Pin|NINA_RST_Pin|NINA_STOP_Pin;
 8000dcc:	f44f 53c6 	mov.w	r3, #6336	@ 0x18c0
 8000dd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dde:	f107 0314 	add.w	r3, r7, #20
 8000de2:	4619      	mov	r1, r3
 8000de4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000de8:	f001 feb4 	bl	8002b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : OP_DIS_Pin EXCITE_LED_Pin GAIN_SLCT_1_Pin GAIN_SLCT_2_Pin
                           NINA_DTR_Pin */
  GPIO_InitStruct.Pin = OP_DIS_Pin|EXCITE_LED_Pin|GAIN_SLCT_1_Pin|GAIN_SLCT_2_Pin
 8000dec:	f241 3390 	movw	r3, #5008	@ 0x1390
 8000df0:	617b      	str	r3, [r7, #20]
                          |NINA_DTR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000df2:	2301      	movs	r3, #1
 8000df4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df6:	2300      	movs	r3, #0
 8000df8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dfe:	f107 0314 	add.w	r3, r7, #20
 8000e02:	4619      	mov	r1, r3
 8000e04:	4814      	ldr	r0, [pc, #80]	@ (8000e58 <MX_GPIO_Init+0x15c>)
 8000e06:	f001 fea5 	bl	8002b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : ERR_LED_Pin ERR_LEDB6_Pin */
  GPIO_InitStruct.Pin = ERR_LED_Pin|ERR_LEDB6_Pin;
 8000e0a:	2342      	movs	r3, #66	@ 0x42
 8000e0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e12:	2300      	movs	r3, #0
 8000e14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e16:	2300      	movs	r3, #0
 8000e18:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e1a:	f107 0314 	add.w	r3, r7, #20
 8000e1e:	4619      	mov	r1, r3
 8000e20:	480e      	ldr	r0, [pc, #56]	@ (8000e5c <MX_GPIO_Init+0x160>)
 8000e22:	f001 fe97 	bl	8002b54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000e26:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2c:	2302      	movs	r3, #2
 8000e2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e30:	2300      	movs	r3, #0
 8000e32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e34:	2300      	movs	r3, #0
 8000e36:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e3c:	f107 0314 	add.w	r3, r7, #20
 8000e40:	4619      	mov	r1, r3
 8000e42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e46:	f001 fe85 	bl	8002b54 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e4a:	bf00      	nop
 8000e4c:	3728      	adds	r7, #40	@ 0x28
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	40021000 	.word	0x40021000
 8000e58:	48000800 	.word	0x48000800
 8000e5c:	48000400 	.word	0x48000400

08000e60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e64:	b672      	cpsid	i
}
 8000e66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e68:	bf00      	nop
 8000e6a:	e7fd      	b.n	8000e68 <Error_Handler+0x8>

08000e6c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	b083      	sub	sp, #12
 8000e70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e72:	4b0f      	ldr	r3, [pc, #60]	@ (8000eb0 <HAL_MspInit+0x44>)
 8000e74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e76:	4a0e      	ldr	r2, [pc, #56]	@ (8000eb0 <HAL_MspInit+0x44>)
 8000e78:	f043 0301 	orr.w	r3, r3, #1
 8000e7c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000eb0 <HAL_MspInit+0x44>)
 8000e80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e82:	f003 0301 	and.w	r3, r3, #1
 8000e86:	607b      	str	r3, [r7, #4]
 8000e88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e8a:	4b09      	ldr	r3, [pc, #36]	@ (8000eb0 <HAL_MspInit+0x44>)
 8000e8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e8e:	4a08      	ldr	r2, [pc, #32]	@ (8000eb0 <HAL_MspInit+0x44>)
 8000e90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e94:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e96:	4b06      	ldr	r3, [pc, #24]	@ (8000eb0 <HAL_MspInit+0x44>)
 8000e98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e9e:	603b      	str	r3, [r7, #0]
 8000ea0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ea2:	bf00      	nop
 8000ea4:	370c      	adds	r7, #12
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	40021000 	.word	0x40021000

08000eb4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b0ac      	sub	sp, #176	@ 0xb0
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ebc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	601a      	str	r2, [r3, #0]
 8000ec4:	605a      	str	r2, [r3, #4]
 8000ec6:	609a      	str	r2, [r3, #8]
 8000ec8:	60da      	str	r2, [r3, #12]
 8000eca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ecc:	f107 0314 	add.w	r3, r7, #20
 8000ed0:	2288      	movs	r2, #136	@ 0x88
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f005 fa64 	bl	80063a2 <memset>
  if(hadc->Instance==ADC1)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	4a3d      	ldr	r2, [pc, #244]	@ (8000fd4 <HAL_ADC_MspInit+0x120>)
 8000ee0:	4293      	cmp	r3, r2
 8000ee2:	d172      	bne.n	8000fca <HAL_ADC_MspInit+0x116>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000ee4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000ee8:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000eea:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000eee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000ef2:	2302      	movs	r3, #2
 8000ef4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
 8000ef6:	2302      	movs	r3, #2
 8000ef8:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000efa:	2308      	movs	r3, #8
 8000efc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000efe:	2307      	movs	r3, #7
 8000f00:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000f02:	2302      	movs	r3, #2
 8000f04:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000f06:	2302      	movs	r3, #2
 8000f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000f0a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000f0e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f10:	f107 0314 	add.w	r3, r7, #20
 8000f14:	4618      	mov	r0, r3
 8000f16:	f002 fef3 	bl	8003d00 <HAL_RCCEx_PeriphCLKConfig>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d001      	beq.n	8000f24 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000f20:	f7ff ff9e 	bl	8000e60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000f24:	4b2c      	ldr	r3, [pc, #176]	@ (8000fd8 <HAL_ADC_MspInit+0x124>)
 8000f26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f28:	4a2b      	ldr	r2, [pc, #172]	@ (8000fd8 <HAL_ADC_MspInit+0x124>)
 8000f2a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000f2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f30:	4b29      	ldr	r3, [pc, #164]	@ (8000fd8 <HAL_ADC_MspInit+0x124>)
 8000f32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f38:	613b      	str	r3, [r7, #16]
 8000f3a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f3c:	4b26      	ldr	r3, [pc, #152]	@ (8000fd8 <HAL_ADC_MspInit+0x124>)
 8000f3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f40:	4a25      	ldr	r2, [pc, #148]	@ (8000fd8 <HAL_ADC_MspInit+0x124>)
 8000f42:	f043 0304 	orr.w	r3, r3, #4
 8000f46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f48:	4b23      	ldr	r3, [pc, #140]	@ (8000fd8 <HAL_ADC_MspInit+0x124>)
 8000f4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f4c:	f003 0304 	and.w	r3, r3, #4
 8000f50:	60fb      	str	r3, [r7, #12]
 8000f52:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = NOTCH_AMP_IN_Pin;
 8000f54:	2301      	movs	r3, #1
 8000f56:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000f5a:	230b      	movs	r3, #11
 8000f5c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f60:	2300      	movs	r3, #0
 8000f62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(NOTCH_AMP_IN_GPIO_Port, &GPIO_InitStruct);
 8000f66:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	481b      	ldr	r0, [pc, #108]	@ (8000fdc <HAL_ADC_MspInit+0x128>)
 8000f6e:	f001 fdf1 	bl	8002b54 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000f72:	4b1b      	ldr	r3, [pc, #108]	@ (8000fe0 <HAL_ADC_MspInit+0x12c>)
 8000f74:	4a1b      	ldr	r2, [pc, #108]	@ (8000fe4 <HAL_ADC_MspInit+0x130>)
 8000f76:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8000f78:	4b19      	ldr	r3, [pc, #100]	@ (8000fe0 <HAL_ADC_MspInit+0x12c>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f7e:	4b18      	ldr	r3, [pc, #96]	@ (8000fe0 <HAL_ADC_MspInit+0x12c>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f84:	4b16      	ldr	r3, [pc, #88]	@ (8000fe0 <HAL_ADC_MspInit+0x12c>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000f8a:	4b15      	ldr	r3, [pc, #84]	@ (8000fe0 <HAL_ADC_MspInit+0x12c>)
 8000f8c:	2280      	movs	r2, #128	@ 0x80
 8000f8e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f90:	4b13      	ldr	r3, [pc, #76]	@ (8000fe0 <HAL_ADC_MspInit+0x12c>)
 8000f92:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f96:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f98:	4b11      	ldr	r3, [pc, #68]	@ (8000fe0 <HAL_ADC_MspInit+0x12c>)
 8000f9a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f9e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000fa0:	4b0f      	ldr	r3, [pc, #60]	@ (8000fe0 <HAL_ADC_MspInit+0x12c>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8000fa6:	4b0e      	ldr	r3, [pc, #56]	@ (8000fe0 <HAL_ADC_MspInit+0x12c>)
 8000fa8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000fac:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000fae:	480c      	ldr	r0, [pc, #48]	@ (8000fe0 <HAL_ADC_MspInit+0x12c>)
 8000fb0:	f001 fc68 	bl	8002884 <HAL_DMA_Init>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <HAL_ADC_MspInit+0x10a>
    {
      Error_Handler();
 8000fba:	f7ff ff51 	bl	8000e60 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4a07      	ldr	r2, [pc, #28]	@ (8000fe0 <HAL_ADC_MspInit+0x12c>)
 8000fc2:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000fc4:	4a06      	ldr	r2, [pc, #24]	@ (8000fe0 <HAL_ADC_MspInit+0x12c>)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000fca:	bf00      	nop
 8000fcc:	37b0      	adds	r7, #176	@ 0xb0
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	50040000 	.word	0x50040000
 8000fd8:	40021000 	.word	0x40021000
 8000fdc:	48000800 	.word	0x48000800
 8000fe0:	200000a0 	.word	0x200000a0
 8000fe4:	40020008 	.word	0x40020008

08000fe8 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b08a      	sub	sp, #40	@ 0x28
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff0:	f107 0314 	add.w	r3, r7, #20
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	605a      	str	r2, [r3, #4]
 8000ffa:	609a      	str	r2, [r3, #8]
 8000ffc:	60da      	str	r2, [r3, #12]
 8000ffe:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a15      	ldr	r2, [pc, #84]	@ (800105c <HAL_DAC_MspInit+0x74>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d124      	bne.n	8001054 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800100a:	4b15      	ldr	r3, [pc, #84]	@ (8001060 <HAL_DAC_MspInit+0x78>)
 800100c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800100e:	4a14      	ldr	r2, [pc, #80]	@ (8001060 <HAL_DAC_MspInit+0x78>)
 8001010:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001014:	6593      	str	r3, [r2, #88]	@ 0x58
 8001016:	4b12      	ldr	r3, [pc, #72]	@ (8001060 <HAL_DAC_MspInit+0x78>)
 8001018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800101a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800101e:	613b      	str	r3, [r7, #16]
 8001020:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001022:	4b0f      	ldr	r3, [pc, #60]	@ (8001060 <HAL_DAC_MspInit+0x78>)
 8001024:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001026:	4a0e      	ldr	r2, [pc, #56]	@ (8001060 <HAL_DAC_MspInit+0x78>)
 8001028:	f043 0301 	orr.w	r3, r3, #1
 800102c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800102e:	4b0c      	ldr	r3, [pc, #48]	@ (8001060 <HAL_DAC_MspInit+0x78>)
 8001030:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001032:	f003 0301 	and.w	r3, r3, #1
 8001036:	60fb      	str	r3, [r7, #12]
 8001038:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = FRQ_TN_Pin|Q_FACT_TN_Pin;
 800103a:	2330      	movs	r3, #48	@ 0x30
 800103c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800103e:	2303      	movs	r3, #3
 8001040:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001042:	2300      	movs	r3, #0
 8001044:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001046:	f107 0314 	add.w	r3, r7, #20
 800104a:	4619      	mov	r1, r3
 800104c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001050:	f001 fd80 	bl	8002b54 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8001054:	bf00      	nop
 8001056:	3728      	adds	r7, #40	@ 0x28
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	40007400 	.word	0x40007400
 8001060:	40021000 	.word	0x40021000

08001064 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001064:	b480      	push	{r7}
 8001066:	b085      	sub	sp, #20
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a0a      	ldr	r2, [pc, #40]	@ (800109c <HAL_TIM_Base_MspInit+0x38>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d10b      	bne.n	800108e <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001076:	4b0a      	ldr	r3, [pc, #40]	@ (80010a0 <HAL_TIM_Base_MspInit+0x3c>)
 8001078:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800107a:	4a09      	ldr	r2, [pc, #36]	@ (80010a0 <HAL_TIM_Base_MspInit+0x3c>)
 800107c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001080:	6613      	str	r3, [r2, #96]	@ 0x60
 8001082:	4b07      	ldr	r3, [pc, #28]	@ (80010a0 <HAL_TIM_Base_MspInit+0x3c>)
 8001084:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001086:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800108a:	60fb      	str	r3, [r7, #12]
 800108c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800108e:	bf00      	nop
 8001090:	3714      	adds	r7, #20
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop
 800109c:	40012c00 	.word	0x40012c00
 80010a0:	40021000 	.word	0x40021000

080010a4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b088      	sub	sp, #32
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ac:	f107 030c 	add.w	r3, r7, #12
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]
 80010b4:	605a      	str	r2, [r3, #4]
 80010b6:	609a      	str	r2, [r3, #8]
 80010b8:	60da      	str	r2, [r3, #12]
 80010ba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a12      	ldr	r2, [pc, #72]	@ (800110c <HAL_TIM_MspPostInit+0x68>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d11d      	bne.n	8001102 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c6:	4b12      	ldr	r3, [pc, #72]	@ (8001110 <HAL_TIM_MspPostInit+0x6c>)
 80010c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ca:	4a11      	ldr	r2, [pc, #68]	@ (8001110 <HAL_TIM_MspPostInit+0x6c>)
 80010cc:	f043 0301 	orr.w	r3, r3, #1
 80010d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001110 <HAL_TIM_MspPostInit+0x6c>)
 80010d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010d6:	f003 0301 	and.w	r3, r3, #1
 80010da:	60bb      	str	r3, [r7, #8]
 80010dc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = SQR_20M_OUT_Pin;
 80010de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80010e2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e4:	2302      	movs	r3, #2
 80010e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e8:	2300      	movs	r3, #0
 80010ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ec:	2300      	movs	r3, #0
 80010ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80010f0:	2301      	movs	r3, #1
 80010f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SQR_20M_OUT_GPIO_Port, &GPIO_InitStruct);
 80010f4:	f107 030c 	add.w	r3, r7, #12
 80010f8:	4619      	mov	r1, r3
 80010fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010fe:	f001 fd29 	bl	8002b54 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001102:	bf00      	nop
 8001104:	3720      	adds	r7, #32
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	40012c00 	.word	0x40012c00
 8001110:	40021000 	.word	0x40021000

08001114 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b0ae      	sub	sp, #184	@ 0xb8
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800111c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	605a      	str	r2, [r3, #4]
 8001126:	609a      	str	r2, [r3, #8]
 8001128:	60da      	str	r2, [r3, #12]
 800112a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800112c:	f107 031c 	add.w	r3, r7, #28
 8001130:	2288      	movs	r2, #136	@ 0x88
 8001132:	2100      	movs	r1, #0
 8001134:	4618      	mov	r0, r3
 8001136:	f005 f934 	bl	80063a2 <memset>
  if(huart->Instance==UART4)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4a43      	ldr	r2, [pc, #268]	@ (800124c <HAL_UART_MspInit+0x138>)
 8001140:	4293      	cmp	r3, r2
 8001142:	d17f      	bne.n	8001244 <HAL_UART_MspInit+0x130>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001144:	2308      	movs	r3, #8
 8001146:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_SYSCLK;
 8001148:	2340      	movs	r3, #64	@ 0x40
 800114a:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800114c:	f107 031c 	add.w	r3, r7, #28
 8001150:	4618      	mov	r0, r3
 8001152:	f002 fdd5 	bl	8003d00 <HAL_RCCEx_PeriphCLKConfig>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800115c:	f7ff fe80 	bl	8000e60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001160:	4b3b      	ldr	r3, [pc, #236]	@ (8001250 <HAL_UART_MspInit+0x13c>)
 8001162:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001164:	4a3a      	ldr	r2, [pc, #232]	@ (8001250 <HAL_UART_MspInit+0x13c>)
 8001166:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800116a:	6593      	str	r3, [r2, #88]	@ 0x58
 800116c:	4b38      	ldr	r3, [pc, #224]	@ (8001250 <HAL_UART_MspInit+0x13c>)
 800116e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001170:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001174:	61bb      	str	r3, [r7, #24]
 8001176:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001178:	4b35      	ldr	r3, [pc, #212]	@ (8001250 <HAL_UART_MspInit+0x13c>)
 800117a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800117c:	4a34      	ldr	r2, [pc, #208]	@ (8001250 <HAL_UART_MspInit+0x13c>)
 800117e:	f043 0301 	orr.w	r3, r3, #1
 8001182:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001184:	4b32      	ldr	r3, [pc, #200]	@ (8001250 <HAL_UART_MspInit+0x13c>)
 8001186:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001188:	f003 0301 	and.w	r3, r3, #1
 800118c:	617b      	str	r3, [r7, #20]
 800118e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001190:	4b2f      	ldr	r3, [pc, #188]	@ (8001250 <HAL_UART_MspInit+0x13c>)
 8001192:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001194:	4a2e      	ldr	r2, [pc, #184]	@ (8001250 <HAL_UART_MspInit+0x13c>)
 8001196:	f043 0304 	orr.w	r3, r3, #4
 800119a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800119c:	4b2c      	ldr	r3, [pc, #176]	@ (8001250 <HAL_UART_MspInit+0x13c>)
 800119e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a0:	f003 0304 	and.w	r3, r3, #4
 80011a4:	613b      	str	r3, [r7, #16]
 80011a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011a8:	4b29      	ldr	r3, [pc, #164]	@ (8001250 <HAL_UART_MspInit+0x13c>)
 80011aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ac:	4a28      	ldr	r2, [pc, #160]	@ (8001250 <HAL_UART_MspInit+0x13c>)
 80011ae:	f043 0302 	orr.w	r3, r3, #2
 80011b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011b4:	4b26      	ldr	r3, [pc, #152]	@ (8001250 <HAL_UART_MspInit+0x13c>)
 80011b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b8:	f003 0302 	and.w	r3, r3, #2
 80011bc:	60fb      	str	r3, [r7, #12]
 80011be:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> UART4_RX
    PA15 (JTDI)     ------> UART4_RTS
    PC10     ------> UART4_TX
    PB7     ------> UART4_CTS
    */
    GPIO_InitStruct.Pin = NINA_RX_Pin|GPIO_PIN_15;
 80011c0:	f248 0302 	movw	r3, #32770	@ 0x8002
 80011c4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c8:	2302      	movs	r3, #2
 80011ca:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ce:	2300      	movs	r3, #0
 80011d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011d4:	2303      	movs	r3, #3
 80011d6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80011da:	2308      	movs	r3, #8
 80011dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80011e4:	4619      	mov	r1, r3
 80011e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011ea:	f001 fcb3 	bl	8002b54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = NINA_TX_Pin;
 80011ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f6:	2302      	movs	r3, #2
 80011f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fc:	2300      	movs	r3, #0
 80011fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001202:	2303      	movs	r3, #3
 8001204:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001208:	2308      	movs	r3, #8
 800120a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(NINA_TX_GPIO_Port, &GPIO_InitStruct);
 800120e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001212:	4619      	mov	r1, r3
 8001214:	480f      	ldr	r0, [pc, #60]	@ (8001254 <HAL_UART_MspInit+0x140>)
 8001216:	f001 fc9d 	bl	8002b54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800121a:	2380      	movs	r3, #128	@ 0x80
 800121c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001220:	2302      	movs	r3, #2
 8001222:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001226:	2300      	movs	r3, #0
 8001228:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800122c:	2303      	movs	r3, #3
 800122e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001232:	2308      	movs	r3, #8
 8001234:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001238:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800123c:	4619      	mov	r1, r3
 800123e:	4806      	ldr	r0, [pc, #24]	@ (8001258 <HAL_UART_MspInit+0x144>)
 8001240:	f001 fc88 	bl	8002b54 <HAL_GPIO_Init>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 8001244:	bf00      	nop
 8001246:	37b8      	adds	r7, #184	@ 0xb8
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	40004c00 	.word	0x40004c00
 8001250:	40021000 	.word	0x40021000
 8001254:	48000800 	.word	0x48000800
 8001258:	48000400 	.word	0x48000400

0800125c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001260:	bf00      	nop
 8001262:	e7fd      	b.n	8001260 <NMI_Handler+0x4>

08001264 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001268:	bf00      	nop
 800126a:	e7fd      	b.n	8001268 <HardFault_Handler+0x4>

0800126c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001270:	bf00      	nop
 8001272:	e7fd      	b.n	8001270 <MemManage_Handler+0x4>

08001274 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001278:	bf00      	nop
 800127a:	e7fd      	b.n	8001278 <BusFault_Handler+0x4>

0800127c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001280:	bf00      	nop
 8001282:	e7fd      	b.n	8001280 <UsageFault_Handler+0x4>

08001284 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001288:	bf00      	nop
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr

08001292 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001292:	b480      	push	{r7}
 8001294:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001296:	bf00      	nop
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr

080012a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012a4:	bf00      	nop
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr

080012ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012ae:	b580      	push	{r7, lr}
 80012b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012b2:	f000 f8a5 	bl	8001400 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012b6:	bf00      	nop
 80012b8:	bd80      	pop	{r7, pc}
	...

080012bc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80012c0:	4802      	ldr	r0, [pc, #8]	@ (80012cc <DMA1_Channel1_IRQHandler+0x10>)
 80012c2:	f001 fb97 	bl	80029f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80012c6:	bf00      	nop
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	200000a0 	.word	0x200000a0

080012d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80012d4:	4b06      	ldr	r3, [pc, #24]	@ (80012f0 <SystemInit+0x20>)
 80012d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012da:	4a05      	ldr	r2, [pc, #20]	@ (80012f0 <SystemInit+0x20>)
 80012dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80012e4:	bf00      	nop
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	e000ed00 	.word	0xe000ed00

080012f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80012f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800132c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80012f8:	f7ff ffea 	bl	80012d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012fc:	480c      	ldr	r0, [pc, #48]	@ (8001330 <LoopForever+0x6>)
  ldr r1, =_edata
 80012fe:	490d      	ldr	r1, [pc, #52]	@ (8001334 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001300:	4a0d      	ldr	r2, [pc, #52]	@ (8001338 <LoopForever+0xe>)
  movs r3, #0
 8001302:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001304:	e002      	b.n	800130c <LoopCopyDataInit>

08001306 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001306:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001308:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800130a:	3304      	adds	r3, #4

0800130c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800130c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800130e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001310:	d3f9      	bcc.n	8001306 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001312:	4a0a      	ldr	r2, [pc, #40]	@ (800133c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001314:	4c0a      	ldr	r4, [pc, #40]	@ (8001340 <LoopForever+0x16>)
  movs r3, #0
 8001316:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001318:	e001      	b.n	800131e <LoopFillZerobss>

0800131a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800131a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800131c:	3204      	adds	r2, #4

0800131e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800131e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001320:	d3fb      	bcc.n	800131a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001322:	f005 f847 	bl	80063b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001326:	f7ff fa7d 	bl	8000824 <main>

0800132a <LoopForever>:

LoopForever:
    b LoopForever
 800132a:	e7fe      	b.n	800132a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800132c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001330:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001334:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8001338:	0800646c 	.word	0x0800646c
  ldr r2, =_sbss
 800133c:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8001340:	200001e4 	.word	0x200001e4

08001344 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001344:	e7fe      	b.n	8001344 <ADC1_2_IRQHandler>
	...

08001348 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800134e:	2300      	movs	r3, #0
 8001350:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001352:	4b0c      	ldr	r3, [pc, #48]	@ (8001384 <HAL_Init+0x3c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a0b      	ldr	r2, [pc, #44]	@ (8001384 <HAL_Init+0x3c>)
 8001358:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800135c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800135e:	2003      	movs	r0, #3
 8001360:	f001 f906 	bl	8002570 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001364:	2000      	movs	r0, #0
 8001366:	f000 f80f 	bl	8001388 <HAL_InitTick>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d002      	beq.n	8001376 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001370:	2301      	movs	r3, #1
 8001372:	71fb      	strb	r3, [r7, #7]
 8001374:	e001      	b.n	800137a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001376:	f7ff fd79 	bl	8000e6c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800137a:	79fb      	ldrb	r3, [r7, #7]
}
 800137c:	4618      	mov	r0, r3
 800137e:	3708      	adds	r7, #8
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	40022000 	.word	0x40022000

08001388 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001390:	2300      	movs	r3, #0
 8001392:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001394:	4b17      	ldr	r3, [pc, #92]	@ (80013f4 <HAL_InitTick+0x6c>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d023      	beq.n	80013e4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800139c:	4b16      	ldr	r3, [pc, #88]	@ (80013f8 <HAL_InitTick+0x70>)
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	4b14      	ldr	r3, [pc, #80]	@ (80013f4 <HAL_InitTick+0x6c>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	4619      	mov	r1, r3
 80013a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80013ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80013b2:	4618      	mov	r0, r3
 80013b4:	f001 f911 	bl	80025da <HAL_SYSTICK_Config>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d10f      	bne.n	80013de <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2b0f      	cmp	r3, #15
 80013c2:	d809      	bhi.n	80013d8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013c4:	2200      	movs	r2, #0
 80013c6:	6879      	ldr	r1, [r7, #4]
 80013c8:	f04f 30ff 	mov.w	r0, #4294967295
 80013cc:	f001 f8db 	bl	8002586 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013d0:	4a0a      	ldr	r2, [pc, #40]	@ (80013fc <HAL_InitTick+0x74>)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6013      	str	r3, [r2, #0]
 80013d6:	e007      	b.n	80013e8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80013d8:	2301      	movs	r3, #1
 80013da:	73fb      	strb	r3, [r7, #15]
 80013dc:	e004      	b.n	80013e8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	73fb      	strb	r3, [r7, #15]
 80013e2:	e001      	b.n	80013e8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80013e4:	2301      	movs	r3, #1
 80013e6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80013e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3710      	adds	r7, #16
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000014 	.word	0x20000014
 80013f8:	2000000c 	.word	0x2000000c
 80013fc:	20000010 	.word	0x20000010

08001400 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001404:	4b06      	ldr	r3, [pc, #24]	@ (8001420 <HAL_IncTick+0x20>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	461a      	mov	r2, r3
 800140a:	4b06      	ldr	r3, [pc, #24]	@ (8001424 <HAL_IncTick+0x24>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4413      	add	r3, r2
 8001410:	4a04      	ldr	r2, [pc, #16]	@ (8001424 <HAL_IncTick+0x24>)
 8001412:	6013      	str	r3, [r2, #0]
}
 8001414:	bf00      	nop
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	20000014 	.word	0x20000014
 8001424:	200001e0 	.word	0x200001e0

08001428 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  return uwTick;
 800142c:	4b03      	ldr	r3, [pc, #12]	@ (800143c <HAL_GetTick+0x14>)
 800142e:	681b      	ldr	r3, [r3, #0]
}
 8001430:	4618      	mov	r0, r3
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	200001e0 	.word	0x200001e0

08001440 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001448:	f7ff ffee 	bl	8001428 <HAL_GetTick>
 800144c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001458:	d005      	beq.n	8001466 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800145a:	4b0a      	ldr	r3, [pc, #40]	@ (8001484 <HAL_Delay+0x44>)
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	461a      	mov	r2, r3
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	4413      	add	r3, r2
 8001464:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001466:	bf00      	nop
 8001468:	f7ff ffde 	bl	8001428 <HAL_GetTick>
 800146c:	4602      	mov	r2, r0
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	1ad3      	subs	r3, r2, r3
 8001472:	68fa      	ldr	r2, [r7, #12]
 8001474:	429a      	cmp	r2, r3
 8001476:	d8f7      	bhi.n	8001468 <HAL_Delay+0x28>
  {
  }
}
 8001478:	bf00      	nop
 800147a:	bf00      	nop
 800147c:	3710      	adds	r7, #16
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	20000014 	.word	0x20000014

08001488 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
 8001490:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	431a      	orrs	r2, r3
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	609a      	str	r2, [r3, #8]
}
 80014a2:	bf00      	nop
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr

080014ae <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80014ae:	b480      	push	{r7}
 80014b0:	b083      	sub	sp, #12
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	6078      	str	r0, [r7, #4]
 80014b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	689b      	ldr	r3, [r3, #8]
 80014bc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	431a      	orrs	r2, r3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	609a      	str	r2, [r3, #8]
}
 80014c8:	bf00      	nop
 80014ca:	370c      	adds	r7, #12
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr

080014d4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	689b      	ldr	r3, [r3, #8]
 80014e0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	370c      	adds	r7, #12
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b087      	sub	sp, #28
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	60f8      	str	r0, [r7, #12]
 80014f8:	60b9      	str	r1, [r7, #8]
 80014fa:	607a      	str	r2, [r7, #4]
 80014fc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	3360      	adds	r3, #96	@ 0x60
 8001502:	461a      	mov	r2, r3
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	4413      	add	r3, r2
 800150a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	4b08      	ldr	r3, [pc, #32]	@ (8001534 <LL_ADC_SetOffset+0x44>)
 8001512:	4013      	ands	r3, r2
 8001514:	687a      	ldr	r2, [r7, #4]
 8001516:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800151a:	683a      	ldr	r2, [r7, #0]
 800151c:	430a      	orrs	r2, r1
 800151e:	4313      	orrs	r3, r2
 8001520:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001528:	bf00      	nop
 800152a:	371c      	adds	r7, #28
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr
 8001534:	03fff000 	.word	0x03fff000

08001538 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001538:	b480      	push	{r7}
 800153a:	b085      	sub	sp, #20
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	3360      	adds	r3, #96	@ 0x60
 8001546:	461a      	mov	r2, r3
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	009b      	lsls	r3, r3, #2
 800154c:	4413      	add	r3, r2
 800154e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001558:	4618      	mov	r0, r3
 800155a:	3714      	adds	r7, #20
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr

08001564 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001564:	b480      	push	{r7}
 8001566:	b087      	sub	sp, #28
 8001568:	af00      	add	r7, sp, #0
 800156a:	60f8      	str	r0, [r7, #12]
 800156c:	60b9      	str	r1, [r7, #8]
 800156e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	3360      	adds	r3, #96	@ 0x60
 8001574:	461a      	mov	r2, r3
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	009b      	lsls	r3, r3, #2
 800157a:	4413      	add	r3, r2
 800157c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	431a      	orrs	r2, r3
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800158e:	bf00      	nop
 8001590:	371c      	adds	r7, #28
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr

0800159a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800159a:	b480      	push	{r7}
 800159c:	b087      	sub	sp, #28
 800159e:	af00      	add	r7, sp, #0
 80015a0:	60f8      	str	r0, [r7, #12]
 80015a2:	60b9      	str	r1, [r7, #8]
 80015a4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	3330      	adds	r3, #48	@ 0x30
 80015aa:	461a      	mov	r2, r3
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	0a1b      	lsrs	r3, r3, #8
 80015b0:	009b      	lsls	r3, r3, #2
 80015b2:	f003 030c 	and.w	r3, r3, #12
 80015b6:	4413      	add	r3, r2
 80015b8:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	68bb      	ldr	r3, [r7, #8]
 80015c0:	f003 031f 	and.w	r3, r3, #31
 80015c4:	211f      	movs	r1, #31
 80015c6:	fa01 f303 	lsl.w	r3, r1, r3
 80015ca:	43db      	mvns	r3, r3
 80015cc:	401a      	ands	r2, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	0e9b      	lsrs	r3, r3, #26
 80015d2:	f003 011f 	and.w	r1, r3, #31
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	f003 031f 	and.w	r3, r3, #31
 80015dc:	fa01 f303 	lsl.w	r3, r1, r3
 80015e0:	431a      	orrs	r2, r3
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80015e6:	bf00      	nop
 80015e8:	371c      	adds	r7, #28
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr

080015f2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80015f2:	b480      	push	{r7}
 80015f4:	b087      	sub	sp, #28
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	60f8      	str	r0, [r7, #12]
 80015fa:	60b9      	str	r1, [r7, #8]
 80015fc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	3314      	adds	r3, #20
 8001602:	461a      	mov	r2, r3
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	0e5b      	lsrs	r3, r3, #25
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	f003 0304 	and.w	r3, r3, #4
 800160e:	4413      	add	r3, r2
 8001610:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	0d1b      	lsrs	r3, r3, #20
 800161a:	f003 031f 	and.w	r3, r3, #31
 800161e:	2107      	movs	r1, #7
 8001620:	fa01 f303 	lsl.w	r3, r1, r3
 8001624:	43db      	mvns	r3, r3
 8001626:	401a      	ands	r2, r3
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	0d1b      	lsrs	r3, r3, #20
 800162c:	f003 031f 	and.w	r3, r3, #31
 8001630:	6879      	ldr	r1, [r7, #4]
 8001632:	fa01 f303 	lsl.w	r3, r1, r3
 8001636:	431a      	orrs	r2, r3
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800163c:	bf00      	nop
 800163e:	371c      	adds	r7, #28
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr

08001648 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	60f8      	str	r0, [r7, #12]
 8001650:	60b9      	str	r1, [r7, #8]
 8001652:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800165a:	68bb      	ldr	r3, [r7, #8]
 800165c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001660:	43db      	mvns	r3, r3
 8001662:	401a      	ands	r2, r3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	f003 0318 	and.w	r3, r3, #24
 800166a:	4908      	ldr	r1, [pc, #32]	@ (800168c <LL_ADC_SetChannelSingleDiff+0x44>)
 800166c:	40d9      	lsrs	r1, r3
 800166e:	68bb      	ldr	r3, [r7, #8]
 8001670:	400b      	ands	r3, r1
 8001672:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001676:	431a      	orrs	r2, r3
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800167e:	bf00      	nop
 8001680:	3714      	adds	r7, #20
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	0007ffff 	.word	0x0007ffff

08001690 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80016a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80016a4:	687a      	ldr	r2, [r7, #4]
 80016a6:	6093      	str	r3, [r2, #8]
}
 80016a8:	bf00      	nop
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr

080016b4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80016c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80016c8:	d101      	bne.n	80016ce <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80016ca:	2301      	movs	r3, #1
 80016cc:	e000      	b.n	80016d0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80016ce:	2300      	movs	r3, #0
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	370c      	adds	r7, #12
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr

080016dc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80016dc:	b480      	push	{r7}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	689b      	ldr	r3, [r3, #8]
 80016e8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80016ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80016f0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80016f8:	bf00      	nop
 80016fa:	370c      	adds	r7, #12
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr

08001704 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001714:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001718:	d101      	bne.n	800171e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800171a:	2301      	movs	r3, #1
 800171c:	e000      	b.n	8001720 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800171e:	2300      	movs	r3, #0
}
 8001720:	4618      	mov	r0, r3
 8001722:	370c      	adds	r7, #12
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	f003 0301 	and.w	r3, r3, #1
 800173c:	2b01      	cmp	r3, #1
 800173e:	d101      	bne.n	8001744 <LL_ADC_IsEnabled+0x18>
 8001740:	2301      	movs	r3, #1
 8001742:	e000      	b.n	8001746 <LL_ADC_IsEnabled+0x1a>
 8001744:	2300      	movs	r3, #0
}
 8001746:	4618      	mov	r0, r3
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr

08001752 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001752:	b480      	push	{r7}
 8001754:	b083      	sub	sp, #12
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	f003 0304 	and.w	r3, r3, #4
 8001762:	2b04      	cmp	r3, #4
 8001764:	d101      	bne.n	800176a <LL_ADC_REG_IsConversionOngoing+0x18>
 8001766:	2301      	movs	r3, #1
 8001768:	e000      	b.n	800176c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800176a:	2300      	movs	r3, #0
}
 800176c:	4618      	mov	r0, r3
 800176e:	370c      	adds	r7, #12
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr

08001778 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	f003 0308 	and.w	r3, r3, #8
 8001788:	2b08      	cmp	r3, #8
 800178a:	d101      	bne.n	8001790 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800178c:	2301      	movs	r3, #1
 800178e:	e000      	b.n	8001792 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001790:	2300      	movs	r3, #0
}
 8001792:	4618      	mov	r0, r3
 8001794:	370c      	adds	r7, #12
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr
	...

080017a0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80017a0:	b590      	push	{r4, r7, lr}
 80017a2:	b089      	sub	sp, #36	@ 0x24
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017a8:	2300      	movs	r3, #0
 80017aa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80017ac:	2300      	movs	r3, #0
 80017ae:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d101      	bne.n	80017ba <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	e130      	b.n	8001a1c <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	691b      	ldr	r3, [r3, #16]
 80017be:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d109      	bne.n	80017dc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017c8:	6878      	ldr	r0, [r7, #4]
 80017ca:	f7ff fb73 	bl	8000eb4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2200      	movs	r2, #0
 80017d2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2200      	movs	r2, #0
 80017d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff ff67 	bl	80016b4 <LL_ADC_IsDeepPowerDownEnabled>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d004      	beq.n	80017f6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7ff ff4d 	bl	8001690 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff ff82 	bl	8001704 <LL_ADC_IsInternalRegulatorEnabled>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d115      	bne.n	8001832 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4618      	mov	r0, r3
 800180c:	f7ff ff66 	bl	80016dc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001810:	4b84      	ldr	r3, [pc, #528]	@ (8001a24 <HAL_ADC_Init+0x284>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	099b      	lsrs	r3, r3, #6
 8001816:	4a84      	ldr	r2, [pc, #528]	@ (8001a28 <HAL_ADC_Init+0x288>)
 8001818:	fba2 2303 	umull	r2, r3, r2, r3
 800181c:	099b      	lsrs	r3, r3, #6
 800181e:	3301      	adds	r3, #1
 8001820:	005b      	lsls	r3, r3, #1
 8001822:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001824:	e002      	b.n	800182c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	3b01      	subs	r3, #1
 800182a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d1f9      	bne.n	8001826 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4618      	mov	r0, r3
 8001838:	f7ff ff64 	bl	8001704 <LL_ADC_IsInternalRegulatorEnabled>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d10d      	bne.n	800185e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001846:	f043 0210 	orr.w	r2, r3, #16
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001852:	f043 0201 	orr.w	r2, r3, #1
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4618      	mov	r0, r3
 8001864:	f7ff ff75 	bl	8001752 <LL_ADC_REG_IsConversionOngoing>
 8001868:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800186e:	f003 0310 	and.w	r3, r3, #16
 8001872:	2b00      	cmp	r3, #0
 8001874:	f040 80c9 	bne.w	8001a0a <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	2b00      	cmp	r3, #0
 800187c:	f040 80c5 	bne.w	8001a0a <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001884:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001888:	f043 0202 	orr.w	r2, r3, #2
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff ff49 	bl	800172c <LL_ADC_IsEnabled>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d115      	bne.n	80018cc <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80018a0:	4862      	ldr	r0, [pc, #392]	@ (8001a2c <HAL_ADC_Init+0x28c>)
 80018a2:	f7ff ff43 	bl	800172c <LL_ADC_IsEnabled>
 80018a6:	4604      	mov	r4, r0
 80018a8:	4861      	ldr	r0, [pc, #388]	@ (8001a30 <HAL_ADC_Init+0x290>)
 80018aa:	f7ff ff3f 	bl	800172c <LL_ADC_IsEnabled>
 80018ae:	4603      	mov	r3, r0
 80018b0:	431c      	orrs	r4, r3
 80018b2:	4860      	ldr	r0, [pc, #384]	@ (8001a34 <HAL_ADC_Init+0x294>)
 80018b4:	f7ff ff3a 	bl	800172c <LL_ADC_IsEnabled>
 80018b8:	4603      	mov	r3, r0
 80018ba:	4323      	orrs	r3, r4
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d105      	bne.n	80018cc <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	4619      	mov	r1, r3
 80018c6:	485c      	ldr	r0, [pc, #368]	@ (8001a38 <HAL_ADC_Init+0x298>)
 80018c8:	f7ff fdde 	bl	8001488 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	7e5b      	ldrb	r3, [r3, #25]
 80018d0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80018d6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80018dc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80018e2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018ea:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80018ec:	4313      	orrs	r3, r2
 80018ee:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018f6:	2b01      	cmp	r3, #1
 80018f8:	d106      	bne.n	8001908 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018fe:	3b01      	subs	r3, #1
 8001900:	045b      	lsls	r3, r3, #17
 8001902:	69ba      	ldr	r2, [r7, #24]
 8001904:	4313      	orrs	r3, r2
 8001906:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800190c:	2b00      	cmp	r3, #0
 800190e:	d009      	beq.n	8001924 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001914:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800191c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800191e:	69ba      	ldr	r2, [r7, #24]
 8001920:	4313      	orrs	r3, r2
 8001922:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	68da      	ldr	r2, [r3, #12]
 800192a:	4b44      	ldr	r3, [pc, #272]	@ (8001a3c <HAL_ADC_Init+0x29c>)
 800192c:	4013      	ands	r3, r2
 800192e:	687a      	ldr	r2, [r7, #4]
 8001930:	6812      	ldr	r2, [r2, #0]
 8001932:	69b9      	ldr	r1, [r7, #24]
 8001934:	430b      	orrs	r3, r1
 8001936:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4618      	mov	r0, r3
 800193e:	f7ff ff1b 	bl	8001778 <LL_ADC_INJ_IsConversionOngoing>
 8001942:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d13d      	bne.n	80019c6 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d13a      	bne.n	80019c6 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001954:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800195c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800195e:	4313      	orrs	r3, r2
 8001960:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800196c:	f023 0302 	bic.w	r3, r3, #2
 8001970:	687a      	ldr	r2, [r7, #4]
 8001972:	6812      	ldr	r2, [r2, #0]
 8001974:	69b9      	ldr	r1, [r7, #24]
 8001976:	430b      	orrs	r3, r1
 8001978:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001980:	2b01      	cmp	r3, #1
 8001982:	d118      	bne.n	80019b6 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	691b      	ldr	r3, [r3, #16]
 800198a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800198e:	f023 0304 	bic.w	r3, r3, #4
 8001992:	687a      	ldr	r2, [r7, #4]
 8001994:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001996:	687a      	ldr	r2, [r7, #4]
 8001998:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800199a:	4311      	orrs	r1, r2
 800199c:	687a      	ldr	r2, [r7, #4]
 800199e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80019a0:	4311      	orrs	r1, r2
 80019a2:	687a      	ldr	r2, [r7, #4]
 80019a4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80019a6:	430a      	orrs	r2, r1
 80019a8:	431a      	orrs	r2, r3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f042 0201 	orr.w	r2, r2, #1
 80019b2:	611a      	str	r2, [r3, #16]
 80019b4:	e007      	b.n	80019c6 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	691a      	ldr	r2, [r3, #16]
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f022 0201 	bic.w	r2, r2, #1
 80019c4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	691b      	ldr	r3, [r3, #16]
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d10c      	bne.n	80019e8 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d4:	f023 010f 	bic.w	r1, r3, #15
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	69db      	ldr	r3, [r3, #28]
 80019dc:	1e5a      	subs	r2, r3, #1
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	430a      	orrs	r2, r1
 80019e4:	631a      	str	r2, [r3, #48]	@ 0x30
 80019e6:	e007      	b.n	80019f8 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f022 020f 	bic.w	r2, r2, #15
 80019f6:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019fc:	f023 0303 	bic.w	r3, r3, #3
 8001a00:	f043 0201 	orr.w	r2, r3, #1
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	655a      	str	r2, [r3, #84]	@ 0x54
 8001a08:	e007      	b.n	8001a1a <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a0e:	f043 0210 	orr.w	r2, r3, #16
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001a1a:	7ffb      	ldrb	r3, [r7, #31]
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3724      	adds	r7, #36	@ 0x24
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd90      	pop	{r4, r7, pc}
 8001a24:	2000000c 	.word	0x2000000c
 8001a28:	053e2d63 	.word	0x053e2d63
 8001a2c:	50040000 	.word	0x50040000
 8001a30:	50040100 	.word	0x50040100
 8001a34:	50040200 	.word	0x50040200
 8001a38:	50040300 	.word	0x50040300
 8001a3c:	fff0c007 	.word	0xfff0c007

08001a40 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b0b6      	sub	sp, #216	@ 0xd8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001a50:	2300      	movs	r3, #0
 8001a52:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d101      	bne.n	8001a62 <HAL_ADC_ConfigChannel+0x22>
 8001a5e:	2302      	movs	r3, #2
 8001a60:	e3c9      	b.n	80021f6 <HAL_ADC_ConfigChannel+0x7b6>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2201      	movs	r2, #1
 8001a66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7ff fe6f 	bl	8001752 <LL_ADC_REG_IsConversionOngoing>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	f040 83aa 	bne.w	80021d0 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	2b05      	cmp	r3, #5
 8001a8a:	d824      	bhi.n	8001ad6 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	3b02      	subs	r3, #2
 8001a92:	2b03      	cmp	r3, #3
 8001a94:	d81b      	bhi.n	8001ace <HAL_ADC_ConfigChannel+0x8e>
 8001a96:	a201      	add	r2, pc, #4	@ (adr r2, 8001a9c <HAL_ADC_ConfigChannel+0x5c>)
 8001a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a9c:	08001aad 	.word	0x08001aad
 8001aa0:	08001ab5 	.word	0x08001ab5
 8001aa4:	08001abd 	.word	0x08001abd
 8001aa8:	08001ac5 	.word	0x08001ac5
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8001aac:	230c      	movs	r3, #12
 8001aae:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001ab2:	e010      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8001ab4:	2312      	movs	r3, #18
 8001ab6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001aba:	e00c      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001abc:	2318      	movs	r3, #24
 8001abe:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001ac2:	e008      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8001ac4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ac8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001acc:	e003      	b.n	8001ad6 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8001ace:	2306      	movs	r3, #6
 8001ad0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001ad4:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6818      	ldr	r0, [r3, #0]
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	461a      	mov	r2, r3
 8001ae0:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8001ae4:	f7ff fd59 	bl	800159a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7ff fe30 	bl	8001752 <LL_ADC_REG_IsConversionOngoing>
 8001af2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7ff fe3c 	bl	8001778 <LL_ADC_INJ_IsConversionOngoing>
 8001b00:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001b04:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	f040 81a4 	bne.w	8001e56 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001b0e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	f040 819f 	bne.w	8001e56 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6818      	ldr	r0, [r3, #0]
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	6819      	ldr	r1, [r3, #0]
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	461a      	mov	r2, r3
 8001b26:	f7ff fd64 	bl	80015f2 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	695a      	ldr	r2, [r3, #20]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	08db      	lsrs	r3, r3, #3
 8001b36:	f003 0303 	and.w	r3, r3, #3
 8001b3a:	005b      	lsls	r3, r3, #1
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	691b      	ldr	r3, [r3, #16]
 8001b48:	2b04      	cmp	r3, #4
 8001b4a:	d00a      	beq.n	8001b62 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6818      	ldr	r0, [r3, #0]
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	6919      	ldr	r1, [r3, #16]
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001b5c:	f7ff fcc8 	bl	80014f0 <LL_ADC_SetOffset>
 8001b60:	e179      	b.n	8001e56 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	2100      	movs	r1, #0
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f7ff fce5 	bl	8001538 <LL_ADC_GetOffsetChannel>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d10a      	bne.n	8001b8e <HAL_ADC_ConfigChannel+0x14e>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f7ff fcda 	bl	8001538 <LL_ADC_GetOffsetChannel>
 8001b84:	4603      	mov	r3, r0
 8001b86:	0e9b      	lsrs	r3, r3, #26
 8001b88:	f003 021f 	and.w	r2, r3, #31
 8001b8c:	e01e      	b.n	8001bcc <HAL_ADC_ConfigChannel+0x18c>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	2100      	movs	r1, #0
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7ff fccf 	bl	8001538 <LL_ADC_GetOffsetChannel>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ba0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001ba4:	fa93 f3a3 	rbit	r3, r3
 8001ba8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001bac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001bb0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001bb4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d101      	bne.n	8001bc0 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8001bbc:	2320      	movs	r3, #32
 8001bbe:	e004      	b.n	8001bca <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8001bc0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001bc4:	fab3 f383 	clz	r3, r3
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d105      	bne.n	8001be4 <HAL_ADC_ConfigChannel+0x1a4>
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	0e9b      	lsrs	r3, r3, #26
 8001bde:	f003 031f 	and.w	r3, r3, #31
 8001be2:	e018      	b.n	8001c16 <HAL_ADC_ConfigChannel+0x1d6>
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001bf0:	fa93 f3a3 	rbit	r3, r3
 8001bf4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8001bf8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001bfc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8001c00:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d101      	bne.n	8001c0c <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8001c08:	2320      	movs	r3, #32
 8001c0a:	e004      	b.n	8001c16 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8001c0c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001c10:	fab3 f383 	clz	r3, r3
 8001c14:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d106      	bne.n	8001c28 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	2200      	movs	r2, #0
 8001c20:	2100      	movs	r1, #0
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7ff fc9e 	bl	8001564 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	2101      	movs	r1, #1
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f7ff fc82 	bl	8001538 <LL_ADC_GetOffsetChannel>
 8001c34:	4603      	mov	r3, r0
 8001c36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d10a      	bne.n	8001c54 <HAL_ADC_ConfigChannel+0x214>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	2101      	movs	r1, #1
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7ff fc77 	bl	8001538 <LL_ADC_GetOffsetChannel>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	0e9b      	lsrs	r3, r3, #26
 8001c4e:	f003 021f 	and.w	r2, r3, #31
 8001c52:	e01e      	b.n	8001c92 <HAL_ADC_ConfigChannel+0x252>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	2101      	movs	r1, #1
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7ff fc6c 	bl	8001538 <LL_ADC_GetOffsetChannel>
 8001c60:	4603      	mov	r3, r0
 8001c62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001c6a:	fa93 f3a3 	rbit	r3, r3
 8001c6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8001c72:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001c76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8001c7a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d101      	bne.n	8001c86 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8001c82:	2320      	movs	r3, #32
 8001c84:	e004      	b.n	8001c90 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8001c86:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001c8a:	fab3 f383 	clz	r3, r3
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d105      	bne.n	8001caa <HAL_ADC_ConfigChannel+0x26a>
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	0e9b      	lsrs	r3, r3, #26
 8001ca4:	f003 031f 	and.w	r3, r3, #31
 8001ca8:	e018      	b.n	8001cdc <HAL_ADC_ConfigChannel+0x29c>
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001cb6:	fa93 f3a3 	rbit	r3, r3
 8001cba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8001cbe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001cc2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8001cc6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d101      	bne.n	8001cd2 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8001cce:	2320      	movs	r3, #32
 8001cd0:	e004      	b.n	8001cdc <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8001cd2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001cd6:	fab3 f383 	clz	r3, r3
 8001cda:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d106      	bne.n	8001cee <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	2101      	movs	r1, #1
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7ff fc3b 	bl	8001564 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	2102      	movs	r1, #2
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7ff fc1f 	bl	8001538 <LL_ADC_GetOffsetChannel>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d10a      	bne.n	8001d1a <HAL_ADC_ConfigChannel+0x2da>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2102      	movs	r1, #2
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7ff fc14 	bl	8001538 <LL_ADC_GetOffsetChannel>
 8001d10:	4603      	mov	r3, r0
 8001d12:	0e9b      	lsrs	r3, r3, #26
 8001d14:	f003 021f 	and.w	r2, r3, #31
 8001d18:	e01e      	b.n	8001d58 <HAL_ADC_ConfigChannel+0x318>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	2102      	movs	r1, #2
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7ff fc09 	bl	8001538 <LL_ADC_GetOffsetChannel>
 8001d26:	4603      	mov	r3, r0
 8001d28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001d30:	fa93 f3a3 	rbit	r3, r3
 8001d34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8001d38:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001d3c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8001d40:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d101      	bne.n	8001d4c <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8001d48:	2320      	movs	r3, #32
 8001d4a:	e004      	b.n	8001d56 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8001d4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001d50:	fab3 f383 	clz	r3, r3
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d105      	bne.n	8001d70 <HAL_ADC_ConfigChannel+0x330>
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	0e9b      	lsrs	r3, r3, #26
 8001d6a:	f003 031f 	and.w	r3, r3, #31
 8001d6e:	e014      	b.n	8001d9a <HAL_ADC_ConfigChannel+0x35a>
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d76:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001d78:	fa93 f3a3 	rbit	r3, r3
 8001d7c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8001d7e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001d80:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8001d84:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d101      	bne.n	8001d90 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8001d8c:	2320      	movs	r3, #32
 8001d8e:	e004      	b.n	8001d9a <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8001d90:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001d94:	fab3 f383 	clz	r3, r3
 8001d98:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d106      	bne.n	8001dac <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	2200      	movs	r2, #0
 8001da4:	2102      	movs	r1, #2
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7ff fbdc 	bl	8001564 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	2103      	movs	r1, #3
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7ff fbc0 	bl	8001538 <LL_ADC_GetOffsetChannel>
 8001db8:	4603      	mov	r3, r0
 8001dba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d10a      	bne.n	8001dd8 <HAL_ADC_ConfigChannel+0x398>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	2103      	movs	r1, #3
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff fbb5 	bl	8001538 <LL_ADC_GetOffsetChannel>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	0e9b      	lsrs	r3, r3, #26
 8001dd2:	f003 021f 	and.w	r2, r3, #31
 8001dd6:	e017      	b.n	8001e08 <HAL_ADC_ConfigChannel+0x3c8>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2103      	movs	r1, #3
 8001dde:	4618      	mov	r0, r3
 8001de0:	f7ff fbaa 	bl	8001538 <LL_ADC_GetOffsetChannel>
 8001de4:	4603      	mov	r3, r0
 8001de6:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001dea:	fa93 f3a3 	rbit	r3, r3
 8001dee:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8001df0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001df2:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8001df4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d101      	bne.n	8001dfe <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8001dfa:	2320      	movs	r3, #32
 8001dfc:	e003      	b.n	8001e06 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8001dfe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001e00:	fab3 f383 	clz	r3, r3
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d105      	bne.n	8001e20 <HAL_ADC_ConfigChannel+0x3e0>
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	0e9b      	lsrs	r3, r3, #26
 8001e1a:	f003 031f 	and.w	r3, r3, #31
 8001e1e:	e011      	b.n	8001e44 <HAL_ADC_ConfigChannel+0x404>
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e26:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001e28:	fa93 f3a3 	rbit	r3, r3
 8001e2c:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8001e2e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001e30:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8001e32:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d101      	bne.n	8001e3c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8001e38:	2320      	movs	r3, #32
 8001e3a:	e003      	b.n	8001e44 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8001e3c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001e3e:	fab3 f383 	clz	r3, r3
 8001e42:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d106      	bne.n	8001e56 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	2103      	movs	r1, #3
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7ff fb87 	bl	8001564 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f7ff fc66 	bl	800172c <LL_ADC_IsEnabled>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	f040 8140 	bne.w	80020e8 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6818      	ldr	r0, [r3, #0]
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	6819      	ldr	r1, [r3, #0]
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	461a      	mov	r2, r3
 8001e76:	f7ff fbe7 	bl	8001648 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	4a8f      	ldr	r2, [pc, #572]	@ (80020bc <HAL_ADC_ConfigChannel+0x67c>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	f040 8131 	bne.w	80020e8 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d10b      	bne.n	8001eae <HAL_ADC_ConfigChannel+0x46e>
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	0e9b      	lsrs	r3, r3, #26
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	f003 031f 	and.w	r3, r3, #31
 8001ea2:	2b09      	cmp	r3, #9
 8001ea4:	bf94      	ite	ls
 8001ea6:	2301      	movls	r3, #1
 8001ea8:	2300      	movhi	r3, #0
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	e019      	b.n	8001ee2 <HAL_ADC_ConfigChannel+0x4a2>
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001eb6:	fa93 f3a3 	rbit	r3, r3
 8001eba:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8001ebc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ebe:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8001ec0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d101      	bne.n	8001eca <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8001ec6:	2320      	movs	r3, #32
 8001ec8:	e003      	b.n	8001ed2 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8001eca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001ecc:	fab3 f383 	clz	r3, r3
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	3301      	adds	r3, #1
 8001ed4:	f003 031f 	and.w	r3, r3, #31
 8001ed8:	2b09      	cmp	r3, #9
 8001eda:	bf94      	ite	ls
 8001edc:	2301      	movls	r3, #1
 8001ede:	2300      	movhi	r3, #0
 8001ee0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d079      	beq.n	8001fda <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d107      	bne.n	8001f02 <HAL_ADC_ConfigChannel+0x4c2>
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	0e9b      	lsrs	r3, r3, #26
 8001ef8:	3301      	adds	r3, #1
 8001efa:	069b      	lsls	r3, r3, #26
 8001efc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001f00:	e015      	b.n	8001f2e <HAL_ADC_ConfigChannel+0x4ee>
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001f0a:	fa93 f3a3 	rbit	r3, r3
 8001f0e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8001f10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f12:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8001f14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d101      	bne.n	8001f1e <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8001f1a:	2320      	movs	r3, #32
 8001f1c:	e003      	b.n	8001f26 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8001f1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001f20:	fab3 f383 	clz	r3, r3
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	3301      	adds	r3, #1
 8001f28:	069b      	lsls	r3, r3, #26
 8001f2a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d109      	bne.n	8001f4e <HAL_ADC_ConfigChannel+0x50e>
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	0e9b      	lsrs	r3, r3, #26
 8001f40:	3301      	adds	r3, #1
 8001f42:	f003 031f 	and.w	r3, r3, #31
 8001f46:	2101      	movs	r1, #1
 8001f48:	fa01 f303 	lsl.w	r3, r1, r3
 8001f4c:	e017      	b.n	8001f7e <HAL_ADC_ConfigChannel+0x53e>
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f56:	fa93 f3a3 	rbit	r3, r3
 8001f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8001f5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f5e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8001f60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d101      	bne.n	8001f6a <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8001f66:	2320      	movs	r3, #32
 8001f68:	e003      	b.n	8001f72 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8001f6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f6c:	fab3 f383 	clz	r3, r3
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	3301      	adds	r3, #1
 8001f74:	f003 031f 	and.w	r3, r3, #31
 8001f78:	2101      	movs	r1, #1
 8001f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f7e:	ea42 0103 	orr.w	r1, r2, r3
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d10a      	bne.n	8001fa4 <HAL_ADC_ConfigChannel+0x564>
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	0e9b      	lsrs	r3, r3, #26
 8001f94:	3301      	adds	r3, #1
 8001f96:	f003 021f 	and.w	r2, r3, #31
 8001f9a:	4613      	mov	r3, r2
 8001f9c:	005b      	lsls	r3, r3, #1
 8001f9e:	4413      	add	r3, r2
 8001fa0:	051b      	lsls	r3, r3, #20
 8001fa2:	e018      	b.n	8001fd6 <HAL_ADC_ConfigChannel+0x596>
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001faa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001fac:	fa93 f3a3 	rbit	r3, r3
 8001fb0:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8001fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fb4:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8001fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d101      	bne.n	8001fc0 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8001fbc:	2320      	movs	r3, #32
 8001fbe:	e003      	b.n	8001fc8 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8001fc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fc2:	fab3 f383 	clz	r3, r3
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	3301      	adds	r3, #1
 8001fca:	f003 021f 	and.w	r2, r3, #31
 8001fce:	4613      	mov	r3, r2
 8001fd0:	005b      	lsls	r3, r3, #1
 8001fd2:	4413      	add	r3, r2
 8001fd4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001fd6:	430b      	orrs	r3, r1
 8001fd8:	e081      	b.n	80020de <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d107      	bne.n	8001ff6 <HAL_ADC_ConfigChannel+0x5b6>
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	0e9b      	lsrs	r3, r3, #26
 8001fec:	3301      	adds	r3, #1
 8001fee:	069b      	lsls	r3, r3, #26
 8001ff0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001ff4:	e015      	b.n	8002022 <HAL_ADC_ConfigChannel+0x5e2>
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ffe:	fa93 f3a3 	rbit	r3, r3
 8002002:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002006:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800200a:	2b00      	cmp	r3, #0
 800200c:	d101      	bne.n	8002012 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800200e:	2320      	movs	r3, #32
 8002010:	e003      	b.n	800201a <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8002012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002014:	fab3 f383 	clz	r3, r3
 8002018:	b2db      	uxtb	r3, r3
 800201a:	3301      	adds	r3, #1
 800201c:	069b      	lsls	r3, r3, #26
 800201e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800202a:	2b00      	cmp	r3, #0
 800202c:	d109      	bne.n	8002042 <HAL_ADC_ConfigChannel+0x602>
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	0e9b      	lsrs	r3, r3, #26
 8002034:	3301      	adds	r3, #1
 8002036:	f003 031f 	and.w	r3, r3, #31
 800203a:	2101      	movs	r1, #1
 800203c:	fa01 f303 	lsl.w	r3, r1, r3
 8002040:	e017      	b.n	8002072 <HAL_ADC_ConfigChannel+0x632>
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	fa93 f3a3 	rbit	r3, r3
 800204e:	61bb      	str	r3, [r7, #24]
  return result;
 8002050:	69bb      	ldr	r3, [r7, #24]
 8002052:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002054:	6a3b      	ldr	r3, [r7, #32]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d101      	bne.n	800205e <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 800205a:	2320      	movs	r3, #32
 800205c:	e003      	b.n	8002066 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800205e:	6a3b      	ldr	r3, [r7, #32]
 8002060:	fab3 f383 	clz	r3, r3
 8002064:	b2db      	uxtb	r3, r3
 8002066:	3301      	adds	r3, #1
 8002068:	f003 031f 	and.w	r3, r3, #31
 800206c:	2101      	movs	r1, #1
 800206e:	fa01 f303 	lsl.w	r3, r1, r3
 8002072:	ea42 0103 	orr.w	r1, r2, r3
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800207e:	2b00      	cmp	r3, #0
 8002080:	d10d      	bne.n	800209e <HAL_ADC_ConfigChannel+0x65e>
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	0e9b      	lsrs	r3, r3, #26
 8002088:	3301      	adds	r3, #1
 800208a:	f003 021f 	and.w	r2, r3, #31
 800208e:	4613      	mov	r3, r2
 8002090:	005b      	lsls	r3, r3, #1
 8002092:	4413      	add	r3, r2
 8002094:	3b1e      	subs	r3, #30
 8002096:	051b      	lsls	r3, r3, #20
 8002098:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800209c:	e01e      	b.n	80020dc <HAL_ADC_ConfigChannel+0x69c>
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	fa93 f3a3 	rbit	r3, r3
 80020aa:	60fb      	str	r3, [r7, #12]
  return result;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d104      	bne.n	80020c0 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 80020b6:	2320      	movs	r3, #32
 80020b8:	e006      	b.n	80020c8 <HAL_ADC_ConfigChannel+0x688>
 80020ba:	bf00      	nop
 80020bc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	fab3 f383 	clz	r3, r3
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	3301      	adds	r3, #1
 80020ca:	f003 021f 	and.w	r2, r3, #31
 80020ce:	4613      	mov	r3, r2
 80020d0:	005b      	lsls	r3, r3, #1
 80020d2:	4413      	add	r3, r2
 80020d4:	3b1e      	subs	r3, #30
 80020d6:	051b      	lsls	r3, r3, #20
 80020d8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80020dc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80020de:	683a      	ldr	r2, [r7, #0]
 80020e0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80020e2:	4619      	mov	r1, r3
 80020e4:	f7ff fa85 	bl	80015f2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	4b44      	ldr	r3, [pc, #272]	@ (8002200 <HAL_ADC_ConfigChannel+0x7c0>)
 80020ee:	4013      	ands	r3, r2
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d07a      	beq.n	80021ea <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80020f4:	4843      	ldr	r0, [pc, #268]	@ (8002204 <HAL_ADC_ConfigChannel+0x7c4>)
 80020f6:	f7ff f9ed 	bl	80014d4 <LL_ADC_GetCommonPathInternalCh>
 80020fa:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a41      	ldr	r2, [pc, #260]	@ (8002208 <HAL_ADC_ConfigChannel+0x7c8>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d12c      	bne.n	8002162 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002108:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800210c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002110:	2b00      	cmp	r3, #0
 8002112:	d126      	bne.n	8002162 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a3c      	ldr	r2, [pc, #240]	@ (800220c <HAL_ADC_ConfigChannel+0x7cc>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d004      	beq.n	8002128 <HAL_ADC_ConfigChannel+0x6e8>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a3b      	ldr	r2, [pc, #236]	@ (8002210 <HAL_ADC_ConfigChannel+0x7d0>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d15d      	bne.n	80021e4 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002128:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800212c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002130:	4619      	mov	r1, r3
 8002132:	4834      	ldr	r0, [pc, #208]	@ (8002204 <HAL_ADC_ConfigChannel+0x7c4>)
 8002134:	f7ff f9bb 	bl	80014ae <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002138:	4b36      	ldr	r3, [pc, #216]	@ (8002214 <HAL_ADC_ConfigChannel+0x7d4>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	099b      	lsrs	r3, r3, #6
 800213e:	4a36      	ldr	r2, [pc, #216]	@ (8002218 <HAL_ADC_ConfigChannel+0x7d8>)
 8002140:	fba2 2303 	umull	r2, r3, r2, r3
 8002144:	099b      	lsrs	r3, r3, #6
 8002146:	1c5a      	adds	r2, r3, #1
 8002148:	4613      	mov	r3, r2
 800214a:	005b      	lsls	r3, r3, #1
 800214c:	4413      	add	r3, r2
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002152:	e002      	b.n	800215a <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	3b01      	subs	r3, #1
 8002158:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d1f9      	bne.n	8002154 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002160:	e040      	b.n	80021e4 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a2d      	ldr	r2, [pc, #180]	@ (800221c <HAL_ADC_ConfigChannel+0x7dc>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d118      	bne.n	800219e <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800216c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002170:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002174:	2b00      	cmp	r3, #0
 8002176:	d112      	bne.n	800219e <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a23      	ldr	r2, [pc, #140]	@ (800220c <HAL_ADC_ConfigChannel+0x7cc>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d004      	beq.n	800218c <HAL_ADC_ConfigChannel+0x74c>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a22      	ldr	r2, [pc, #136]	@ (8002210 <HAL_ADC_ConfigChannel+0x7d0>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d12d      	bne.n	80021e8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800218c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002190:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002194:	4619      	mov	r1, r3
 8002196:	481b      	ldr	r0, [pc, #108]	@ (8002204 <HAL_ADC_ConfigChannel+0x7c4>)
 8002198:	f7ff f989 	bl	80014ae <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800219c:	e024      	b.n	80021e8 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a1f      	ldr	r2, [pc, #124]	@ (8002220 <HAL_ADC_ConfigChannel+0x7e0>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d120      	bne.n	80021ea <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80021a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80021ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d11a      	bne.n	80021ea <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a14      	ldr	r2, [pc, #80]	@ (800220c <HAL_ADC_ConfigChannel+0x7cc>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d115      	bne.n	80021ea <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80021be:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80021c2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80021c6:	4619      	mov	r1, r3
 80021c8:	480e      	ldr	r0, [pc, #56]	@ (8002204 <HAL_ADC_ConfigChannel+0x7c4>)
 80021ca:	f7ff f970 	bl	80014ae <LL_ADC_SetCommonPathInternalCh>
 80021ce:	e00c      	b.n	80021ea <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021d4:	f043 0220 	orr.w	r2, r3, #32
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80021e2:	e002      	b.n	80021ea <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80021e4:	bf00      	nop
 80021e6:	e000      	b.n	80021ea <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80021e8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2200      	movs	r2, #0
 80021ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80021f2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	37d8      	adds	r7, #216	@ 0xd8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	80080000 	.word	0x80080000
 8002204:	50040300 	.word	0x50040300
 8002208:	c7520000 	.word	0xc7520000
 800220c:	50040000 	.word	0x50040000
 8002210:	50040200 	.word	0x50040200
 8002214:	2000000c 	.word	0x2000000c
 8002218:	053e2d63 	.word	0x053e2d63
 800221c:	cb840000 	.word	0xcb840000
 8002220:	80000001 	.word	0x80000001

08002224 <LL_ADC_IsEnabled>:
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f003 0301 	and.w	r3, r3, #1
 8002234:	2b01      	cmp	r3, #1
 8002236:	d101      	bne.n	800223c <LL_ADC_IsEnabled+0x18>
 8002238:	2301      	movs	r3, #1
 800223a:	e000      	b.n	800223e <LL_ADC_IsEnabled+0x1a>
 800223c:	2300      	movs	r3, #0
}
 800223e:	4618      	mov	r0, r3
 8002240:	370c      	adds	r7, #12
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr

0800224a <LL_ADC_REG_IsConversionOngoing>:
{
 800224a:	b480      	push	{r7}
 800224c:	b083      	sub	sp, #12
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	f003 0304 	and.w	r3, r3, #4
 800225a:	2b04      	cmp	r3, #4
 800225c:	d101      	bne.n	8002262 <LL_ADC_REG_IsConversionOngoing+0x18>
 800225e:	2301      	movs	r3, #1
 8002260:	e000      	b.n	8002264 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002262:	2300      	movs	r3, #0
}
 8002264:	4618      	mov	r0, r3
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002270:	b590      	push	{r4, r7, lr}
 8002272:	b09f      	sub	sp, #124	@ 0x7c
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800227a:	2300      	movs	r3, #0
 800227c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002286:	2b01      	cmp	r3, #1
 8002288:	d101      	bne.n	800228e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800228a:	2302      	movs	r3, #2
 800228c:	e093      	b.n	80023b6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2201      	movs	r2, #1
 8002292:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002296:	2300      	movs	r3, #0
 8002298:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800229a:	2300      	movs	r3, #0
 800229c:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a47      	ldr	r2, [pc, #284]	@ (80023c0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d102      	bne.n	80022ae <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80022a8:	4b46      	ldr	r3, [pc, #280]	@ (80023c4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80022aa:	60bb      	str	r3, [r7, #8]
 80022ac:	e001      	b.n	80022b2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80022ae:	2300      	movs	r3, #0
 80022b0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d10b      	bne.n	80022d0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022bc:	f043 0220 	orr.w	r2, r3, #32
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2200      	movs	r2, #0
 80022c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80022cc:	2301      	movs	r3, #1
 80022ce:	e072      	b.n	80023b6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7ff ffb9 	bl	800224a <LL_ADC_REG_IsConversionOngoing>
 80022d8:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4618      	mov	r0, r3
 80022e0:	f7ff ffb3 	bl	800224a <LL_ADC_REG_IsConversionOngoing>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d154      	bne.n	8002394 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80022ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d151      	bne.n	8002394 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80022f0:	4b35      	ldr	r3, [pc, #212]	@ (80023c8 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80022f2:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d02c      	beq.n	8002356 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80022fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	6859      	ldr	r1, [r3, #4]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800230e:	035b      	lsls	r3, r3, #13
 8002310:	430b      	orrs	r3, r1
 8002312:	431a      	orrs	r2, r3
 8002314:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002316:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002318:	4829      	ldr	r0, [pc, #164]	@ (80023c0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800231a:	f7ff ff83 	bl	8002224 <LL_ADC_IsEnabled>
 800231e:	4604      	mov	r4, r0
 8002320:	4828      	ldr	r0, [pc, #160]	@ (80023c4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002322:	f7ff ff7f 	bl	8002224 <LL_ADC_IsEnabled>
 8002326:	4603      	mov	r3, r0
 8002328:	431c      	orrs	r4, r3
 800232a:	4828      	ldr	r0, [pc, #160]	@ (80023cc <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800232c:	f7ff ff7a 	bl	8002224 <LL_ADC_IsEnabled>
 8002330:	4603      	mov	r3, r0
 8002332:	4323      	orrs	r3, r4
 8002334:	2b00      	cmp	r3, #0
 8002336:	d137      	bne.n	80023a8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002338:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002340:	f023 030f 	bic.w	r3, r3, #15
 8002344:	683a      	ldr	r2, [r7, #0]
 8002346:	6811      	ldr	r1, [r2, #0]
 8002348:	683a      	ldr	r2, [r7, #0]
 800234a:	6892      	ldr	r2, [r2, #8]
 800234c:	430a      	orrs	r2, r1
 800234e:	431a      	orrs	r2, r3
 8002350:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002352:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002354:	e028      	b.n	80023a8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002356:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800235e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002360:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002362:	4817      	ldr	r0, [pc, #92]	@ (80023c0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002364:	f7ff ff5e 	bl	8002224 <LL_ADC_IsEnabled>
 8002368:	4604      	mov	r4, r0
 800236a:	4816      	ldr	r0, [pc, #88]	@ (80023c4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800236c:	f7ff ff5a 	bl	8002224 <LL_ADC_IsEnabled>
 8002370:	4603      	mov	r3, r0
 8002372:	431c      	orrs	r4, r3
 8002374:	4815      	ldr	r0, [pc, #84]	@ (80023cc <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002376:	f7ff ff55 	bl	8002224 <LL_ADC_IsEnabled>
 800237a:	4603      	mov	r3, r0
 800237c:	4323      	orrs	r3, r4
 800237e:	2b00      	cmp	r3, #0
 8002380:	d112      	bne.n	80023a8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002382:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800238a:	f023 030f 	bic.w	r3, r3, #15
 800238e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002390:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002392:	e009      	b.n	80023a8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002398:	f043 0220 	orr.w	r2, r3, #32
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80023a6:	e000      	b.n	80023aa <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80023a8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2200      	movs	r2, #0
 80023ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80023b2:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	377c      	adds	r7, #124	@ 0x7c
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd90      	pop	{r4, r7, pc}
 80023be:	bf00      	nop
 80023c0:	50040000 	.word	0x50040000
 80023c4:	50040100 	.word	0x50040100
 80023c8:	50040300 	.word	0x50040300
 80023cc:	50040200 	.word	0x50040200

080023d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b085      	sub	sp, #20
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f003 0307 	and.w	r3, r3, #7
 80023de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002414 <__NVIC_SetPriorityGrouping+0x44>)
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023e6:	68ba      	ldr	r2, [r7, #8]
 80023e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023ec:	4013      	ands	r3, r2
 80023ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80023fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002400:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002402:	4a04      	ldr	r2, [pc, #16]	@ (8002414 <__NVIC_SetPriorityGrouping+0x44>)
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	60d3      	str	r3, [r2, #12]
}
 8002408:	bf00      	nop
 800240a:	3714      	adds	r7, #20
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr
 8002414:	e000ed00 	.word	0xe000ed00

08002418 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800241c:	4b04      	ldr	r3, [pc, #16]	@ (8002430 <__NVIC_GetPriorityGrouping+0x18>)
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	0a1b      	lsrs	r3, r3, #8
 8002422:	f003 0307 	and.w	r3, r3, #7
}
 8002426:	4618      	mov	r0, r3
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr
 8002430:	e000ed00 	.word	0xe000ed00

08002434 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	4603      	mov	r3, r0
 800243c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800243e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002442:	2b00      	cmp	r3, #0
 8002444:	db0b      	blt.n	800245e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002446:	79fb      	ldrb	r3, [r7, #7]
 8002448:	f003 021f 	and.w	r2, r3, #31
 800244c:	4907      	ldr	r1, [pc, #28]	@ (800246c <__NVIC_EnableIRQ+0x38>)
 800244e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002452:	095b      	lsrs	r3, r3, #5
 8002454:	2001      	movs	r0, #1
 8002456:	fa00 f202 	lsl.w	r2, r0, r2
 800245a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800245e:	bf00      	nop
 8002460:	370c      	adds	r7, #12
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	e000e100 	.word	0xe000e100

08002470 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	4603      	mov	r3, r0
 8002478:	6039      	str	r1, [r7, #0]
 800247a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800247c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002480:	2b00      	cmp	r3, #0
 8002482:	db0a      	blt.n	800249a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	b2da      	uxtb	r2, r3
 8002488:	490c      	ldr	r1, [pc, #48]	@ (80024bc <__NVIC_SetPriority+0x4c>)
 800248a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800248e:	0112      	lsls	r2, r2, #4
 8002490:	b2d2      	uxtb	r2, r2
 8002492:	440b      	add	r3, r1
 8002494:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002498:	e00a      	b.n	80024b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	b2da      	uxtb	r2, r3
 800249e:	4908      	ldr	r1, [pc, #32]	@ (80024c0 <__NVIC_SetPriority+0x50>)
 80024a0:	79fb      	ldrb	r3, [r7, #7]
 80024a2:	f003 030f 	and.w	r3, r3, #15
 80024a6:	3b04      	subs	r3, #4
 80024a8:	0112      	lsls	r2, r2, #4
 80024aa:	b2d2      	uxtb	r2, r2
 80024ac:	440b      	add	r3, r1
 80024ae:	761a      	strb	r2, [r3, #24]
}
 80024b0:	bf00      	nop
 80024b2:	370c      	adds	r7, #12
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr
 80024bc:	e000e100 	.word	0xe000e100
 80024c0:	e000ed00 	.word	0xe000ed00

080024c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b089      	sub	sp, #36	@ 0x24
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	60f8      	str	r0, [r7, #12]
 80024cc:	60b9      	str	r1, [r7, #8]
 80024ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f003 0307 	and.w	r3, r3, #7
 80024d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024d8:	69fb      	ldr	r3, [r7, #28]
 80024da:	f1c3 0307 	rsb	r3, r3, #7
 80024de:	2b04      	cmp	r3, #4
 80024e0:	bf28      	it	cs
 80024e2:	2304      	movcs	r3, #4
 80024e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	3304      	adds	r3, #4
 80024ea:	2b06      	cmp	r3, #6
 80024ec:	d902      	bls.n	80024f4 <NVIC_EncodePriority+0x30>
 80024ee:	69fb      	ldr	r3, [r7, #28]
 80024f0:	3b03      	subs	r3, #3
 80024f2:	e000      	b.n	80024f6 <NVIC_EncodePriority+0x32>
 80024f4:	2300      	movs	r3, #0
 80024f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024f8:	f04f 32ff 	mov.w	r2, #4294967295
 80024fc:	69bb      	ldr	r3, [r7, #24]
 80024fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002502:	43da      	mvns	r2, r3
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	401a      	ands	r2, r3
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800250c:	f04f 31ff 	mov.w	r1, #4294967295
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	fa01 f303 	lsl.w	r3, r1, r3
 8002516:	43d9      	mvns	r1, r3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800251c:	4313      	orrs	r3, r2
         );
}
 800251e:	4618      	mov	r0, r3
 8002520:	3724      	adds	r7, #36	@ 0x24
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr
	...

0800252c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b082      	sub	sp, #8
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	3b01      	subs	r3, #1
 8002538:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800253c:	d301      	bcc.n	8002542 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800253e:	2301      	movs	r3, #1
 8002540:	e00f      	b.n	8002562 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002542:	4a0a      	ldr	r2, [pc, #40]	@ (800256c <SysTick_Config+0x40>)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	3b01      	subs	r3, #1
 8002548:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800254a:	210f      	movs	r1, #15
 800254c:	f04f 30ff 	mov.w	r0, #4294967295
 8002550:	f7ff ff8e 	bl	8002470 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002554:	4b05      	ldr	r3, [pc, #20]	@ (800256c <SysTick_Config+0x40>)
 8002556:	2200      	movs	r2, #0
 8002558:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800255a:	4b04      	ldr	r3, [pc, #16]	@ (800256c <SysTick_Config+0x40>)
 800255c:	2207      	movs	r2, #7
 800255e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002560:	2300      	movs	r3, #0
}
 8002562:	4618      	mov	r0, r3
 8002564:	3708      	adds	r7, #8
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	e000e010 	.word	0xe000e010

08002570 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002578:	6878      	ldr	r0, [r7, #4]
 800257a:	f7ff ff29 	bl	80023d0 <__NVIC_SetPriorityGrouping>
}
 800257e:	bf00      	nop
 8002580:	3708      	adds	r7, #8
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}

08002586 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002586:	b580      	push	{r7, lr}
 8002588:	b086      	sub	sp, #24
 800258a:	af00      	add	r7, sp, #0
 800258c:	4603      	mov	r3, r0
 800258e:	60b9      	str	r1, [r7, #8]
 8002590:	607a      	str	r2, [r7, #4]
 8002592:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002594:	2300      	movs	r3, #0
 8002596:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002598:	f7ff ff3e 	bl	8002418 <__NVIC_GetPriorityGrouping>
 800259c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800259e:	687a      	ldr	r2, [r7, #4]
 80025a0:	68b9      	ldr	r1, [r7, #8]
 80025a2:	6978      	ldr	r0, [r7, #20]
 80025a4:	f7ff ff8e 	bl	80024c4 <NVIC_EncodePriority>
 80025a8:	4602      	mov	r2, r0
 80025aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025ae:	4611      	mov	r1, r2
 80025b0:	4618      	mov	r0, r3
 80025b2:	f7ff ff5d 	bl	8002470 <__NVIC_SetPriority>
}
 80025b6:	bf00      	nop
 80025b8:	3718      	adds	r7, #24
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}

080025be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025be:	b580      	push	{r7, lr}
 80025c0:	b082      	sub	sp, #8
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	4603      	mov	r3, r0
 80025c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff ff31 	bl	8002434 <__NVIC_EnableIRQ>
}
 80025d2:	bf00      	nop
 80025d4:	3708      	adds	r7, #8
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}

080025da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025da:	b580      	push	{r7, lr}
 80025dc:	b082      	sub	sp, #8
 80025de:	af00      	add	r7, sp, #0
 80025e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f7ff ffa2 	bl	800252c <SysTick_Config>
 80025e8:	4603      	mov	r3, r0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b082      	sub	sp, #8
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d101      	bne.n	8002604 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e014      	b.n	800262e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	791b      	ldrb	r3, [r3, #4]
 8002608:	b2db      	uxtb	r3, r3
 800260a:	2b00      	cmp	r3, #0
 800260c:	d105      	bne.n	800261a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2200      	movs	r2, #0
 8002612:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002614:	6878      	ldr	r0, [r7, #4]
 8002616:	f7fe fce7 	bl	8000fe8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2202      	movs	r2, #2
 800261e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2201      	movs	r2, #1
 800262a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800262c:	2300      	movs	r3, #0
}
 800262e:	4618      	mov	r0, r3
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}

08002636 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002636:	b580      	push	{r7, lr}
 8002638:	b088      	sub	sp, #32
 800263a:	af00      	add	r7, sp, #0
 800263c:	60f8      	str	r0, [r7, #12]
 800263e:	60b9      	str	r1, [r7, #8]
 8002640:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8002642:	2300      	movs	r3, #0
 8002644:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	795b      	ldrb	r3, [r3, #5]
 800264a:	2b01      	cmp	r3, #1
 800264c:	d101      	bne.n	8002652 <HAL_DAC_ConfigChannel+0x1c>
 800264e:	2302      	movs	r3, #2
 8002650:	e114      	b.n	800287c <HAL_DAC_ConfigChannel+0x246>
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	2201      	movs	r2, #1
 8002656:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2202      	movs	r2, #2
 800265c:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	2b04      	cmp	r3, #4
 8002664:	f040 8081 	bne.w	800276a <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002668:	f7fe fede 	bl	8001428 <HAL_GetTick>
 800266c:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d140      	bne.n	80026f6 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002674:	e018      	b.n	80026a8 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002676:	f7fe fed7 	bl	8001428 <HAL_GetTick>
 800267a:	4602      	mov	r2, r0
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	2b01      	cmp	r3, #1
 8002682:	d911      	bls.n	80026a8 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800268a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d00a      	beq.n	80026a8 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	691b      	ldr	r3, [r3, #16]
 8002696:	f043 0208 	orr.w	r2, r3, #8
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2203      	movs	r2, #3
 80026a2:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80026a4:	2303      	movs	r3, #3
 80026a6:	e0e9      	b.n	800287c <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026ae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d1df      	bne.n	8002676 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 80026b6:	2001      	movs	r0, #1
 80026b8:	f7fe fec2 	bl	8001440 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	68ba      	ldr	r2, [r7, #8]
 80026c2:	6992      	ldr	r2, [r2, #24]
 80026c4:	641a      	str	r2, [r3, #64]	@ 0x40
 80026c6:	e023      	b.n	8002710 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80026c8:	f7fe feae 	bl	8001428 <HAL_GetTick>
 80026cc:	4602      	mov	r2, r0
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d90f      	bls.n	80026f6 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026dc:	2b00      	cmp	r3, #0
 80026de:	da0a      	bge.n	80026f6 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	691b      	ldr	r3, [r3, #16]
 80026e4:	f043 0208 	orr.w	r2, r3, #8
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	2203      	movs	r2, #3
 80026f0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e0c2      	b.n	800287c <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	dbe3      	blt.n	80026c8 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8002700:	2001      	movs	r0, #1
 8002702:	f7fe fe9d 	bl	8001440 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	68ba      	ldr	r2, [r7, #8]
 800270c:	6992      	ldr	r2, [r2, #24]
 800270e:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f003 0310 	and.w	r3, r3, #16
 800271c:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8002720:	fa01 f303 	lsl.w	r3, r1, r3
 8002724:	43db      	mvns	r3, r3
 8002726:	ea02 0103 	and.w	r1, r2, r3
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	69da      	ldr	r2, [r3, #28]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	f003 0310 	and.w	r3, r3, #16
 8002734:	409a      	lsls	r2, r3
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	430a      	orrs	r2, r1
 800273c:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	f003 0310 	and.w	r3, r3, #16
 800274a:	21ff      	movs	r1, #255	@ 0xff
 800274c:	fa01 f303 	lsl.w	r3, r1, r3
 8002750:	43db      	mvns	r3, r3
 8002752:	ea02 0103 	and.w	r1, r2, r3
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	6a1a      	ldr	r2, [r3, #32]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	f003 0310 	and.w	r3, r3, #16
 8002760:	409a      	lsls	r2, r3
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	430a      	orrs	r2, r1
 8002768:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	691b      	ldr	r3, [r3, #16]
 800276e:	2b01      	cmp	r3, #1
 8002770:	d11d      	bne.n	80027ae <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002778:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	f003 0310 	and.w	r3, r3, #16
 8002780:	221f      	movs	r2, #31
 8002782:	fa02 f303 	lsl.w	r3, r2, r3
 8002786:	43db      	mvns	r3, r3
 8002788:	69ba      	ldr	r2, [r7, #24]
 800278a:	4013      	ands	r3, r2
 800278c:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	695b      	ldr	r3, [r3, #20]
 8002792:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f003 0310 	and.w	r3, r3, #16
 800279a:	697a      	ldr	r2, [r7, #20]
 800279c:	fa02 f303 	lsl.w	r3, r2, r3
 80027a0:	69ba      	ldr	r2, [r7, #24]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	69ba      	ldr	r2, [r7, #24]
 80027ac:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027b4:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	f003 0310 	and.w	r3, r3, #16
 80027bc:	2207      	movs	r2, #7
 80027be:	fa02 f303 	lsl.w	r3, r2, r3
 80027c2:	43db      	mvns	r3, r3
 80027c4:	69ba      	ldr	r2, [r7, #24]
 80027c6:	4013      	ands	r3, r2
 80027c8:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	431a      	orrs	r2, r3
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	4313      	orrs	r3, r2
 80027da:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f003 0310 	and.w	r3, r3, #16
 80027e2:	697a      	ldr	r2, [r7, #20]
 80027e4:	fa02 f303 	lsl.w	r3, r2, r3
 80027e8:	69ba      	ldr	r2, [r7, #24]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	69ba      	ldr	r2, [r7, #24]
 80027f4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	6819      	ldr	r1, [r3, #0]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	f003 0310 	and.w	r3, r3, #16
 8002802:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002806:	fa02 f303 	lsl.w	r3, r2, r3
 800280a:	43da      	mvns	r2, r3
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	400a      	ands	r2, r1
 8002812:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	f003 0310 	and.w	r3, r3, #16
 8002822:	f640 72fc 	movw	r2, #4092	@ 0xffc
 8002826:	fa02 f303 	lsl.w	r3, r2, r3
 800282a:	43db      	mvns	r3, r3
 800282c:	69ba      	ldr	r2, [r7, #24]
 800282e:	4013      	ands	r3, r2
 8002830:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	f003 0310 	and.w	r3, r3, #16
 800283e:	697a      	ldr	r2, [r7, #20]
 8002840:	fa02 f303 	lsl.w	r3, r2, r3
 8002844:	69ba      	ldr	r2, [r7, #24]
 8002846:	4313      	orrs	r3, r2
 8002848:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	69ba      	ldr	r2, [r7, #24]
 8002850:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	6819      	ldr	r1, [r3, #0]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f003 0310 	and.w	r3, r3, #16
 800285e:	22c0      	movs	r2, #192	@ 0xc0
 8002860:	fa02 f303 	lsl.w	r3, r2, r3
 8002864:	43da      	mvns	r2, r3
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	400a      	ands	r2, r1
 800286c:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2201      	movs	r2, #1
 8002872:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2200      	movs	r2, #0
 8002878:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800287a:	2300      	movs	r3, #0
}
 800287c:	4618      	mov	r0, r3
 800287e:	3720      	adds	r7, #32
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}

08002884 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002884:	b480      	push	{r7}
 8002886:	b085      	sub	sp, #20
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d101      	bne.n	8002896 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e098      	b.n	80029c8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	461a      	mov	r2, r3
 800289c:	4b4d      	ldr	r3, [pc, #308]	@ (80029d4 <HAL_DMA_Init+0x150>)
 800289e:	429a      	cmp	r2, r3
 80028a0:	d80f      	bhi.n	80028c2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	461a      	mov	r2, r3
 80028a8:	4b4b      	ldr	r3, [pc, #300]	@ (80029d8 <HAL_DMA_Init+0x154>)
 80028aa:	4413      	add	r3, r2
 80028ac:	4a4b      	ldr	r2, [pc, #300]	@ (80029dc <HAL_DMA_Init+0x158>)
 80028ae:	fba2 2303 	umull	r2, r3, r2, r3
 80028b2:	091b      	lsrs	r3, r3, #4
 80028b4:	009a      	lsls	r2, r3, #2
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a48      	ldr	r2, [pc, #288]	@ (80029e0 <HAL_DMA_Init+0x15c>)
 80028be:	641a      	str	r2, [r3, #64]	@ 0x40
 80028c0:	e00e      	b.n	80028e0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	461a      	mov	r2, r3
 80028c8:	4b46      	ldr	r3, [pc, #280]	@ (80029e4 <HAL_DMA_Init+0x160>)
 80028ca:	4413      	add	r3, r2
 80028cc:	4a43      	ldr	r2, [pc, #268]	@ (80029dc <HAL_DMA_Init+0x158>)
 80028ce:	fba2 2303 	umull	r2, r3, r2, r3
 80028d2:	091b      	lsrs	r3, r3, #4
 80028d4:	009a      	lsls	r2, r3, #2
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a42      	ldr	r2, [pc, #264]	@ (80029e8 <HAL_DMA_Init+0x164>)
 80028de:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2202      	movs	r2, #2
 80028e4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80028f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80028fa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002904:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	691b      	ldr	r3, [r3, #16]
 800290a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002910:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	699b      	ldr	r3, [r3, #24]
 8002916:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800291c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6a1b      	ldr	r3, [r3, #32]
 8002922:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002924:	68fa      	ldr	r2, [r7, #12]
 8002926:	4313      	orrs	r3, r2
 8002928:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	68fa      	ldr	r2, [r7, #12]
 8002930:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800293a:	d039      	beq.n	80029b0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002940:	4a27      	ldr	r2, [pc, #156]	@ (80029e0 <HAL_DMA_Init+0x15c>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d11a      	bne.n	800297c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002946:	4b29      	ldr	r3, [pc, #164]	@ (80029ec <HAL_DMA_Init+0x168>)
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800294e:	f003 031c 	and.w	r3, r3, #28
 8002952:	210f      	movs	r1, #15
 8002954:	fa01 f303 	lsl.w	r3, r1, r3
 8002958:	43db      	mvns	r3, r3
 800295a:	4924      	ldr	r1, [pc, #144]	@ (80029ec <HAL_DMA_Init+0x168>)
 800295c:	4013      	ands	r3, r2
 800295e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002960:	4b22      	ldr	r3, [pc, #136]	@ (80029ec <HAL_DMA_Init+0x168>)
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6859      	ldr	r1, [r3, #4]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800296c:	f003 031c 	and.w	r3, r3, #28
 8002970:	fa01 f303 	lsl.w	r3, r1, r3
 8002974:	491d      	ldr	r1, [pc, #116]	@ (80029ec <HAL_DMA_Init+0x168>)
 8002976:	4313      	orrs	r3, r2
 8002978:	600b      	str	r3, [r1, #0]
 800297a:	e019      	b.n	80029b0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800297c:	4b1c      	ldr	r3, [pc, #112]	@ (80029f0 <HAL_DMA_Init+0x16c>)
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002984:	f003 031c 	and.w	r3, r3, #28
 8002988:	210f      	movs	r1, #15
 800298a:	fa01 f303 	lsl.w	r3, r1, r3
 800298e:	43db      	mvns	r3, r3
 8002990:	4917      	ldr	r1, [pc, #92]	@ (80029f0 <HAL_DMA_Init+0x16c>)
 8002992:	4013      	ands	r3, r2
 8002994:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002996:	4b16      	ldr	r3, [pc, #88]	@ (80029f0 <HAL_DMA_Init+0x16c>)
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6859      	ldr	r1, [r3, #4]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a2:	f003 031c 	and.w	r3, r3, #28
 80029a6:	fa01 f303 	lsl.w	r3, r1, r3
 80029aa:	4911      	ldr	r1, [pc, #68]	@ (80029f0 <HAL_DMA_Init+0x16c>)
 80029ac:	4313      	orrs	r3, r2
 80029ae:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2200      	movs	r2, #0
 80029b4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2201      	movs	r2, #1
 80029ba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80029c6:	2300      	movs	r3, #0
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3714      	adds	r7, #20
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr
 80029d4:	40020407 	.word	0x40020407
 80029d8:	bffdfff8 	.word	0xbffdfff8
 80029dc:	cccccccd 	.word	0xcccccccd
 80029e0:	40020000 	.word	0x40020000
 80029e4:	bffdfbf8 	.word	0xbffdfbf8
 80029e8:	40020400 	.word	0x40020400
 80029ec:	400200a8 	.word	0x400200a8
 80029f0:	400204a8 	.word	0x400204a8

080029f4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a10:	f003 031c 	and.w	r3, r3, #28
 8002a14:	2204      	movs	r2, #4
 8002a16:	409a      	lsls	r2, r3
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d026      	beq.n	8002a6e <HAL_DMA_IRQHandler+0x7a>
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	f003 0304 	and.w	r3, r3, #4
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d021      	beq.n	8002a6e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0320 	and.w	r3, r3, #32
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d107      	bne.n	8002a48 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f022 0204 	bic.w	r2, r2, #4
 8002a46:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a4c:	f003 021c 	and.w	r2, r3, #28
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a54:	2104      	movs	r1, #4
 8002a56:	fa01 f202 	lsl.w	r2, r1, r2
 8002a5a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d071      	beq.n	8002b48 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002a6c:	e06c      	b.n	8002b48 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a72:	f003 031c 	and.w	r3, r3, #28
 8002a76:	2202      	movs	r2, #2
 8002a78:	409a      	lsls	r2, r3
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d02e      	beq.n	8002ae0 <HAL_DMA_IRQHandler+0xec>
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	f003 0302 	and.w	r3, r3, #2
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d029      	beq.n	8002ae0 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0320 	and.w	r3, r3, #32
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d10b      	bne.n	8002ab2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f022 020a 	bic.w	r2, r2, #10
 8002aa8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2201      	movs	r2, #1
 8002aae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ab6:	f003 021c 	and.w	r2, r3, #28
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002abe:	2102      	movs	r1, #2
 8002ac0:	fa01 f202 	lsl.w	r2, r1, r2
 8002ac4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d038      	beq.n	8002b48 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002ade:	e033      	b.n	8002b48 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ae4:	f003 031c 	and.w	r3, r3, #28
 8002ae8:	2208      	movs	r2, #8
 8002aea:	409a      	lsls	r2, r3
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	4013      	ands	r3, r2
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d02a      	beq.n	8002b4a <HAL_DMA_IRQHandler+0x156>
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	f003 0308 	and.w	r3, r3, #8
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d025      	beq.n	8002b4a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f022 020e 	bic.w	r2, r2, #14
 8002b0c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b12:	f003 021c 	and.w	r2, r3, #28
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b1a:	2101      	movs	r1, #1
 8002b1c:	fa01 f202 	lsl.w	r2, r1, r2
 8002b20:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2201      	movs	r2, #1
 8002b26:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2200      	movs	r2, #0
 8002b34:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d004      	beq.n	8002b4a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002b48:	bf00      	nop
 8002b4a:	bf00      	nop
}
 8002b4c:	3710      	adds	r7, #16
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
	...

08002b54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b087      	sub	sp, #28
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b62:	e17f      	b.n	8002e64 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	2101      	movs	r1, #1
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b70:	4013      	ands	r3, r2
 8002b72:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	f000 8171 	beq.w	8002e5e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	f003 0303 	and.w	r3, r3, #3
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d005      	beq.n	8002b94 <HAL_GPIO_Init+0x40>
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f003 0303 	and.w	r3, r3, #3
 8002b90:	2b02      	cmp	r3, #2
 8002b92:	d130      	bne.n	8002bf6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	005b      	lsls	r3, r3, #1
 8002b9e:	2203      	movs	r2, #3
 8002ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba4:	43db      	mvns	r3, r3
 8002ba6:	693a      	ldr	r2, [r7, #16]
 8002ba8:	4013      	ands	r3, r2
 8002baa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	68da      	ldr	r2, [r3, #12]
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	005b      	lsls	r3, r3, #1
 8002bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb8:	693a      	ldr	r2, [r7, #16]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	693a      	ldr	r2, [r7, #16]
 8002bc2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002bca:	2201      	movs	r2, #1
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd2:	43db      	mvns	r3, r3
 8002bd4:	693a      	ldr	r2, [r7, #16]
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	091b      	lsrs	r3, r3, #4
 8002be0:	f003 0201 	and.w	r2, r3, #1
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bea:	693a      	ldr	r2, [r7, #16]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	693a      	ldr	r2, [r7, #16]
 8002bf4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f003 0303 	and.w	r3, r3, #3
 8002bfe:	2b03      	cmp	r3, #3
 8002c00:	d118      	bne.n	8002c34 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c06:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002c08:	2201      	movs	r2, #1
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c10:	43db      	mvns	r3, r3
 8002c12:	693a      	ldr	r2, [r7, #16]
 8002c14:	4013      	ands	r3, r2
 8002c16:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	08db      	lsrs	r3, r3, #3
 8002c1e:	f003 0201 	and.w	r2, r3, #1
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	fa02 f303 	lsl.w	r3, r2, r3
 8002c28:	693a      	ldr	r2, [r7, #16]
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	693a      	ldr	r2, [r7, #16]
 8002c32:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f003 0303 	and.w	r3, r3, #3
 8002c3c:	2b03      	cmp	r3, #3
 8002c3e:	d017      	beq.n	8002c70 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	005b      	lsls	r3, r3, #1
 8002c4a:	2203      	movs	r2, #3
 8002c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c50:	43db      	mvns	r3, r3
 8002c52:	693a      	ldr	r2, [r7, #16]
 8002c54:	4013      	ands	r3, r2
 8002c56:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	689a      	ldr	r2, [r3, #8]
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	005b      	lsls	r3, r3, #1
 8002c60:	fa02 f303 	lsl.w	r3, r2, r3
 8002c64:	693a      	ldr	r2, [r7, #16]
 8002c66:	4313      	orrs	r3, r2
 8002c68:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	693a      	ldr	r2, [r7, #16]
 8002c6e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f003 0303 	and.w	r3, r3, #3
 8002c78:	2b02      	cmp	r3, #2
 8002c7a:	d123      	bne.n	8002cc4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	08da      	lsrs	r2, r3, #3
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	3208      	adds	r2, #8
 8002c84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c88:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	f003 0307 	and.w	r3, r3, #7
 8002c90:	009b      	lsls	r3, r3, #2
 8002c92:	220f      	movs	r2, #15
 8002c94:	fa02 f303 	lsl.w	r3, r2, r3
 8002c98:	43db      	mvns	r3, r3
 8002c9a:	693a      	ldr	r2, [r7, #16]
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	691a      	ldr	r2, [r3, #16]
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	f003 0307 	and.w	r3, r3, #7
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb0:	693a      	ldr	r2, [r7, #16]
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	08da      	lsrs	r2, r3, #3
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	3208      	adds	r2, #8
 8002cbe:	6939      	ldr	r1, [r7, #16]
 8002cc0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	005b      	lsls	r3, r3, #1
 8002cce:	2203      	movs	r2, #3
 8002cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd4:	43db      	mvns	r3, r3
 8002cd6:	693a      	ldr	r2, [r7, #16]
 8002cd8:	4013      	ands	r3, r2
 8002cda:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	f003 0203 	and.w	r2, r3, #3
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	005b      	lsls	r3, r3, #1
 8002ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cec:	693a      	ldr	r2, [r7, #16]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	693a      	ldr	r2, [r7, #16]
 8002cf6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	f000 80ac 	beq.w	8002e5e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d06:	4b5f      	ldr	r3, [pc, #380]	@ (8002e84 <HAL_GPIO_Init+0x330>)
 8002d08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d0a:	4a5e      	ldr	r2, [pc, #376]	@ (8002e84 <HAL_GPIO_Init+0x330>)
 8002d0c:	f043 0301 	orr.w	r3, r3, #1
 8002d10:	6613      	str	r3, [r2, #96]	@ 0x60
 8002d12:	4b5c      	ldr	r3, [pc, #368]	@ (8002e84 <HAL_GPIO_Init+0x330>)
 8002d14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d16:	f003 0301 	and.w	r3, r3, #1
 8002d1a:	60bb      	str	r3, [r7, #8]
 8002d1c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002d1e:	4a5a      	ldr	r2, [pc, #360]	@ (8002e88 <HAL_GPIO_Init+0x334>)
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	089b      	lsrs	r3, r3, #2
 8002d24:	3302      	adds	r3, #2
 8002d26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d2a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	f003 0303 	and.w	r3, r3, #3
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	220f      	movs	r2, #15
 8002d36:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3a:	43db      	mvns	r3, r3
 8002d3c:	693a      	ldr	r2, [r7, #16]
 8002d3e:	4013      	ands	r3, r2
 8002d40:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002d48:	d025      	beq.n	8002d96 <HAL_GPIO_Init+0x242>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	4a4f      	ldr	r2, [pc, #316]	@ (8002e8c <HAL_GPIO_Init+0x338>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d01f      	beq.n	8002d92 <HAL_GPIO_Init+0x23e>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	4a4e      	ldr	r2, [pc, #312]	@ (8002e90 <HAL_GPIO_Init+0x33c>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d019      	beq.n	8002d8e <HAL_GPIO_Init+0x23a>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	4a4d      	ldr	r2, [pc, #308]	@ (8002e94 <HAL_GPIO_Init+0x340>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d013      	beq.n	8002d8a <HAL_GPIO_Init+0x236>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	4a4c      	ldr	r2, [pc, #304]	@ (8002e98 <HAL_GPIO_Init+0x344>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d00d      	beq.n	8002d86 <HAL_GPIO_Init+0x232>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	4a4b      	ldr	r2, [pc, #300]	@ (8002e9c <HAL_GPIO_Init+0x348>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d007      	beq.n	8002d82 <HAL_GPIO_Init+0x22e>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	4a4a      	ldr	r2, [pc, #296]	@ (8002ea0 <HAL_GPIO_Init+0x34c>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d101      	bne.n	8002d7e <HAL_GPIO_Init+0x22a>
 8002d7a:	2306      	movs	r3, #6
 8002d7c:	e00c      	b.n	8002d98 <HAL_GPIO_Init+0x244>
 8002d7e:	2307      	movs	r3, #7
 8002d80:	e00a      	b.n	8002d98 <HAL_GPIO_Init+0x244>
 8002d82:	2305      	movs	r3, #5
 8002d84:	e008      	b.n	8002d98 <HAL_GPIO_Init+0x244>
 8002d86:	2304      	movs	r3, #4
 8002d88:	e006      	b.n	8002d98 <HAL_GPIO_Init+0x244>
 8002d8a:	2303      	movs	r3, #3
 8002d8c:	e004      	b.n	8002d98 <HAL_GPIO_Init+0x244>
 8002d8e:	2302      	movs	r3, #2
 8002d90:	e002      	b.n	8002d98 <HAL_GPIO_Init+0x244>
 8002d92:	2301      	movs	r3, #1
 8002d94:	e000      	b.n	8002d98 <HAL_GPIO_Init+0x244>
 8002d96:	2300      	movs	r3, #0
 8002d98:	697a      	ldr	r2, [r7, #20]
 8002d9a:	f002 0203 	and.w	r2, r2, #3
 8002d9e:	0092      	lsls	r2, r2, #2
 8002da0:	4093      	lsls	r3, r2
 8002da2:	693a      	ldr	r2, [r7, #16]
 8002da4:	4313      	orrs	r3, r2
 8002da6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002da8:	4937      	ldr	r1, [pc, #220]	@ (8002e88 <HAL_GPIO_Init+0x334>)
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	089b      	lsrs	r3, r3, #2
 8002dae:	3302      	adds	r3, #2
 8002db0:	693a      	ldr	r2, [r7, #16]
 8002db2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002db6:	4b3b      	ldr	r3, [pc, #236]	@ (8002ea4 <HAL_GPIO_Init+0x350>)
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	43db      	mvns	r3, r3
 8002dc0:	693a      	ldr	r2, [r7, #16]
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d003      	beq.n	8002dda <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002dd2:	693a      	ldr	r2, [r7, #16]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002dda:	4a32      	ldr	r2, [pc, #200]	@ (8002ea4 <HAL_GPIO_Init+0x350>)
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002de0:	4b30      	ldr	r3, [pc, #192]	@ (8002ea4 <HAL_GPIO_Init+0x350>)
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	43db      	mvns	r3, r3
 8002dea:	693a      	ldr	r2, [r7, #16]
 8002dec:	4013      	ands	r3, r2
 8002dee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d003      	beq.n	8002e04 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002dfc:	693a      	ldr	r2, [r7, #16]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	4313      	orrs	r3, r2
 8002e02:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002e04:	4a27      	ldr	r2, [pc, #156]	@ (8002ea4 <HAL_GPIO_Init+0x350>)
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002e0a:	4b26      	ldr	r3, [pc, #152]	@ (8002ea4 <HAL_GPIO_Init+0x350>)
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	43db      	mvns	r3, r3
 8002e14:	693a      	ldr	r2, [r7, #16]
 8002e16:	4013      	ands	r3, r2
 8002e18:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d003      	beq.n	8002e2e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002e26:	693a      	ldr	r2, [r7, #16]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002e2e:	4a1d      	ldr	r2, [pc, #116]	@ (8002ea4 <HAL_GPIO_Init+0x350>)
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002e34:	4b1b      	ldr	r3, [pc, #108]	@ (8002ea4 <HAL_GPIO_Init+0x350>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	43db      	mvns	r3, r3
 8002e3e:	693a      	ldr	r2, [r7, #16]
 8002e40:	4013      	ands	r3, r2
 8002e42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d003      	beq.n	8002e58 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002e50:	693a      	ldr	r2, [r7, #16]
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002e58:	4a12      	ldr	r2, [pc, #72]	@ (8002ea4 <HAL_GPIO_Init+0x350>)
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	3301      	adds	r3, #1
 8002e62:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	f47f ae78 	bne.w	8002b64 <HAL_GPIO_Init+0x10>
  }
}
 8002e74:	bf00      	nop
 8002e76:	bf00      	nop
 8002e78:	371c      	adds	r7, #28
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop
 8002e84:	40021000 	.word	0x40021000
 8002e88:	40010000 	.word	0x40010000
 8002e8c:	48000400 	.word	0x48000400
 8002e90:	48000800 	.word	0x48000800
 8002e94:	48000c00 	.word	0x48000c00
 8002e98:	48001000 	.word	0x48001000
 8002e9c:	48001400 	.word	0x48001400
 8002ea0:	48001800 	.word	0x48001800
 8002ea4:	40010400 	.word	0x40010400

08002ea8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
 8002eb0:	460b      	mov	r3, r1
 8002eb2:	807b      	strh	r3, [r7, #2]
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002eb8:	787b      	ldrb	r3, [r7, #1]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d003      	beq.n	8002ec6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002ebe:	887a      	ldrh	r2, [r7, #2]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ec4:	e002      	b.n	8002ecc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002ec6:	887a      	ldrh	r2, [r7, #2]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002ecc:	bf00      	nop
 8002ece:	370c      	adds	r7, #12
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr

08002ed8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b085      	sub	sp, #20
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	460b      	mov	r3, r1
 8002ee2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	695b      	ldr	r3, [r3, #20]
 8002ee8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002eea:	887a      	ldrh	r2, [r7, #2]
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	4013      	ands	r3, r2
 8002ef0:	041a      	lsls	r2, r3, #16
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	43d9      	mvns	r1, r3
 8002ef6:	887b      	ldrh	r3, [r7, #2]
 8002ef8:	400b      	ands	r3, r1
 8002efa:	431a      	orrs	r2, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	619a      	str	r2, [r3, #24]
}
 8002f00:	bf00      	nop
 8002f02:	3714      	adds	r7, #20
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr

08002f0c <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d101      	bne.n	8002f1e <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e043      	b.n	8002fa6 <HAL_IWDG_Init+0x9a>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8002f26:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f245 5255 	movw	r2, #21845	@ 0x5555
 8002f30:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	6852      	ldr	r2, [r2, #4]
 8002f3a:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	6892      	ldr	r2, [r2, #8]
 8002f44:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8002f46:	f7fe fa6f 	bl	8001428 <HAL_GetTick>
 8002f4a:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002f4c:	e011      	b.n	8002f72 <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8002f4e:	f7fe fa6b 	bl	8001428 <HAL_GetTick>
 8002f52:	4602      	mov	r2, r0
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	1ad3      	subs	r3, r2, r3
 8002f58:	f641 0201 	movw	r2, #6145	@ 0x1801
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d908      	bls.n	8002f72 <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	68db      	ldr	r3, [r3, #12]
 8002f66:	f003 0307 	and.w	r3, r3, #7
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d001      	beq.n	8002f72 <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 8002f6e:	2303      	movs	r3, #3
 8002f70:	e019      	b.n	8002fa6 <HAL_IWDG_Init+0x9a>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	f003 0307 	and.w	r3, r3, #7
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d1e6      	bne.n	8002f4e <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	691a      	ldr	r2, [r3, #16]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	68db      	ldr	r3, [r3, #12]
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d005      	beq.n	8002f9a <HAL_IWDG_Init+0x8e>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	687a      	ldr	r2, [r7, #4]
 8002f94:	68d2      	ldr	r2, [r2, #12]
 8002f96:	611a      	str	r2, [r3, #16]
 8002f98:	e004      	b.n	8002fa4 <HAL_IWDG_Init+0x98>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8002fa2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002fa4:	2300      	movs	r3, #0
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3710      	adds	r7, #16
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}

08002fae <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8002fae:	b480      	push	{r7}
 8002fb0:	b083      	sub	sp, #12
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8002fbe:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002fc0:	2300      	movs	r3, #0
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	370c      	adds	r7, #12
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
	...

08002fd0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002fd4:	4b04      	ldr	r3, [pc, #16]	@ (8002fe8 <HAL_PWREx_GetVoltageRange+0x18>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	40007000 	.word	0x40007000

08002fec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b085      	sub	sp, #20
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ffa:	d130      	bne.n	800305e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ffc:	4b23      	ldr	r3, [pc, #140]	@ (800308c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003004:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003008:	d038      	beq.n	800307c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800300a:	4b20      	ldr	r3, [pc, #128]	@ (800308c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003012:	4a1e      	ldr	r2, [pc, #120]	@ (800308c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003014:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003018:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800301a:	4b1d      	ldr	r3, [pc, #116]	@ (8003090 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	2232      	movs	r2, #50	@ 0x32
 8003020:	fb02 f303 	mul.w	r3, r2, r3
 8003024:	4a1b      	ldr	r2, [pc, #108]	@ (8003094 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003026:	fba2 2303 	umull	r2, r3, r2, r3
 800302a:	0c9b      	lsrs	r3, r3, #18
 800302c:	3301      	adds	r3, #1
 800302e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003030:	e002      	b.n	8003038 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	3b01      	subs	r3, #1
 8003036:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003038:	4b14      	ldr	r3, [pc, #80]	@ (800308c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800303a:	695b      	ldr	r3, [r3, #20]
 800303c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003040:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003044:	d102      	bne.n	800304c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d1f2      	bne.n	8003032 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800304c:	4b0f      	ldr	r3, [pc, #60]	@ (800308c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800304e:	695b      	ldr	r3, [r3, #20]
 8003050:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003054:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003058:	d110      	bne.n	800307c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e00f      	b.n	800307e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800305e:	4b0b      	ldr	r3, [pc, #44]	@ (800308c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003066:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800306a:	d007      	beq.n	800307c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800306c:	4b07      	ldr	r3, [pc, #28]	@ (800308c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003074:	4a05      	ldr	r2, [pc, #20]	@ (800308c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003076:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800307a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800307c:	2300      	movs	r3, #0
}
 800307e:	4618      	mov	r0, r3
 8003080:	3714      	adds	r7, #20
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop
 800308c:	40007000 	.word	0x40007000
 8003090:	2000000c 	.word	0x2000000c
 8003094:	431bde83 	.word	0x431bde83

08003098 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b088      	sub	sp, #32
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d101      	bne.n	80030aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e3ca      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030aa:	4b97      	ldr	r3, [pc, #604]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	f003 030c 	and.w	r3, r3, #12
 80030b2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030b4:	4b94      	ldr	r3, [pc, #592]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	f003 0303 	and.w	r3, r3, #3
 80030bc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0310 	and.w	r3, r3, #16
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	f000 80e4 	beq.w	8003294 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80030cc:	69bb      	ldr	r3, [r7, #24]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d007      	beq.n	80030e2 <HAL_RCC_OscConfig+0x4a>
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	2b0c      	cmp	r3, #12
 80030d6:	f040 808b 	bne.w	80031f0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	2b01      	cmp	r3, #1
 80030de:	f040 8087 	bne.w	80031f0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80030e2:	4b89      	ldr	r3, [pc, #548]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0302 	and.w	r3, r3, #2
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d005      	beq.n	80030fa <HAL_RCC_OscConfig+0x62>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	699b      	ldr	r3, [r3, #24]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d101      	bne.n	80030fa <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e3a2      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6a1a      	ldr	r2, [r3, #32]
 80030fe:	4b82      	ldr	r3, [pc, #520]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 0308 	and.w	r3, r3, #8
 8003106:	2b00      	cmp	r3, #0
 8003108:	d004      	beq.n	8003114 <HAL_RCC_OscConfig+0x7c>
 800310a:	4b7f      	ldr	r3, [pc, #508]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003112:	e005      	b.n	8003120 <HAL_RCC_OscConfig+0x88>
 8003114:	4b7c      	ldr	r3, [pc, #496]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 8003116:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800311a:	091b      	lsrs	r3, r3, #4
 800311c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003120:	4293      	cmp	r3, r2
 8003122:	d223      	bcs.n	800316c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6a1b      	ldr	r3, [r3, #32]
 8003128:	4618      	mov	r0, r3
 800312a:	f000 fd89 	bl	8003c40 <RCC_SetFlashLatencyFromMSIRange>
 800312e:	4603      	mov	r3, r0
 8003130:	2b00      	cmp	r3, #0
 8003132:	d001      	beq.n	8003138 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	e383      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003138:	4b73      	ldr	r3, [pc, #460]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a72      	ldr	r2, [pc, #456]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 800313e:	f043 0308 	orr.w	r3, r3, #8
 8003142:	6013      	str	r3, [r2, #0]
 8003144:	4b70      	ldr	r3, [pc, #448]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6a1b      	ldr	r3, [r3, #32]
 8003150:	496d      	ldr	r1, [pc, #436]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 8003152:	4313      	orrs	r3, r2
 8003154:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003156:	4b6c      	ldr	r3, [pc, #432]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	69db      	ldr	r3, [r3, #28]
 8003162:	021b      	lsls	r3, r3, #8
 8003164:	4968      	ldr	r1, [pc, #416]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 8003166:	4313      	orrs	r3, r2
 8003168:	604b      	str	r3, [r1, #4]
 800316a:	e025      	b.n	80031b8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800316c:	4b66      	ldr	r3, [pc, #408]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a65      	ldr	r2, [pc, #404]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 8003172:	f043 0308 	orr.w	r3, r3, #8
 8003176:	6013      	str	r3, [r2, #0]
 8003178:	4b63      	ldr	r3, [pc, #396]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a1b      	ldr	r3, [r3, #32]
 8003184:	4960      	ldr	r1, [pc, #384]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 8003186:	4313      	orrs	r3, r2
 8003188:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800318a:	4b5f      	ldr	r3, [pc, #380]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	69db      	ldr	r3, [r3, #28]
 8003196:	021b      	lsls	r3, r3, #8
 8003198:	495b      	ldr	r1, [pc, #364]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 800319a:	4313      	orrs	r3, r2
 800319c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d109      	bne.n	80031b8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6a1b      	ldr	r3, [r3, #32]
 80031a8:	4618      	mov	r0, r3
 80031aa:	f000 fd49 	bl	8003c40 <RCC_SetFlashLatencyFromMSIRange>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d001      	beq.n	80031b8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e343      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80031b8:	f000 fc7e 	bl	8003ab8 <HAL_RCC_GetSysClockFreq>
 80031bc:	4602      	mov	r2, r0
 80031be:	4b52      	ldr	r3, [pc, #328]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	091b      	lsrs	r3, r3, #4
 80031c4:	f003 030f 	and.w	r3, r3, #15
 80031c8:	4950      	ldr	r1, [pc, #320]	@ (800330c <HAL_RCC_OscConfig+0x274>)
 80031ca:	5ccb      	ldrb	r3, [r1, r3]
 80031cc:	f003 031f 	and.w	r3, r3, #31
 80031d0:	fa22 f303 	lsr.w	r3, r2, r3
 80031d4:	4a4e      	ldr	r2, [pc, #312]	@ (8003310 <HAL_RCC_OscConfig+0x278>)
 80031d6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80031d8:	4b4e      	ldr	r3, [pc, #312]	@ (8003314 <HAL_RCC_OscConfig+0x27c>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4618      	mov	r0, r3
 80031de:	f7fe f8d3 	bl	8001388 <HAL_InitTick>
 80031e2:	4603      	mov	r3, r0
 80031e4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80031e6:	7bfb      	ldrb	r3, [r7, #15]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d052      	beq.n	8003292 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80031ec:	7bfb      	ldrb	r3, [r7, #15]
 80031ee:	e327      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	699b      	ldr	r3, [r3, #24]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d032      	beq.n	800325e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80031f8:	4b43      	ldr	r3, [pc, #268]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a42      	ldr	r2, [pc, #264]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 80031fe:	f043 0301 	orr.w	r3, r3, #1
 8003202:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003204:	f7fe f910 	bl	8001428 <HAL_GetTick>
 8003208:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800320a:	e008      	b.n	800321e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800320c:	f7fe f90c 	bl	8001428 <HAL_GetTick>
 8003210:	4602      	mov	r2, r0
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	2b02      	cmp	r3, #2
 8003218:	d901      	bls.n	800321e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800321a:	2303      	movs	r3, #3
 800321c:	e310      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800321e:	4b3a      	ldr	r3, [pc, #232]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0302 	and.w	r3, r3, #2
 8003226:	2b00      	cmp	r3, #0
 8003228:	d0f0      	beq.n	800320c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800322a:	4b37      	ldr	r3, [pc, #220]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a36      	ldr	r2, [pc, #216]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 8003230:	f043 0308 	orr.w	r3, r3, #8
 8003234:	6013      	str	r3, [r2, #0]
 8003236:	4b34      	ldr	r3, [pc, #208]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6a1b      	ldr	r3, [r3, #32]
 8003242:	4931      	ldr	r1, [pc, #196]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 8003244:	4313      	orrs	r3, r2
 8003246:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003248:	4b2f      	ldr	r3, [pc, #188]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	69db      	ldr	r3, [r3, #28]
 8003254:	021b      	lsls	r3, r3, #8
 8003256:	492c      	ldr	r1, [pc, #176]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 8003258:	4313      	orrs	r3, r2
 800325a:	604b      	str	r3, [r1, #4]
 800325c:	e01a      	b.n	8003294 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800325e:	4b2a      	ldr	r3, [pc, #168]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a29      	ldr	r2, [pc, #164]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 8003264:	f023 0301 	bic.w	r3, r3, #1
 8003268:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800326a:	f7fe f8dd 	bl	8001428 <HAL_GetTick>
 800326e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003270:	e008      	b.n	8003284 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003272:	f7fe f8d9 	bl	8001428 <HAL_GetTick>
 8003276:	4602      	mov	r2, r0
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	1ad3      	subs	r3, r2, r3
 800327c:	2b02      	cmp	r3, #2
 800327e:	d901      	bls.n	8003284 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003280:	2303      	movs	r3, #3
 8003282:	e2dd      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003284:	4b20      	ldr	r3, [pc, #128]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0302 	and.w	r3, r3, #2
 800328c:	2b00      	cmp	r3, #0
 800328e:	d1f0      	bne.n	8003272 <HAL_RCC_OscConfig+0x1da>
 8003290:	e000      	b.n	8003294 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003292:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0301 	and.w	r3, r3, #1
 800329c:	2b00      	cmp	r3, #0
 800329e:	d074      	beq.n	800338a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80032a0:	69bb      	ldr	r3, [r7, #24]
 80032a2:	2b08      	cmp	r3, #8
 80032a4:	d005      	beq.n	80032b2 <HAL_RCC_OscConfig+0x21a>
 80032a6:	69bb      	ldr	r3, [r7, #24]
 80032a8:	2b0c      	cmp	r3, #12
 80032aa:	d10e      	bne.n	80032ca <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	2b03      	cmp	r3, #3
 80032b0:	d10b      	bne.n	80032ca <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032b2:	4b15      	ldr	r3, [pc, #84]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d064      	beq.n	8003388 <HAL_RCC_OscConfig+0x2f0>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d160      	bne.n	8003388 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e2ba      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032d2:	d106      	bne.n	80032e2 <HAL_RCC_OscConfig+0x24a>
 80032d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a0b      	ldr	r2, [pc, #44]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 80032da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032de:	6013      	str	r3, [r2, #0]
 80032e0:	e026      	b.n	8003330 <HAL_RCC_OscConfig+0x298>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032ea:	d115      	bne.n	8003318 <HAL_RCC_OscConfig+0x280>
 80032ec:	4b06      	ldr	r3, [pc, #24]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a05      	ldr	r2, [pc, #20]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 80032f2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032f6:	6013      	str	r3, [r2, #0]
 80032f8:	4b03      	ldr	r3, [pc, #12]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a02      	ldr	r2, [pc, #8]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 80032fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003302:	6013      	str	r3, [r2, #0]
 8003304:	e014      	b.n	8003330 <HAL_RCC_OscConfig+0x298>
 8003306:	bf00      	nop
 8003308:	40021000 	.word	0x40021000
 800330c:	08006414 	.word	0x08006414
 8003310:	2000000c 	.word	0x2000000c
 8003314:	20000010 	.word	0x20000010
 8003318:	4ba0      	ldr	r3, [pc, #640]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a9f      	ldr	r2, [pc, #636]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 800331e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003322:	6013      	str	r3, [r2, #0]
 8003324:	4b9d      	ldr	r3, [pc, #628]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a9c      	ldr	r2, [pc, #624]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 800332a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800332e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d013      	beq.n	8003360 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003338:	f7fe f876 	bl	8001428 <HAL_GetTick>
 800333c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800333e:	e008      	b.n	8003352 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003340:	f7fe f872 	bl	8001428 <HAL_GetTick>
 8003344:	4602      	mov	r2, r0
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	2b64      	cmp	r3, #100	@ 0x64
 800334c:	d901      	bls.n	8003352 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800334e:	2303      	movs	r3, #3
 8003350:	e276      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003352:	4b92      	ldr	r3, [pc, #584]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d0f0      	beq.n	8003340 <HAL_RCC_OscConfig+0x2a8>
 800335e:	e014      	b.n	800338a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003360:	f7fe f862 	bl	8001428 <HAL_GetTick>
 8003364:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003366:	e008      	b.n	800337a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003368:	f7fe f85e 	bl	8001428 <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	2b64      	cmp	r3, #100	@ 0x64
 8003374:	d901      	bls.n	800337a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e262      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800337a:	4b88      	ldr	r3, [pc, #544]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d1f0      	bne.n	8003368 <HAL_RCC_OscConfig+0x2d0>
 8003386:	e000      	b.n	800338a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003388:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 0302 	and.w	r3, r3, #2
 8003392:	2b00      	cmp	r3, #0
 8003394:	d060      	beq.n	8003458 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003396:	69bb      	ldr	r3, [r7, #24]
 8003398:	2b04      	cmp	r3, #4
 800339a:	d005      	beq.n	80033a8 <HAL_RCC_OscConfig+0x310>
 800339c:	69bb      	ldr	r3, [r7, #24]
 800339e:	2b0c      	cmp	r3, #12
 80033a0:	d119      	bne.n	80033d6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	2b02      	cmp	r3, #2
 80033a6:	d116      	bne.n	80033d6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033a8:	4b7c      	ldr	r3, [pc, #496]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d005      	beq.n	80033c0 <HAL_RCC_OscConfig+0x328>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d101      	bne.n	80033c0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	e23f      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033c0:	4b76      	ldr	r3, [pc, #472]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	691b      	ldr	r3, [r3, #16]
 80033cc:	061b      	lsls	r3, r3, #24
 80033ce:	4973      	ldr	r1, [pc, #460]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 80033d0:	4313      	orrs	r3, r2
 80033d2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033d4:	e040      	b.n	8003458 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d023      	beq.n	8003426 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033de:	4b6f      	ldr	r3, [pc, #444]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a6e      	ldr	r2, [pc, #440]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 80033e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ea:	f7fe f81d 	bl	8001428 <HAL_GetTick>
 80033ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033f0:	e008      	b.n	8003404 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033f2:	f7fe f819 	bl	8001428 <HAL_GetTick>
 80033f6:	4602      	mov	r2, r0
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	1ad3      	subs	r3, r2, r3
 80033fc:	2b02      	cmp	r3, #2
 80033fe:	d901      	bls.n	8003404 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003400:	2303      	movs	r3, #3
 8003402:	e21d      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003404:	4b65      	ldr	r3, [pc, #404]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800340c:	2b00      	cmp	r3, #0
 800340e:	d0f0      	beq.n	80033f2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003410:	4b62      	ldr	r3, [pc, #392]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	691b      	ldr	r3, [r3, #16]
 800341c:	061b      	lsls	r3, r3, #24
 800341e:	495f      	ldr	r1, [pc, #380]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 8003420:	4313      	orrs	r3, r2
 8003422:	604b      	str	r3, [r1, #4]
 8003424:	e018      	b.n	8003458 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003426:	4b5d      	ldr	r3, [pc, #372]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a5c      	ldr	r2, [pc, #368]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 800342c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003430:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003432:	f7fd fff9 	bl	8001428 <HAL_GetTick>
 8003436:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003438:	e008      	b.n	800344c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800343a:	f7fd fff5 	bl	8001428 <HAL_GetTick>
 800343e:	4602      	mov	r2, r0
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	2b02      	cmp	r3, #2
 8003446:	d901      	bls.n	800344c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e1f9      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800344c:	4b53      	ldr	r3, [pc, #332]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003454:	2b00      	cmp	r3, #0
 8003456:	d1f0      	bne.n	800343a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 0308 	and.w	r3, r3, #8
 8003460:	2b00      	cmp	r3, #0
 8003462:	d03c      	beq.n	80034de <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	695b      	ldr	r3, [r3, #20]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d01c      	beq.n	80034a6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800346c:	4b4b      	ldr	r3, [pc, #300]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 800346e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003472:	4a4a      	ldr	r2, [pc, #296]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 8003474:	f043 0301 	orr.w	r3, r3, #1
 8003478:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800347c:	f7fd ffd4 	bl	8001428 <HAL_GetTick>
 8003480:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003482:	e008      	b.n	8003496 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003484:	f7fd ffd0 	bl	8001428 <HAL_GetTick>
 8003488:	4602      	mov	r2, r0
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	1ad3      	subs	r3, r2, r3
 800348e:	2b02      	cmp	r3, #2
 8003490:	d901      	bls.n	8003496 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	e1d4      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003496:	4b41      	ldr	r3, [pc, #260]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 8003498:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800349c:	f003 0302 	and.w	r3, r3, #2
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d0ef      	beq.n	8003484 <HAL_RCC_OscConfig+0x3ec>
 80034a4:	e01b      	b.n	80034de <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034a6:	4b3d      	ldr	r3, [pc, #244]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 80034a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034ac:	4a3b      	ldr	r2, [pc, #236]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 80034ae:	f023 0301 	bic.w	r3, r3, #1
 80034b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034b6:	f7fd ffb7 	bl	8001428 <HAL_GetTick>
 80034ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034bc:	e008      	b.n	80034d0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034be:	f7fd ffb3 	bl	8001428 <HAL_GetTick>
 80034c2:	4602      	mov	r2, r0
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	d901      	bls.n	80034d0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	e1b7      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034d0:	4b32      	ldr	r3, [pc, #200]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 80034d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034d6:	f003 0302 	and.w	r3, r3, #2
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d1ef      	bne.n	80034be <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0304 	and.w	r3, r3, #4
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	f000 80a6 	beq.w	8003638 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034ec:	2300      	movs	r3, #0
 80034ee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80034f0:	4b2a      	ldr	r3, [pc, #168]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 80034f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d10d      	bne.n	8003518 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034fc:	4b27      	ldr	r3, [pc, #156]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 80034fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003500:	4a26      	ldr	r2, [pc, #152]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 8003502:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003506:	6593      	str	r3, [r2, #88]	@ 0x58
 8003508:	4b24      	ldr	r3, [pc, #144]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 800350a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800350c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003510:	60bb      	str	r3, [r7, #8]
 8003512:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003514:	2301      	movs	r3, #1
 8003516:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003518:	4b21      	ldr	r3, [pc, #132]	@ (80035a0 <HAL_RCC_OscConfig+0x508>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003520:	2b00      	cmp	r3, #0
 8003522:	d118      	bne.n	8003556 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003524:	4b1e      	ldr	r3, [pc, #120]	@ (80035a0 <HAL_RCC_OscConfig+0x508>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a1d      	ldr	r2, [pc, #116]	@ (80035a0 <HAL_RCC_OscConfig+0x508>)
 800352a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800352e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003530:	f7fd ff7a 	bl	8001428 <HAL_GetTick>
 8003534:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003536:	e008      	b.n	800354a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003538:	f7fd ff76 	bl	8001428 <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	2b02      	cmp	r3, #2
 8003544:	d901      	bls.n	800354a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003546:	2303      	movs	r3, #3
 8003548:	e17a      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800354a:	4b15      	ldr	r3, [pc, #84]	@ (80035a0 <HAL_RCC_OscConfig+0x508>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003552:	2b00      	cmp	r3, #0
 8003554:	d0f0      	beq.n	8003538 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	2b01      	cmp	r3, #1
 800355c:	d108      	bne.n	8003570 <HAL_RCC_OscConfig+0x4d8>
 800355e:	4b0f      	ldr	r3, [pc, #60]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 8003560:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003564:	4a0d      	ldr	r2, [pc, #52]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 8003566:	f043 0301 	orr.w	r3, r3, #1
 800356a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800356e:	e029      	b.n	80035c4 <HAL_RCC_OscConfig+0x52c>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	2b05      	cmp	r3, #5
 8003576:	d115      	bne.n	80035a4 <HAL_RCC_OscConfig+0x50c>
 8003578:	4b08      	ldr	r3, [pc, #32]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 800357a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800357e:	4a07      	ldr	r2, [pc, #28]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 8003580:	f043 0304 	orr.w	r3, r3, #4
 8003584:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003588:	4b04      	ldr	r3, [pc, #16]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 800358a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800358e:	4a03      	ldr	r2, [pc, #12]	@ (800359c <HAL_RCC_OscConfig+0x504>)
 8003590:	f043 0301 	orr.w	r3, r3, #1
 8003594:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003598:	e014      	b.n	80035c4 <HAL_RCC_OscConfig+0x52c>
 800359a:	bf00      	nop
 800359c:	40021000 	.word	0x40021000
 80035a0:	40007000 	.word	0x40007000
 80035a4:	4b9c      	ldr	r3, [pc, #624]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 80035a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035aa:	4a9b      	ldr	r2, [pc, #620]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 80035ac:	f023 0301 	bic.w	r3, r3, #1
 80035b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035b4:	4b98      	ldr	r3, [pc, #608]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 80035b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035ba:	4a97      	ldr	r2, [pc, #604]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 80035bc:	f023 0304 	bic.w	r3, r3, #4
 80035c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d016      	beq.n	80035fa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035cc:	f7fd ff2c 	bl	8001428 <HAL_GetTick>
 80035d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035d2:	e00a      	b.n	80035ea <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035d4:	f7fd ff28 	bl	8001428 <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d901      	bls.n	80035ea <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80035e6:	2303      	movs	r3, #3
 80035e8:	e12a      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035ea:	4b8b      	ldr	r3, [pc, #556]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 80035ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035f0:	f003 0302 	and.w	r3, r3, #2
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d0ed      	beq.n	80035d4 <HAL_RCC_OscConfig+0x53c>
 80035f8:	e015      	b.n	8003626 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035fa:	f7fd ff15 	bl	8001428 <HAL_GetTick>
 80035fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003600:	e00a      	b.n	8003618 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003602:	f7fd ff11 	bl	8001428 <HAL_GetTick>
 8003606:	4602      	mov	r2, r0
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	1ad3      	subs	r3, r2, r3
 800360c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003610:	4293      	cmp	r3, r2
 8003612:	d901      	bls.n	8003618 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003614:	2303      	movs	r3, #3
 8003616:	e113      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003618:	4b7f      	ldr	r3, [pc, #508]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 800361a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800361e:	f003 0302 	and.w	r3, r3, #2
 8003622:	2b00      	cmp	r3, #0
 8003624:	d1ed      	bne.n	8003602 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003626:	7ffb      	ldrb	r3, [r7, #31]
 8003628:	2b01      	cmp	r3, #1
 800362a:	d105      	bne.n	8003638 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800362c:	4b7a      	ldr	r3, [pc, #488]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 800362e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003630:	4a79      	ldr	r2, [pc, #484]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 8003632:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003636:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800363c:	2b00      	cmp	r3, #0
 800363e:	f000 80fe 	beq.w	800383e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003646:	2b02      	cmp	r3, #2
 8003648:	f040 80d0 	bne.w	80037ec <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800364c:	4b72      	ldr	r3, [pc, #456]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 800364e:	68db      	ldr	r3, [r3, #12]
 8003650:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	f003 0203 	and.w	r2, r3, #3
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800365c:	429a      	cmp	r2, r3
 800365e:	d130      	bne.n	80036c2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800366a:	3b01      	subs	r3, #1
 800366c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800366e:	429a      	cmp	r2, r3
 8003670:	d127      	bne.n	80036c2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800367c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800367e:	429a      	cmp	r2, r3
 8003680:	d11f      	bne.n	80036c2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003688:	687a      	ldr	r2, [r7, #4]
 800368a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800368c:	2a07      	cmp	r2, #7
 800368e:	bf14      	ite	ne
 8003690:	2201      	movne	r2, #1
 8003692:	2200      	moveq	r2, #0
 8003694:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003696:	4293      	cmp	r3, r2
 8003698:	d113      	bne.n	80036c2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036a4:	085b      	lsrs	r3, r3, #1
 80036a6:	3b01      	subs	r3, #1
 80036a8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d109      	bne.n	80036c2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80036ae:	697b      	ldr	r3, [r7, #20]
 80036b0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b8:	085b      	lsrs	r3, r3, #1
 80036ba:	3b01      	subs	r3, #1
 80036bc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036be:	429a      	cmp	r2, r3
 80036c0:	d06e      	beq.n	80037a0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80036c2:	69bb      	ldr	r3, [r7, #24]
 80036c4:	2b0c      	cmp	r3, #12
 80036c6:	d069      	beq.n	800379c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80036c8:	4b53      	ldr	r3, [pc, #332]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d105      	bne.n	80036e0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80036d4:	4b50      	ldr	r3, [pc, #320]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d001      	beq.n	80036e4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e0ad      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80036e4:	4b4c      	ldr	r3, [pc, #304]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a4b      	ldr	r2, [pc, #300]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 80036ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80036ee:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80036f0:	f7fd fe9a 	bl	8001428 <HAL_GetTick>
 80036f4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036f6:	e008      	b.n	800370a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036f8:	f7fd fe96 	bl	8001428 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b02      	cmp	r3, #2
 8003704:	d901      	bls.n	800370a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e09a      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800370a:	4b43      	ldr	r3, [pc, #268]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d1f0      	bne.n	80036f8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003716:	4b40      	ldr	r3, [pc, #256]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 8003718:	68da      	ldr	r2, [r3, #12]
 800371a:	4b40      	ldr	r3, [pc, #256]	@ (800381c <HAL_RCC_OscConfig+0x784>)
 800371c:	4013      	ands	r3, r2
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003726:	3a01      	subs	r2, #1
 8003728:	0112      	lsls	r2, r2, #4
 800372a:	4311      	orrs	r1, r2
 800372c:	687a      	ldr	r2, [r7, #4]
 800372e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003730:	0212      	lsls	r2, r2, #8
 8003732:	4311      	orrs	r1, r2
 8003734:	687a      	ldr	r2, [r7, #4]
 8003736:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003738:	0852      	lsrs	r2, r2, #1
 800373a:	3a01      	subs	r2, #1
 800373c:	0552      	lsls	r2, r2, #21
 800373e:	4311      	orrs	r1, r2
 8003740:	687a      	ldr	r2, [r7, #4]
 8003742:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003744:	0852      	lsrs	r2, r2, #1
 8003746:	3a01      	subs	r2, #1
 8003748:	0652      	lsls	r2, r2, #25
 800374a:	4311      	orrs	r1, r2
 800374c:	687a      	ldr	r2, [r7, #4]
 800374e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003750:	0912      	lsrs	r2, r2, #4
 8003752:	0452      	lsls	r2, r2, #17
 8003754:	430a      	orrs	r2, r1
 8003756:	4930      	ldr	r1, [pc, #192]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 8003758:	4313      	orrs	r3, r2
 800375a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800375c:	4b2e      	ldr	r3, [pc, #184]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a2d      	ldr	r2, [pc, #180]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 8003762:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003766:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003768:	4b2b      	ldr	r3, [pc, #172]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	4a2a      	ldr	r2, [pc, #168]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 800376e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003772:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003774:	f7fd fe58 	bl	8001428 <HAL_GetTick>
 8003778:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800377a:	e008      	b.n	800378e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800377c:	f7fd fe54 	bl	8001428 <HAL_GetTick>
 8003780:	4602      	mov	r2, r0
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	2b02      	cmp	r3, #2
 8003788:	d901      	bls.n	800378e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800378a:	2303      	movs	r3, #3
 800378c:	e058      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800378e:	4b22      	ldr	r3, [pc, #136]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003796:	2b00      	cmp	r3, #0
 8003798:	d0f0      	beq.n	800377c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800379a:	e050      	b.n	800383e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	e04f      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037a0:	4b1d      	ldr	r3, [pc, #116]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d148      	bne.n	800383e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80037ac:	4b1a      	ldr	r3, [pc, #104]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a19      	ldr	r2, [pc, #100]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 80037b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037b6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80037b8:	4b17      	ldr	r3, [pc, #92]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	4a16      	ldr	r2, [pc, #88]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 80037be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037c2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80037c4:	f7fd fe30 	bl	8001428 <HAL_GetTick>
 80037c8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037ca:	e008      	b.n	80037de <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037cc:	f7fd fe2c 	bl	8001428 <HAL_GetTick>
 80037d0:	4602      	mov	r2, r0
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	1ad3      	subs	r3, r2, r3
 80037d6:	2b02      	cmp	r3, #2
 80037d8:	d901      	bls.n	80037de <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80037da:	2303      	movs	r3, #3
 80037dc:	e030      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037de:	4b0e      	ldr	r3, [pc, #56]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d0f0      	beq.n	80037cc <HAL_RCC_OscConfig+0x734>
 80037ea:	e028      	b.n	800383e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80037ec:	69bb      	ldr	r3, [r7, #24]
 80037ee:	2b0c      	cmp	r3, #12
 80037f0:	d023      	beq.n	800383a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037f2:	4b09      	ldr	r3, [pc, #36]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a08      	ldr	r2, [pc, #32]	@ (8003818 <HAL_RCC_OscConfig+0x780>)
 80037f8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80037fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037fe:	f7fd fe13 	bl	8001428 <HAL_GetTick>
 8003802:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003804:	e00c      	b.n	8003820 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003806:	f7fd fe0f 	bl	8001428 <HAL_GetTick>
 800380a:	4602      	mov	r2, r0
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	1ad3      	subs	r3, r2, r3
 8003810:	2b02      	cmp	r3, #2
 8003812:	d905      	bls.n	8003820 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003814:	2303      	movs	r3, #3
 8003816:	e013      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
 8003818:	40021000 	.word	0x40021000
 800381c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003820:	4b09      	ldr	r3, [pc, #36]	@ (8003848 <HAL_RCC_OscConfig+0x7b0>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003828:	2b00      	cmp	r3, #0
 800382a:	d1ec      	bne.n	8003806 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800382c:	4b06      	ldr	r3, [pc, #24]	@ (8003848 <HAL_RCC_OscConfig+0x7b0>)
 800382e:	68da      	ldr	r2, [r3, #12]
 8003830:	4905      	ldr	r1, [pc, #20]	@ (8003848 <HAL_RCC_OscConfig+0x7b0>)
 8003832:	4b06      	ldr	r3, [pc, #24]	@ (800384c <HAL_RCC_OscConfig+0x7b4>)
 8003834:	4013      	ands	r3, r2
 8003836:	60cb      	str	r3, [r1, #12]
 8003838:	e001      	b.n	800383e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e000      	b.n	8003840 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800383e:	2300      	movs	r3, #0
}
 8003840:	4618      	mov	r0, r3
 8003842:	3720      	adds	r7, #32
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}
 8003848:	40021000 	.word	0x40021000
 800384c:	feeefffc 	.word	0xfeeefffc

08003850 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d101      	bne.n	8003864 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e0e7      	b.n	8003a34 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003864:	4b75      	ldr	r3, [pc, #468]	@ (8003a3c <HAL_RCC_ClockConfig+0x1ec>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0307 	and.w	r3, r3, #7
 800386c:	683a      	ldr	r2, [r7, #0]
 800386e:	429a      	cmp	r2, r3
 8003870:	d910      	bls.n	8003894 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003872:	4b72      	ldr	r3, [pc, #456]	@ (8003a3c <HAL_RCC_ClockConfig+0x1ec>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f023 0207 	bic.w	r2, r3, #7
 800387a:	4970      	ldr	r1, [pc, #448]	@ (8003a3c <HAL_RCC_ClockConfig+0x1ec>)
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	4313      	orrs	r3, r2
 8003880:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003882:	4b6e      	ldr	r3, [pc, #440]	@ (8003a3c <HAL_RCC_ClockConfig+0x1ec>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0307 	and.w	r3, r3, #7
 800388a:	683a      	ldr	r2, [r7, #0]
 800388c:	429a      	cmp	r2, r3
 800388e:	d001      	beq.n	8003894 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	e0cf      	b.n	8003a34 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 0302 	and.w	r3, r3, #2
 800389c:	2b00      	cmp	r3, #0
 800389e:	d010      	beq.n	80038c2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	689a      	ldr	r2, [r3, #8]
 80038a4:	4b66      	ldr	r3, [pc, #408]	@ (8003a40 <HAL_RCC_ClockConfig+0x1f0>)
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d908      	bls.n	80038c2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038b0:	4b63      	ldr	r3, [pc, #396]	@ (8003a40 <HAL_RCC_ClockConfig+0x1f0>)
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	4960      	ldr	r1, [pc, #384]	@ (8003a40 <HAL_RCC_ClockConfig+0x1f0>)
 80038be:	4313      	orrs	r3, r2
 80038c0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 0301 	and.w	r3, r3, #1
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d04c      	beq.n	8003968 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	2b03      	cmp	r3, #3
 80038d4:	d107      	bne.n	80038e6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038d6:	4b5a      	ldr	r3, [pc, #360]	@ (8003a40 <HAL_RCC_ClockConfig+0x1f0>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d121      	bne.n	8003926 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e0a6      	b.n	8003a34 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	2b02      	cmp	r3, #2
 80038ec:	d107      	bne.n	80038fe <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038ee:	4b54      	ldr	r3, [pc, #336]	@ (8003a40 <HAL_RCC_ClockConfig+0x1f0>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d115      	bne.n	8003926 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e09a      	b.n	8003a34 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d107      	bne.n	8003916 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003906:	4b4e      	ldr	r3, [pc, #312]	@ (8003a40 <HAL_RCC_ClockConfig+0x1f0>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	2b00      	cmp	r3, #0
 8003910:	d109      	bne.n	8003926 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e08e      	b.n	8003a34 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003916:	4b4a      	ldr	r3, [pc, #296]	@ (8003a40 <HAL_RCC_ClockConfig+0x1f0>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800391e:	2b00      	cmp	r3, #0
 8003920:	d101      	bne.n	8003926 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e086      	b.n	8003a34 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003926:	4b46      	ldr	r3, [pc, #280]	@ (8003a40 <HAL_RCC_ClockConfig+0x1f0>)
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	f023 0203 	bic.w	r2, r3, #3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	4943      	ldr	r1, [pc, #268]	@ (8003a40 <HAL_RCC_ClockConfig+0x1f0>)
 8003934:	4313      	orrs	r3, r2
 8003936:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003938:	f7fd fd76 	bl	8001428 <HAL_GetTick>
 800393c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800393e:	e00a      	b.n	8003956 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003940:	f7fd fd72 	bl	8001428 <HAL_GetTick>
 8003944:	4602      	mov	r2, r0
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800394e:	4293      	cmp	r3, r2
 8003950:	d901      	bls.n	8003956 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003952:	2303      	movs	r3, #3
 8003954:	e06e      	b.n	8003a34 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003956:	4b3a      	ldr	r3, [pc, #232]	@ (8003a40 <HAL_RCC_ClockConfig+0x1f0>)
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	f003 020c 	and.w	r2, r3, #12
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	429a      	cmp	r2, r3
 8003966:	d1eb      	bne.n	8003940 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b00      	cmp	r3, #0
 8003972:	d010      	beq.n	8003996 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	689a      	ldr	r2, [r3, #8]
 8003978:	4b31      	ldr	r3, [pc, #196]	@ (8003a40 <HAL_RCC_ClockConfig+0x1f0>)
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003980:	429a      	cmp	r2, r3
 8003982:	d208      	bcs.n	8003996 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003984:	4b2e      	ldr	r3, [pc, #184]	@ (8003a40 <HAL_RCC_ClockConfig+0x1f0>)
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	492b      	ldr	r1, [pc, #172]	@ (8003a40 <HAL_RCC_ClockConfig+0x1f0>)
 8003992:	4313      	orrs	r3, r2
 8003994:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003996:	4b29      	ldr	r3, [pc, #164]	@ (8003a3c <HAL_RCC_ClockConfig+0x1ec>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 0307 	and.w	r3, r3, #7
 800399e:	683a      	ldr	r2, [r7, #0]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d210      	bcs.n	80039c6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039a4:	4b25      	ldr	r3, [pc, #148]	@ (8003a3c <HAL_RCC_ClockConfig+0x1ec>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f023 0207 	bic.w	r2, r3, #7
 80039ac:	4923      	ldr	r1, [pc, #140]	@ (8003a3c <HAL_RCC_ClockConfig+0x1ec>)
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	4313      	orrs	r3, r2
 80039b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039b4:	4b21      	ldr	r3, [pc, #132]	@ (8003a3c <HAL_RCC_ClockConfig+0x1ec>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 0307 	and.w	r3, r3, #7
 80039bc:	683a      	ldr	r2, [r7, #0]
 80039be:	429a      	cmp	r2, r3
 80039c0:	d001      	beq.n	80039c6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e036      	b.n	8003a34 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 0304 	and.w	r3, r3, #4
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d008      	beq.n	80039e4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039d2:	4b1b      	ldr	r3, [pc, #108]	@ (8003a40 <HAL_RCC_ClockConfig+0x1f0>)
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	4918      	ldr	r1, [pc, #96]	@ (8003a40 <HAL_RCC_ClockConfig+0x1f0>)
 80039e0:	4313      	orrs	r3, r2
 80039e2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0308 	and.w	r3, r3, #8
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d009      	beq.n	8003a04 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039f0:	4b13      	ldr	r3, [pc, #76]	@ (8003a40 <HAL_RCC_ClockConfig+0x1f0>)
 80039f2:	689b      	ldr	r3, [r3, #8]
 80039f4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	691b      	ldr	r3, [r3, #16]
 80039fc:	00db      	lsls	r3, r3, #3
 80039fe:	4910      	ldr	r1, [pc, #64]	@ (8003a40 <HAL_RCC_ClockConfig+0x1f0>)
 8003a00:	4313      	orrs	r3, r2
 8003a02:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a04:	f000 f858 	bl	8003ab8 <HAL_RCC_GetSysClockFreq>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8003a40 <HAL_RCC_ClockConfig+0x1f0>)
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	091b      	lsrs	r3, r3, #4
 8003a10:	f003 030f 	and.w	r3, r3, #15
 8003a14:	490b      	ldr	r1, [pc, #44]	@ (8003a44 <HAL_RCC_ClockConfig+0x1f4>)
 8003a16:	5ccb      	ldrb	r3, [r1, r3]
 8003a18:	f003 031f 	and.w	r3, r3, #31
 8003a1c:	fa22 f303 	lsr.w	r3, r2, r3
 8003a20:	4a09      	ldr	r2, [pc, #36]	@ (8003a48 <HAL_RCC_ClockConfig+0x1f8>)
 8003a22:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003a24:	4b09      	ldr	r3, [pc, #36]	@ (8003a4c <HAL_RCC_ClockConfig+0x1fc>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f7fd fcad 	bl	8001388 <HAL_InitTick>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	72fb      	strb	r3, [r7, #11]

  return status;
 8003a32:	7afb      	ldrb	r3, [r7, #11]
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3710      	adds	r7, #16
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	40022000 	.word	0x40022000
 8003a40:	40021000 	.word	0x40021000
 8003a44:	08006414 	.word	0x08006414
 8003a48:	2000000c 	.word	0x2000000c
 8003a4c:	20000010 	.word	0x20000010

08003a50 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig( uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b08a      	sub	sp, #40	@ 0x28
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	60f8      	str	r0, [r7, #12]
 8003a58:	60b9      	str	r1, [r7, #8]
 8003a5a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning if no assert_param check */
  UNUSED(RCC_MCOx);

  /* MCO Clock Enable */
  __MCO1_CLK_ENABLE();
 8003a5c:	4b15      	ldr	r3, [pc, #84]	@ (8003ab4 <HAL_RCC_MCOConfig+0x64>)
 8003a5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a60:	4a14      	ldr	r2, [pc, #80]	@ (8003ab4 <HAL_RCC_MCOConfig+0x64>)
 8003a62:	f043 0301 	orr.w	r3, r3, #1
 8003a66:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a68:	4b12      	ldr	r3, [pc, #72]	@ (8003ab4 <HAL_RCC_MCOConfig+0x64>)
 8003a6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a6c:	f003 0301 	and.w	r3, r3, #1
 8003a70:	613b      	str	r3, [r7, #16]
 8003a72:	693b      	ldr	r3, [r7, #16]

  /* Configure the MCO1 pin in alternate function mode */
  GPIO_InitStruct.Pin = MCO1_PIN;
 8003a74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003a78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a7a:	2302      	movs	r3, #2
 8003a7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003a7e:	2302      	movs	r3, #2
 8003a80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a82:	2300      	movs	r3, #0
 8003a84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8003a86:	2300      	movs	r3, #0
 8003a88:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8003a8a:	f107 0314 	add.w	r3, r7, #20
 8003a8e:	4619      	mov	r1, r3
 8003a90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a94:	f7ff f85e 	bl	8002b54 <HAL_GPIO_Init>

  /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv ));
 8003a98:	4b06      	ldr	r3, [pc, #24]	@ (8003ab4 <HAL_RCC_MCOConfig+0x64>)
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	f023 42ee 	bic.w	r2, r3, #1996488704	@ 0x77000000
 8003aa0:	68b9      	ldr	r1, [r7, #8]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	430b      	orrs	r3, r1
 8003aa6:	4903      	ldr	r1, [pc, #12]	@ (8003ab4 <HAL_RCC_MCOConfig+0x64>)
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	608b      	str	r3, [r1, #8]
}
 8003aac:	bf00      	nop
 8003aae:	3728      	adds	r7, #40	@ 0x28
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	40021000 	.word	0x40021000

08003ab8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b089      	sub	sp, #36	@ 0x24
 8003abc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	61fb      	str	r3, [r7, #28]
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ac6:	4b3e      	ldr	r3, [pc, #248]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	f003 030c 	and.w	r3, r3, #12
 8003ace:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ad0:	4b3b      	ldr	r3, [pc, #236]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	f003 0303 	and.w	r3, r3, #3
 8003ad8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d005      	beq.n	8003aec <HAL_RCC_GetSysClockFreq+0x34>
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	2b0c      	cmp	r3, #12
 8003ae4:	d121      	bne.n	8003b2a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d11e      	bne.n	8003b2a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003aec:	4b34      	ldr	r3, [pc, #208]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0308 	and.w	r3, r3, #8
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d107      	bne.n	8003b08 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003af8:	4b31      	ldr	r3, [pc, #196]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003afa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003afe:	0a1b      	lsrs	r3, r3, #8
 8003b00:	f003 030f 	and.w	r3, r3, #15
 8003b04:	61fb      	str	r3, [r7, #28]
 8003b06:	e005      	b.n	8003b14 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003b08:	4b2d      	ldr	r3, [pc, #180]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	091b      	lsrs	r3, r3, #4
 8003b0e:	f003 030f 	and.w	r3, r3, #15
 8003b12:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003b14:	4a2b      	ldr	r2, [pc, #172]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b1c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d10d      	bne.n	8003b40 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003b24:	69fb      	ldr	r3, [r7, #28]
 8003b26:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b28:	e00a      	b.n	8003b40 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	2b04      	cmp	r3, #4
 8003b2e:	d102      	bne.n	8003b36 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003b30:	4b25      	ldr	r3, [pc, #148]	@ (8003bc8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003b32:	61bb      	str	r3, [r7, #24]
 8003b34:	e004      	b.n	8003b40 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	2b08      	cmp	r3, #8
 8003b3a:	d101      	bne.n	8003b40 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003b3c:	4b23      	ldr	r3, [pc, #140]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x114>)
 8003b3e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	2b0c      	cmp	r3, #12
 8003b44:	d134      	bne.n	8003bb0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b46:	4b1e      	ldr	r3, [pc, #120]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b48:	68db      	ldr	r3, [r3, #12]
 8003b4a:	f003 0303 	and.w	r3, r3, #3
 8003b4e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	2b02      	cmp	r3, #2
 8003b54:	d003      	beq.n	8003b5e <HAL_RCC_GetSysClockFreq+0xa6>
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	2b03      	cmp	r3, #3
 8003b5a:	d003      	beq.n	8003b64 <HAL_RCC_GetSysClockFreq+0xac>
 8003b5c:	e005      	b.n	8003b6a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003b5e:	4b1a      	ldr	r3, [pc, #104]	@ (8003bc8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003b60:	617b      	str	r3, [r7, #20]
      break;
 8003b62:	e005      	b.n	8003b70 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003b64:	4b19      	ldr	r3, [pc, #100]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x114>)
 8003b66:	617b      	str	r3, [r7, #20]
      break;
 8003b68:	e002      	b.n	8003b70 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003b6a:	69fb      	ldr	r3, [r7, #28]
 8003b6c:	617b      	str	r3, [r7, #20]
      break;
 8003b6e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b70:	4b13      	ldr	r3, [pc, #76]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	091b      	lsrs	r3, r3, #4
 8003b76:	f003 0307 	and.w	r3, r3, #7
 8003b7a:	3301      	adds	r3, #1
 8003b7c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003b7e:	4b10      	ldr	r3, [pc, #64]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b80:	68db      	ldr	r3, [r3, #12]
 8003b82:	0a1b      	lsrs	r3, r3, #8
 8003b84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b88:	697a      	ldr	r2, [r7, #20]
 8003b8a:	fb03 f202 	mul.w	r2, r3, r2
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b94:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b96:	4b0a      	ldr	r3, [pc, #40]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b98:	68db      	ldr	r3, [r3, #12]
 8003b9a:	0e5b      	lsrs	r3, r3, #25
 8003b9c:	f003 0303 	and.w	r3, r3, #3
 8003ba0:	3301      	adds	r3, #1
 8003ba2:	005b      	lsls	r3, r3, #1
 8003ba4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003ba6:	697a      	ldr	r2, [r7, #20]
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003bb0:	69bb      	ldr	r3, [r7, #24]
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3724      	adds	r7, #36	@ 0x24
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr
 8003bbe:	bf00      	nop
 8003bc0:	40021000 	.word	0x40021000
 8003bc4:	0800642c 	.word	0x0800642c
 8003bc8:	00f42400 	.word	0x00f42400
 8003bcc:	01312d00 	.word	0x01312d00

08003bd0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bd4:	4b03      	ldr	r3, [pc, #12]	@ (8003be4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr
 8003be2:	bf00      	nop
 8003be4:	2000000c 	.word	0x2000000c

08003be8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003bec:	f7ff fff0 	bl	8003bd0 <HAL_RCC_GetHCLKFreq>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	4b06      	ldr	r3, [pc, #24]	@ (8003c0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	0a1b      	lsrs	r3, r3, #8
 8003bf8:	f003 0307 	and.w	r3, r3, #7
 8003bfc:	4904      	ldr	r1, [pc, #16]	@ (8003c10 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003bfe:	5ccb      	ldrb	r3, [r1, r3]
 8003c00:	f003 031f 	and.w	r3, r3, #31
 8003c04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	bd80      	pop	{r7, pc}
 8003c0c:	40021000 	.word	0x40021000
 8003c10:	08006424 	.word	0x08006424

08003c14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003c18:	f7ff ffda 	bl	8003bd0 <HAL_RCC_GetHCLKFreq>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	4b06      	ldr	r3, [pc, #24]	@ (8003c38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	0adb      	lsrs	r3, r3, #11
 8003c24:	f003 0307 	and.w	r3, r3, #7
 8003c28:	4904      	ldr	r1, [pc, #16]	@ (8003c3c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003c2a:	5ccb      	ldrb	r3, [r1, r3]
 8003c2c:	f003 031f 	and.w	r3, r3, #31
 8003c30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	40021000 	.word	0x40021000
 8003c3c:	08006424 	.word	0x08006424

08003c40 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b086      	sub	sp, #24
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003c48:	2300      	movs	r3, #0
 8003c4a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003c4c:	4b2a      	ldr	r3, [pc, #168]	@ (8003cf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d003      	beq.n	8003c60 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003c58:	f7ff f9ba 	bl	8002fd0 <HAL_PWREx_GetVoltageRange>
 8003c5c:	6178      	str	r0, [r7, #20]
 8003c5e:	e014      	b.n	8003c8a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003c60:	4b25      	ldr	r3, [pc, #148]	@ (8003cf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c64:	4a24      	ldr	r2, [pc, #144]	@ (8003cf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c6c:	4b22      	ldr	r3, [pc, #136]	@ (8003cf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c74:	60fb      	str	r3, [r7, #12]
 8003c76:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003c78:	f7ff f9aa 	bl	8002fd0 <HAL_PWREx_GetVoltageRange>
 8003c7c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003c7e:	4b1e      	ldr	r3, [pc, #120]	@ (8003cf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c82:	4a1d      	ldr	r2, [pc, #116]	@ (8003cf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c88:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c90:	d10b      	bne.n	8003caa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2b80      	cmp	r3, #128	@ 0x80
 8003c96:	d919      	bls.n	8003ccc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2ba0      	cmp	r3, #160	@ 0xa0
 8003c9c:	d902      	bls.n	8003ca4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003c9e:	2302      	movs	r3, #2
 8003ca0:	613b      	str	r3, [r7, #16]
 8003ca2:	e013      	b.n	8003ccc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	613b      	str	r3, [r7, #16]
 8003ca8:	e010      	b.n	8003ccc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2b80      	cmp	r3, #128	@ 0x80
 8003cae:	d902      	bls.n	8003cb6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	613b      	str	r3, [r7, #16]
 8003cb4:	e00a      	b.n	8003ccc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2b80      	cmp	r3, #128	@ 0x80
 8003cba:	d102      	bne.n	8003cc2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003cbc:	2302      	movs	r3, #2
 8003cbe:	613b      	str	r3, [r7, #16]
 8003cc0:	e004      	b.n	8003ccc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2b70      	cmp	r3, #112	@ 0x70
 8003cc6:	d101      	bne.n	8003ccc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003cc8:	2301      	movs	r3, #1
 8003cca:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8003cfc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f023 0207 	bic.w	r2, r3, #7
 8003cd4:	4909      	ldr	r1, [pc, #36]	@ (8003cfc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003cdc:	4b07      	ldr	r3, [pc, #28]	@ (8003cfc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 0307 	and.w	r3, r3, #7
 8003ce4:	693a      	ldr	r2, [r7, #16]
 8003ce6:	429a      	cmp	r2, r3
 8003ce8:	d001      	beq.n	8003cee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e000      	b.n	8003cf0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003cee:	2300      	movs	r3, #0
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	3718      	adds	r7, #24
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	40021000 	.word	0x40021000
 8003cfc:	40022000 	.word	0x40022000

08003d00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b086      	sub	sp, #24
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003d08:	2300      	movs	r3, #0
 8003d0a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d041      	beq.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d20:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003d24:	d02a      	beq.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003d26:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003d2a:	d824      	bhi.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003d2c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d30:	d008      	beq.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003d32:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d36:	d81e      	bhi.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d00a      	beq.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003d3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d40:	d010      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003d42:	e018      	b.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d44:	4b86      	ldr	r3, [pc, #536]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	4a85      	ldr	r2, [pc, #532]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d4e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d50:	e015      	b.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	3304      	adds	r3, #4
 8003d56:	2100      	movs	r1, #0
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f000 fabb 	bl	80042d4 <RCCEx_PLLSAI1_Config>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d62:	e00c      	b.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	3320      	adds	r3, #32
 8003d68:	2100      	movs	r1, #0
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f000 fba6 	bl	80044bc <RCCEx_PLLSAI2_Config>
 8003d70:	4603      	mov	r3, r0
 8003d72:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d74:	e003      	b.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	74fb      	strb	r3, [r7, #19]
      break;
 8003d7a:	e000      	b.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003d7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d7e:	7cfb      	ldrb	r3, [r7, #19]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d10b      	bne.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d84:	4b76      	ldr	r3, [pc, #472]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d8a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d92:	4973      	ldr	r1, [pc, #460]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d94:	4313      	orrs	r3, r2
 8003d96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003d9a:	e001      	b.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d9c:	7cfb      	ldrb	r3, [r7, #19]
 8003d9e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d041      	beq.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003db0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003db4:	d02a      	beq.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003db6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003dba:	d824      	bhi.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003dbc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003dc0:	d008      	beq.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003dc2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003dc6:	d81e      	bhi.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d00a      	beq.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003dcc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003dd0:	d010      	beq.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003dd2:	e018      	b.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003dd4:	4b62      	ldr	r3, [pc, #392]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	4a61      	ldr	r2, [pc, #388]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dde:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003de0:	e015      	b.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	3304      	adds	r3, #4
 8003de6:	2100      	movs	r1, #0
 8003de8:	4618      	mov	r0, r3
 8003dea:	f000 fa73 	bl	80042d4 <RCCEx_PLLSAI1_Config>
 8003dee:	4603      	mov	r3, r0
 8003df0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003df2:	e00c      	b.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	3320      	adds	r3, #32
 8003df8:	2100      	movs	r1, #0
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f000 fb5e 	bl	80044bc <RCCEx_PLLSAI2_Config>
 8003e00:	4603      	mov	r3, r0
 8003e02:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e04:	e003      	b.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	74fb      	strb	r3, [r7, #19]
      break;
 8003e0a:	e000      	b.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003e0c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e0e:	7cfb      	ldrb	r3, [r7, #19]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d10b      	bne.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003e14:	4b52      	ldr	r3, [pc, #328]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e1a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e22:	494f      	ldr	r1, [pc, #316]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e24:	4313      	orrs	r3, r2
 8003e26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003e2a:	e001      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e2c:	7cfb      	ldrb	r3, [r7, #19]
 8003e2e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	f000 80a0 	beq.w	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e42:	4b47      	ldr	r3, [pc, #284]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d101      	bne.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e000      	b.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003e52:	2300      	movs	r3, #0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d00d      	beq.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e58:	4b41      	ldr	r3, [pc, #260]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e5c:	4a40      	ldr	r2, [pc, #256]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e62:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e64:	4b3e      	ldr	r3, [pc, #248]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e6c:	60bb      	str	r3, [r7, #8]
 8003e6e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e70:	2301      	movs	r3, #1
 8003e72:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e74:	4b3b      	ldr	r3, [pc, #236]	@ (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a3a      	ldr	r2, [pc, #232]	@ (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e7e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e80:	f7fd fad2 	bl	8001428 <HAL_GetTick>
 8003e84:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e86:	e009      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e88:	f7fd face 	bl	8001428 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d902      	bls.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	74fb      	strb	r3, [r7, #19]
        break;
 8003e9a:	e005      	b.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e9c:	4b31      	ldr	r3, [pc, #196]	@ (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d0ef      	beq.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003ea8:	7cfb      	ldrb	r3, [r7, #19]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d15c      	bne.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003eae:	4b2c      	ldr	r3, [pc, #176]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eb4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003eb8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d01f      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ec6:	697a      	ldr	r2, [r7, #20]
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d019      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003ecc:	4b24      	ldr	r3, [pc, #144]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ece:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ed2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ed6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ed8:	4b21      	ldr	r3, [pc, #132]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ede:	4a20      	ldr	r2, [pc, #128]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ee0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ee4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ee8:	4b1d      	ldr	r3, [pc, #116]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eee:	4a1c      	ldr	r2, [pc, #112]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ef0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ef4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ef8:	4a19      	ldr	r2, [pc, #100]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	f003 0301 	and.w	r3, r3, #1
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d016      	beq.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f0a:	f7fd fa8d 	bl	8001428 <HAL_GetTick>
 8003f0e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f10:	e00b      	b.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f12:	f7fd fa89 	bl	8001428 <HAL_GetTick>
 8003f16:	4602      	mov	r2, r0
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	1ad3      	subs	r3, r2, r3
 8003f1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d902      	bls.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003f24:	2303      	movs	r3, #3
 8003f26:	74fb      	strb	r3, [r7, #19]
            break;
 8003f28:	e006      	b.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f30:	f003 0302 	and.w	r3, r3, #2
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d0ec      	beq.n	8003f12 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003f38:	7cfb      	ldrb	r3, [r7, #19]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d10c      	bne.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f3e:	4b08      	ldr	r3, [pc, #32]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f44:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f4e:	4904      	ldr	r1, [pc, #16]	@ (8003f60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f50:	4313      	orrs	r3, r2
 8003f52:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003f56:	e009      	b.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f58:	7cfb      	ldrb	r3, [r7, #19]
 8003f5a:	74bb      	strb	r3, [r7, #18]
 8003f5c:	e006      	b.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003f5e:	bf00      	nop
 8003f60:	40021000 	.word	0x40021000
 8003f64:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f68:	7cfb      	ldrb	r3, [r7, #19]
 8003f6a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f6c:	7c7b      	ldrb	r3, [r7, #17]
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d105      	bne.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f72:	4b9e      	ldr	r3, [pc, #632]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f76:	4a9d      	ldr	r2, [pc, #628]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f7c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0301 	and.w	r3, r3, #1
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d00a      	beq.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f8a:	4b98      	ldr	r3, [pc, #608]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f90:	f023 0203 	bic.w	r2, r3, #3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f98:	4994      	ldr	r1, [pc, #592]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0302 	and.w	r3, r3, #2
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d00a      	beq.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003fac:	4b8f      	ldr	r3, [pc, #572]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fb2:	f023 020c 	bic.w	r2, r3, #12
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fba:	498c      	ldr	r1, [pc, #560]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0304 	and.w	r3, r3, #4
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d00a      	beq.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003fce:	4b87      	ldr	r3, [pc, #540]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fd4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fdc:	4983      	ldr	r1, [pc, #524]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 0308 	and.w	r3, r3, #8
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d00a      	beq.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003ff0:	4b7e      	ldr	r3, [pc, #504]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ff6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ffe:	497b      	ldr	r1, [pc, #492]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004000:	4313      	orrs	r3, r2
 8004002:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 0310 	and.w	r3, r3, #16
 800400e:	2b00      	cmp	r3, #0
 8004010:	d00a      	beq.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004012:	4b76      	ldr	r3, [pc, #472]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004014:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004018:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004020:	4972      	ldr	r1, [pc, #456]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004022:	4313      	orrs	r3, r2
 8004024:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f003 0320 	and.w	r3, r3, #32
 8004030:	2b00      	cmp	r3, #0
 8004032:	d00a      	beq.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004034:	4b6d      	ldr	r3, [pc, #436]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004036:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800403a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004042:	496a      	ldr	r1, [pc, #424]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004044:	4313      	orrs	r3, r2
 8004046:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00a      	beq.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004056:	4b65      	ldr	r3, [pc, #404]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004058:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800405c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004064:	4961      	ldr	r1, [pc, #388]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004066:	4313      	orrs	r3, r2
 8004068:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004074:	2b00      	cmp	r3, #0
 8004076:	d00a      	beq.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004078:	4b5c      	ldr	r3, [pc, #368]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800407a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800407e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004086:	4959      	ldr	r1, [pc, #356]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004088:	4313      	orrs	r3, r2
 800408a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004096:	2b00      	cmp	r3, #0
 8004098:	d00a      	beq.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800409a:	4b54      	ldr	r3, [pc, #336]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800409c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040a0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040a8:	4950      	ldr	r1, [pc, #320]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040aa:	4313      	orrs	r3, r2
 80040ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d00a      	beq.n	80040d2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80040bc:	4b4b      	ldr	r3, [pc, #300]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040c2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040ca:	4948      	ldr	r1, [pc, #288]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040cc:	4313      	orrs	r3, r2
 80040ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d00a      	beq.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80040de:	4b43      	ldr	r3, [pc, #268]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040e4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ec:	493f      	ldr	r1, [pc, #252]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040ee:	4313      	orrs	r3, r2
 80040f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d028      	beq.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004100:	4b3a      	ldr	r3, [pc, #232]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004106:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800410e:	4937      	ldr	r1, [pc, #220]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004110:	4313      	orrs	r3, r2
 8004112:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800411a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800411e:	d106      	bne.n	800412e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004120:	4b32      	ldr	r3, [pc, #200]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004122:	68db      	ldr	r3, [r3, #12]
 8004124:	4a31      	ldr	r2, [pc, #196]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004126:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800412a:	60d3      	str	r3, [r2, #12]
 800412c:	e011      	b.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004132:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004136:	d10c      	bne.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	3304      	adds	r3, #4
 800413c:	2101      	movs	r1, #1
 800413e:	4618      	mov	r0, r3
 8004140:	f000 f8c8 	bl	80042d4 <RCCEx_PLLSAI1_Config>
 8004144:	4603      	mov	r3, r0
 8004146:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004148:	7cfb      	ldrb	r3, [r7, #19]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d001      	beq.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800414e:	7cfb      	ldrb	r3, [r7, #19]
 8004150:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d028      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800415e:	4b23      	ldr	r3, [pc, #140]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004160:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004164:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800416c:	491f      	ldr	r1, [pc, #124]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800416e:	4313      	orrs	r3, r2
 8004170:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004178:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800417c:	d106      	bne.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800417e:	4b1b      	ldr	r3, [pc, #108]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004180:	68db      	ldr	r3, [r3, #12]
 8004182:	4a1a      	ldr	r2, [pc, #104]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004184:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004188:	60d3      	str	r3, [r2, #12]
 800418a:	e011      	b.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004190:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004194:	d10c      	bne.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	3304      	adds	r3, #4
 800419a:	2101      	movs	r1, #1
 800419c:	4618      	mov	r0, r3
 800419e:	f000 f899 	bl	80042d4 <RCCEx_PLLSAI1_Config>
 80041a2:	4603      	mov	r3, r0
 80041a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041a6:	7cfb      	ldrb	r3, [r7, #19]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d001      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80041ac:	7cfb      	ldrb	r3, [r7, #19]
 80041ae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d02b      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80041bc:	4b0b      	ldr	r3, [pc, #44]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041ca:	4908      	ldr	r1, [pc, #32]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041cc:	4313      	orrs	r3, r2
 80041ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041da:	d109      	bne.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041dc:	4b03      	ldr	r3, [pc, #12]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	4a02      	ldr	r2, [pc, #8]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80041e6:	60d3      	str	r3, [r2, #12]
 80041e8:	e014      	b.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80041ea:	bf00      	nop
 80041ec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80041f8:	d10c      	bne.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	3304      	adds	r3, #4
 80041fe:	2101      	movs	r1, #1
 8004200:	4618      	mov	r0, r3
 8004202:	f000 f867 	bl	80042d4 <RCCEx_PLLSAI1_Config>
 8004206:	4603      	mov	r3, r0
 8004208:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800420a:	7cfb      	ldrb	r3, [r7, #19]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d001      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004210:	7cfb      	ldrb	r3, [r7, #19]
 8004212:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800421c:	2b00      	cmp	r3, #0
 800421e:	d02f      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004220:	4b2b      	ldr	r3, [pc, #172]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004226:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800422e:	4928      	ldr	r1, [pc, #160]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004230:	4313      	orrs	r3, r2
 8004232:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800423a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800423e:	d10d      	bne.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	3304      	adds	r3, #4
 8004244:	2102      	movs	r1, #2
 8004246:	4618      	mov	r0, r3
 8004248:	f000 f844 	bl	80042d4 <RCCEx_PLLSAI1_Config>
 800424c:	4603      	mov	r3, r0
 800424e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004250:	7cfb      	ldrb	r3, [r7, #19]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d014      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004256:	7cfb      	ldrb	r3, [r7, #19]
 8004258:	74bb      	strb	r3, [r7, #18]
 800425a:	e011      	b.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004260:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004264:	d10c      	bne.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	3320      	adds	r3, #32
 800426a:	2102      	movs	r1, #2
 800426c:	4618      	mov	r0, r3
 800426e:	f000 f925 	bl	80044bc <RCCEx_PLLSAI2_Config>
 8004272:	4603      	mov	r3, r0
 8004274:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004276:	7cfb      	ldrb	r3, [r7, #19]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d001      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800427c:	7cfb      	ldrb	r3, [r7, #19]
 800427e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004288:	2b00      	cmp	r3, #0
 800428a:	d00a      	beq.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800428c:	4b10      	ldr	r3, [pc, #64]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800428e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004292:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800429a:	490d      	ldr	r1, [pc, #52]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800429c:	4313      	orrs	r3, r2
 800429e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d00b      	beq.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80042ae:	4b08      	ldr	r3, [pc, #32]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80042b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042b4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042be:	4904      	ldr	r1, [pc, #16]	@ (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80042c0:	4313      	orrs	r3, r2
 80042c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80042c6:	7cbb      	ldrb	r3, [r7, #18]
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3718      	adds	r7, #24
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}
 80042d0:	40021000 	.word	0x40021000

080042d4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b084      	sub	sp, #16
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80042de:	2300      	movs	r3, #0
 80042e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80042e2:	4b75      	ldr	r3, [pc, #468]	@ (80044b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	f003 0303 	and.w	r3, r3, #3
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d018      	beq.n	8004320 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80042ee:	4b72      	ldr	r3, [pc, #456]	@ (80044b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042f0:	68db      	ldr	r3, [r3, #12]
 80042f2:	f003 0203 	and.w	r2, r3, #3
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d10d      	bne.n	800431a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
       ||
 8004302:	2b00      	cmp	r3, #0
 8004304:	d009      	beq.n	800431a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004306:	4b6c      	ldr	r3, [pc, #432]	@ (80044b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004308:	68db      	ldr	r3, [r3, #12]
 800430a:	091b      	lsrs	r3, r3, #4
 800430c:	f003 0307 	and.w	r3, r3, #7
 8004310:	1c5a      	adds	r2, r3, #1
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	685b      	ldr	r3, [r3, #4]
       ||
 8004316:	429a      	cmp	r2, r3
 8004318:	d047      	beq.n	80043aa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	73fb      	strb	r3, [r7, #15]
 800431e:	e044      	b.n	80043aa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	2b03      	cmp	r3, #3
 8004326:	d018      	beq.n	800435a <RCCEx_PLLSAI1_Config+0x86>
 8004328:	2b03      	cmp	r3, #3
 800432a:	d825      	bhi.n	8004378 <RCCEx_PLLSAI1_Config+0xa4>
 800432c:	2b01      	cmp	r3, #1
 800432e:	d002      	beq.n	8004336 <RCCEx_PLLSAI1_Config+0x62>
 8004330:	2b02      	cmp	r3, #2
 8004332:	d009      	beq.n	8004348 <RCCEx_PLLSAI1_Config+0x74>
 8004334:	e020      	b.n	8004378 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004336:	4b60      	ldr	r3, [pc, #384]	@ (80044b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f003 0302 	and.w	r3, r3, #2
 800433e:	2b00      	cmp	r3, #0
 8004340:	d11d      	bne.n	800437e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004346:	e01a      	b.n	800437e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004348:	4b5b      	ldr	r3, [pc, #364]	@ (80044b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004350:	2b00      	cmp	r3, #0
 8004352:	d116      	bne.n	8004382 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004358:	e013      	b.n	8004382 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800435a:	4b57      	ldr	r3, [pc, #348]	@ (80044b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004362:	2b00      	cmp	r3, #0
 8004364:	d10f      	bne.n	8004386 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004366:	4b54      	ldr	r3, [pc, #336]	@ (80044b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800436e:	2b00      	cmp	r3, #0
 8004370:	d109      	bne.n	8004386 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004376:	e006      	b.n	8004386 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	73fb      	strb	r3, [r7, #15]
      break;
 800437c:	e004      	b.n	8004388 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800437e:	bf00      	nop
 8004380:	e002      	b.n	8004388 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004382:	bf00      	nop
 8004384:	e000      	b.n	8004388 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004386:	bf00      	nop
    }

    if(status == HAL_OK)
 8004388:	7bfb      	ldrb	r3, [r7, #15]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d10d      	bne.n	80043aa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800438e:	4b4a      	ldr	r3, [pc, #296]	@ (80044b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6819      	ldr	r1, [r3, #0]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	3b01      	subs	r3, #1
 80043a0:	011b      	lsls	r3, r3, #4
 80043a2:	430b      	orrs	r3, r1
 80043a4:	4944      	ldr	r1, [pc, #272]	@ (80044b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043a6:	4313      	orrs	r3, r2
 80043a8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80043aa:	7bfb      	ldrb	r3, [r7, #15]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d17d      	bne.n	80044ac <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80043b0:	4b41      	ldr	r3, [pc, #260]	@ (80044b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a40      	ldr	r2, [pc, #256]	@ (80044b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80043ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043bc:	f7fd f834 	bl	8001428 <HAL_GetTick>
 80043c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80043c2:	e009      	b.n	80043d8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80043c4:	f7fd f830 	bl	8001428 <HAL_GetTick>
 80043c8:	4602      	mov	r2, r0
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	1ad3      	subs	r3, r2, r3
 80043ce:	2b02      	cmp	r3, #2
 80043d0:	d902      	bls.n	80043d8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	73fb      	strb	r3, [r7, #15]
        break;
 80043d6:	e005      	b.n	80043e4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80043d8:	4b37      	ldr	r3, [pc, #220]	@ (80044b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d1ef      	bne.n	80043c4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80043e4:	7bfb      	ldrb	r3, [r7, #15]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d160      	bne.n	80044ac <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d111      	bne.n	8004414 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043f0:	4b31      	ldr	r3, [pc, #196]	@ (80044b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043f2:	691b      	ldr	r3, [r3, #16]
 80043f4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80043f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	6892      	ldr	r2, [r2, #8]
 8004400:	0211      	lsls	r1, r2, #8
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	68d2      	ldr	r2, [r2, #12]
 8004406:	0912      	lsrs	r2, r2, #4
 8004408:	0452      	lsls	r2, r2, #17
 800440a:	430a      	orrs	r2, r1
 800440c:	492a      	ldr	r1, [pc, #168]	@ (80044b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800440e:	4313      	orrs	r3, r2
 8004410:	610b      	str	r3, [r1, #16]
 8004412:	e027      	b.n	8004464 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	2b01      	cmp	r3, #1
 8004418:	d112      	bne.n	8004440 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800441a:	4b27      	ldr	r3, [pc, #156]	@ (80044b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800441c:	691b      	ldr	r3, [r3, #16]
 800441e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004422:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	6892      	ldr	r2, [r2, #8]
 800442a:	0211      	lsls	r1, r2, #8
 800442c:	687a      	ldr	r2, [r7, #4]
 800442e:	6912      	ldr	r2, [r2, #16]
 8004430:	0852      	lsrs	r2, r2, #1
 8004432:	3a01      	subs	r2, #1
 8004434:	0552      	lsls	r2, r2, #21
 8004436:	430a      	orrs	r2, r1
 8004438:	491f      	ldr	r1, [pc, #124]	@ (80044b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800443a:	4313      	orrs	r3, r2
 800443c:	610b      	str	r3, [r1, #16]
 800443e:	e011      	b.n	8004464 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004440:	4b1d      	ldr	r3, [pc, #116]	@ (80044b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004442:	691b      	ldr	r3, [r3, #16]
 8004444:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004448:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800444c:	687a      	ldr	r2, [r7, #4]
 800444e:	6892      	ldr	r2, [r2, #8]
 8004450:	0211      	lsls	r1, r2, #8
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	6952      	ldr	r2, [r2, #20]
 8004456:	0852      	lsrs	r2, r2, #1
 8004458:	3a01      	subs	r2, #1
 800445a:	0652      	lsls	r2, r2, #25
 800445c:	430a      	orrs	r2, r1
 800445e:	4916      	ldr	r1, [pc, #88]	@ (80044b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004460:	4313      	orrs	r3, r2
 8004462:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004464:	4b14      	ldr	r3, [pc, #80]	@ (80044b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a13      	ldr	r2, [pc, #76]	@ (80044b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800446a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800446e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004470:	f7fc ffda 	bl	8001428 <HAL_GetTick>
 8004474:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004476:	e009      	b.n	800448c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004478:	f7fc ffd6 	bl	8001428 <HAL_GetTick>
 800447c:	4602      	mov	r2, r0
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	2b02      	cmp	r3, #2
 8004484:	d902      	bls.n	800448c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004486:	2303      	movs	r3, #3
 8004488:	73fb      	strb	r3, [r7, #15]
          break;
 800448a:	e005      	b.n	8004498 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800448c:	4b0a      	ldr	r3, [pc, #40]	@ (80044b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004494:	2b00      	cmp	r3, #0
 8004496:	d0ef      	beq.n	8004478 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004498:	7bfb      	ldrb	r3, [r7, #15]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d106      	bne.n	80044ac <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800449e:	4b06      	ldr	r3, [pc, #24]	@ (80044b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044a0:	691a      	ldr	r2, [r3, #16]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	699b      	ldr	r3, [r3, #24]
 80044a6:	4904      	ldr	r1, [pc, #16]	@ (80044b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80044ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3710      	adds	r7, #16
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop
 80044b8:	40021000 	.word	0x40021000

080044bc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b084      	sub	sp, #16
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
 80044c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80044c6:	2300      	movs	r3, #0
 80044c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80044ca:	4b6a      	ldr	r3, [pc, #424]	@ (8004674 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	f003 0303 	and.w	r3, r3, #3
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d018      	beq.n	8004508 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80044d6:	4b67      	ldr	r3, [pc, #412]	@ (8004674 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044d8:	68db      	ldr	r3, [r3, #12]
 80044da:	f003 0203 	and.w	r2, r3, #3
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d10d      	bne.n	8004502 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
       ||
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d009      	beq.n	8004502 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80044ee:	4b61      	ldr	r3, [pc, #388]	@ (8004674 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	091b      	lsrs	r3, r3, #4
 80044f4:	f003 0307 	and.w	r3, r3, #7
 80044f8:	1c5a      	adds	r2, r3, #1
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	685b      	ldr	r3, [r3, #4]
       ||
 80044fe:	429a      	cmp	r2, r3
 8004500:	d047      	beq.n	8004592 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	73fb      	strb	r3, [r7, #15]
 8004506:	e044      	b.n	8004592 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	2b03      	cmp	r3, #3
 800450e:	d018      	beq.n	8004542 <RCCEx_PLLSAI2_Config+0x86>
 8004510:	2b03      	cmp	r3, #3
 8004512:	d825      	bhi.n	8004560 <RCCEx_PLLSAI2_Config+0xa4>
 8004514:	2b01      	cmp	r3, #1
 8004516:	d002      	beq.n	800451e <RCCEx_PLLSAI2_Config+0x62>
 8004518:	2b02      	cmp	r3, #2
 800451a:	d009      	beq.n	8004530 <RCCEx_PLLSAI2_Config+0x74>
 800451c:	e020      	b.n	8004560 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800451e:	4b55      	ldr	r3, [pc, #340]	@ (8004674 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 0302 	and.w	r3, r3, #2
 8004526:	2b00      	cmp	r3, #0
 8004528:	d11d      	bne.n	8004566 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800452e:	e01a      	b.n	8004566 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004530:	4b50      	ldr	r3, [pc, #320]	@ (8004674 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004538:	2b00      	cmp	r3, #0
 800453a:	d116      	bne.n	800456a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004540:	e013      	b.n	800456a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004542:	4b4c      	ldr	r3, [pc, #304]	@ (8004674 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d10f      	bne.n	800456e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800454e:	4b49      	ldr	r3, [pc, #292]	@ (8004674 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004556:	2b00      	cmp	r3, #0
 8004558:	d109      	bne.n	800456e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800455a:	2301      	movs	r3, #1
 800455c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800455e:	e006      	b.n	800456e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	73fb      	strb	r3, [r7, #15]
      break;
 8004564:	e004      	b.n	8004570 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004566:	bf00      	nop
 8004568:	e002      	b.n	8004570 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800456a:	bf00      	nop
 800456c:	e000      	b.n	8004570 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800456e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004570:	7bfb      	ldrb	r3, [r7, #15]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d10d      	bne.n	8004592 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004576:	4b3f      	ldr	r3, [pc, #252]	@ (8004674 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004578:	68db      	ldr	r3, [r3, #12]
 800457a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6819      	ldr	r1, [r3, #0]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	3b01      	subs	r3, #1
 8004588:	011b      	lsls	r3, r3, #4
 800458a:	430b      	orrs	r3, r1
 800458c:	4939      	ldr	r1, [pc, #228]	@ (8004674 <RCCEx_PLLSAI2_Config+0x1b8>)
 800458e:	4313      	orrs	r3, r2
 8004590:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004592:	7bfb      	ldrb	r3, [r7, #15]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d167      	bne.n	8004668 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004598:	4b36      	ldr	r3, [pc, #216]	@ (8004674 <RCCEx_PLLSAI2_Config+0x1b8>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a35      	ldr	r2, [pc, #212]	@ (8004674 <RCCEx_PLLSAI2_Config+0x1b8>)
 800459e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045a4:	f7fc ff40 	bl	8001428 <HAL_GetTick>
 80045a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80045aa:	e009      	b.n	80045c0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80045ac:	f7fc ff3c 	bl	8001428 <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d902      	bls.n	80045c0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	73fb      	strb	r3, [r7, #15]
        break;
 80045be:	e005      	b.n	80045cc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80045c0:	4b2c      	ldr	r3, [pc, #176]	@ (8004674 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d1ef      	bne.n	80045ac <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80045cc:	7bfb      	ldrb	r3, [r7, #15]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d14a      	bne.n	8004668 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d111      	bne.n	80045fc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80045d8:	4b26      	ldr	r3, [pc, #152]	@ (8004674 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045da:	695b      	ldr	r3, [r3, #20]
 80045dc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80045e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	6892      	ldr	r2, [r2, #8]
 80045e8:	0211      	lsls	r1, r2, #8
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	68d2      	ldr	r2, [r2, #12]
 80045ee:	0912      	lsrs	r2, r2, #4
 80045f0:	0452      	lsls	r2, r2, #17
 80045f2:	430a      	orrs	r2, r1
 80045f4:	491f      	ldr	r1, [pc, #124]	@ (8004674 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045f6:	4313      	orrs	r3, r2
 80045f8:	614b      	str	r3, [r1, #20]
 80045fa:	e011      	b.n	8004620 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80045fc:	4b1d      	ldr	r3, [pc, #116]	@ (8004674 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045fe:	695b      	ldr	r3, [r3, #20]
 8004600:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004604:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	6892      	ldr	r2, [r2, #8]
 800460c:	0211      	lsls	r1, r2, #8
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	6912      	ldr	r2, [r2, #16]
 8004612:	0852      	lsrs	r2, r2, #1
 8004614:	3a01      	subs	r2, #1
 8004616:	0652      	lsls	r2, r2, #25
 8004618:	430a      	orrs	r2, r1
 800461a:	4916      	ldr	r1, [pc, #88]	@ (8004674 <RCCEx_PLLSAI2_Config+0x1b8>)
 800461c:	4313      	orrs	r3, r2
 800461e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004620:	4b14      	ldr	r3, [pc, #80]	@ (8004674 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a13      	ldr	r2, [pc, #76]	@ (8004674 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004626:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800462a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800462c:	f7fc fefc 	bl	8001428 <HAL_GetTick>
 8004630:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004632:	e009      	b.n	8004648 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004634:	f7fc fef8 	bl	8001428 <HAL_GetTick>
 8004638:	4602      	mov	r2, r0
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	1ad3      	subs	r3, r2, r3
 800463e:	2b02      	cmp	r3, #2
 8004640:	d902      	bls.n	8004648 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004642:	2303      	movs	r3, #3
 8004644:	73fb      	strb	r3, [r7, #15]
          break;
 8004646:	e005      	b.n	8004654 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004648:	4b0a      	ldr	r3, [pc, #40]	@ (8004674 <RCCEx_PLLSAI2_Config+0x1b8>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004650:	2b00      	cmp	r3, #0
 8004652:	d0ef      	beq.n	8004634 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004654:	7bfb      	ldrb	r3, [r7, #15]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d106      	bne.n	8004668 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800465a:	4b06      	ldr	r3, [pc, #24]	@ (8004674 <RCCEx_PLLSAI2_Config+0x1b8>)
 800465c:	695a      	ldr	r2, [r3, #20]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	695b      	ldr	r3, [r3, #20]
 8004662:	4904      	ldr	r1, [pc, #16]	@ (8004674 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004664:	4313      	orrs	r3, r2
 8004666:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004668:	7bfb      	ldrb	r3, [r7, #15]
}
 800466a:	4618      	mov	r0, r3
 800466c:	3710      	adds	r7, #16
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	40021000 	.word	0x40021000

08004678 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b082      	sub	sp, #8
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d101      	bne.n	800468a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e049      	b.n	800471e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004690:	b2db      	uxtb	r3, r3
 8004692:	2b00      	cmp	r3, #0
 8004694:	d106      	bne.n	80046a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f7fc fce0 	bl	8001064 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2202      	movs	r2, #2
 80046a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	3304      	adds	r3, #4
 80046b4:	4619      	mov	r1, r3
 80046b6:	4610      	mov	r0, r2
 80046b8:	f000 fc10 	bl	8004edc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2201      	movs	r2, #1
 80046f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800471c:	2300      	movs	r3, #0
}
 800471e:	4618      	mov	r0, r3
 8004720:	3708      	adds	r7, #8
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}

08004726 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004726:	b580      	push	{r7, lr}
 8004728:	b082      	sub	sp, #8
 800472a:	af00      	add	r7, sp, #0
 800472c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d101      	bne.n	8004738 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004734:	2301      	movs	r3, #1
 8004736:	e049      	b.n	80047cc <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800473e:	b2db      	uxtb	r3, r3
 8004740:	2b00      	cmp	r3, #0
 8004742:	d106      	bne.n	8004752 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2200      	movs	r2, #0
 8004748:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f000 f841 	bl	80047d4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2202      	movs	r2, #2
 8004756:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	3304      	adds	r3, #4
 8004762:	4619      	mov	r1, r3
 8004764:	4610      	mov	r0, r2
 8004766:	f000 fbb9 	bl	8004edc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2201      	movs	r2, #1
 800476e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2201      	movs	r2, #1
 8004776:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2201      	movs	r2, #1
 800477e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2201      	movs	r2, #1
 8004786:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2201      	movs	r2, #1
 800478e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2201      	movs	r2, #1
 8004796:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2201      	movs	r2, #1
 800479e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2201      	movs	r2, #1
 80047a6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2201      	movs	r2, #1
 80047ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2201      	movs	r2, #1
 80047b6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2201      	movs	r2, #1
 80047be:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2201      	movs	r2, #1
 80047c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80047ca:	2300      	movs	r3, #0
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	3708      	adds	r7, #8
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}

080047d4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b083      	sub	sp, #12
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80047dc:	bf00      	nop
 80047de:	370c      	adds	r7, #12
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr

080047e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b084      	sub	sp, #16
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d109      	bne.n	800480c <HAL_TIM_PWM_Start+0x24>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80047fe:	b2db      	uxtb	r3, r3
 8004800:	2b01      	cmp	r3, #1
 8004802:	bf14      	ite	ne
 8004804:	2301      	movne	r3, #1
 8004806:	2300      	moveq	r3, #0
 8004808:	b2db      	uxtb	r3, r3
 800480a:	e03c      	b.n	8004886 <HAL_TIM_PWM_Start+0x9e>
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	2b04      	cmp	r3, #4
 8004810:	d109      	bne.n	8004826 <HAL_TIM_PWM_Start+0x3e>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004818:	b2db      	uxtb	r3, r3
 800481a:	2b01      	cmp	r3, #1
 800481c:	bf14      	ite	ne
 800481e:	2301      	movne	r3, #1
 8004820:	2300      	moveq	r3, #0
 8004822:	b2db      	uxtb	r3, r3
 8004824:	e02f      	b.n	8004886 <HAL_TIM_PWM_Start+0x9e>
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	2b08      	cmp	r3, #8
 800482a:	d109      	bne.n	8004840 <HAL_TIM_PWM_Start+0x58>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004832:	b2db      	uxtb	r3, r3
 8004834:	2b01      	cmp	r3, #1
 8004836:	bf14      	ite	ne
 8004838:	2301      	movne	r3, #1
 800483a:	2300      	moveq	r3, #0
 800483c:	b2db      	uxtb	r3, r3
 800483e:	e022      	b.n	8004886 <HAL_TIM_PWM_Start+0x9e>
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	2b0c      	cmp	r3, #12
 8004844:	d109      	bne.n	800485a <HAL_TIM_PWM_Start+0x72>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800484c:	b2db      	uxtb	r3, r3
 800484e:	2b01      	cmp	r3, #1
 8004850:	bf14      	ite	ne
 8004852:	2301      	movne	r3, #1
 8004854:	2300      	moveq	r3, #0
 8004856:	b2db      	uxtb	r3, r3
 8004858:	e015      	b.n	8004886 <HAL_TIM_PWM_Start+0x9e>
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	2b10      	cmp	r3, #16
 800485e:	d109      	bne.n	8004874 <HAL_TIM_PWM_Start+0x8c>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004866:	b2db      	uxtb	r3, r3
 8004868:	2b01      	cmp	r3, #1
 800486a:	bf14      	ite	ne
 800486c:	2301      	movne	r3, #1
 800486e:	2300      	moveq	r3, #0
 8004870:	b2db      	uxtb	r3, r3
 8004872:	e008      	b.n	8004886 <HAL_TIM_PWM_Start+0x9e>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800487a:	b2db      	uxtb	r3, r3
 800487c:	2b01      	cmp	r3, #1
 800487e:	bf14      	ite	ne
 8004880:	2301      	movne	r3, #1
 8004882:	2300      	moveq	r3, #0
 8004884:	b2db      	uxtb	r3, r3
 8004886:	2b00      	cmp	r3, #0
 8004888:	d001      	beq.n	800488e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	e09c      	b.n	80049c8 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d104      	bne.n	800489e <HAL_TIM_PWM_Start+0xb6>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2202      	movs	r2, #2
 8004898:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800489c:	e023      	b.n	80048e6 <HAL_TIM_PWM_Start+0xfe>
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	2b04      	cmp	r3, #4
 80048a2:	d104      	bne.n	80048ae <HAL_TIM_PWM_Start+0xc6>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2202      	movs	r2, #2
 80048a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048ac:	e01b      	b.n	80048e6 <HAL_TIM_PWM_Start+0xfe>
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	2b08      	cmp	r3, #8
 80048b2:	d104      	bne.n	80048be <HAL_TIM_PWM_Start+0xd6>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2202      	movs	r2, #2
 80048b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048bc:	e013      	b.n	80048e6 <HAL_TIM_PWM_Start+0xfe>
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	2b0c      	cmp	r3, #12
 80048c2:	d104      	bne.n	80048ce <HAL_TIM_PWM_Start+0xe6>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2202      	movs	r2, #2
 80048c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80048cc:	e00b      	b.n	80048e6 <HAL_TIM_PWM_Start+0xfe>
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	2b10      	cmp	r3, #16
 80048d2:	d104      	bne.n	80048de <HAL_TIM_PWM_Start+0xf6>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2202      	movs	r2, #2
 80048d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048dc:	e003      	b.n	80048e6 <HAL_TIM_PWM_Start+0xfe>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2202      	movs	r2, #2
 80048e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	2201      	movs	r2, #1
 80048ec:	6839      	ldr	r1, [r7, #0]
 80048ee:	4618      	mov	r0, r3
 80048f0:	f000 ff0a 	bl	8005708 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a35      	ldr	r2, [pc, #212]	@ (80049d0 <HAL_TIM_PWM_Start+0x1e8>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d013      	beq.n	8004926 <HAL_TIM_PWM_Start+0x13e>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a34      	ldr	r2, [pc, #208]	@ (80049d4 <HAL_TIM_PWM_Start+0x1ec>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d00e      	beq.n	8004926 <HAL_TIM_PWM_Start+0x13e>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a32      	ldr	r2, [pc, #200]	@ (80049d8 <HAL_TIM_PWM_Start+0x1f0>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d009      	beq.n	8004926 <HAL_TIM_PWM_Start+0x13e>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a31      	ldr	r2, [pc, #196]	@ (80049dc <HAL_TIM_PWM_Start+0x1f4>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d004      	beq.n	8004926 <HAL_TIM_PWM_Start+0x13e>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a2f      	ldr	r2, [pc, #188]	@ (80049e0 <HAL_TIM_PWM_Start+0x1f8>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d101      	bne.n	800492a <HAL_TIM_PWM_Start+0x142>
 8004926:	2301      	movs	r3, #1
 8004928:	e000      	b.n	800492c <HAL_TIM_PWM_Start+0x144>
 800492a:	2300      	movs	r3, #0
 800492c:	2b00      	cmp	r3, #0
 800492e:	d007      	beq.n	8004940 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800493e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a22      	ldr	r2, [pc, #136]	@ (80049d0 <HAL_TIM_PWM_Start+0x1e8>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d01d      	beq.n	8004986 <HAL_TIM_PWM_Start+0x19e>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004952:	d018      	beq.n	8004986 <HAL_TIM_PWM_Start+0x19e>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a22      	ldr	r2, [pc, #136]	@ (80049e4 <HAL_TIM_PWM_Start+0x1fc>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d013      	beq.n	8004986 <HAL_TIM_PWM_Start+0x19e>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a21      	ldr	r2, [pc, #132]	@ (80049e8 <HAL_TIM_PWM_Start+0x200>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d00e      	beq.n	8004986 <HAL_TIM_PWM_Start+0x19e>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a1f      	ldr	r2, [pc, #124]	@ (80049ec <HAL_TIM_PWM_Start+0x204>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d009      	beq.n	8004986 <HAL_TIM_PWM_Start+0x19e>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a17      	ldr	r2, [pc, #92]	@ (80049d4 <HAL_TIM_PWM_Start+0x1ec>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d004      	beq.n	8004986 <HAL_TIM_PWM_Start+0x19e>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a15      	ldr	r2, [pc, #84]	@ (80049d8 <HAL_TIM_PWM_Start+0x1f0>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d115      	bne.n	80049b2 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	689a      	ldr	r2, [r3, #8]
 800498c:	4b18      	ldr	r3, [pc, #96]	@ (80049f0 <HAL_TIM_PWM_Start+0x208>)
 800498e:	4013      	ands	r3, r2
 8004990:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2b06      	cmp	r3, #6
 8004996:	d015      	beq.n	80049c4 <HAL_TIM_PWM_Start+0x1dc>
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800499e:	d011      	beq.n	80049c4 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f042 0201 	orr.w	r2, r2, #1
 80049ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049b0:	e008      	b.n	80049c4 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f042 0201 	orr.w	r2, r2, #1
 80049c0:	601a      	str	r2, [r3, #0]
 80049c2:	e000      	b.n	80049c6 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049c4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80049c6:	2300      	movs	r3, #0
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3710      	adds	r7, #16
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}
 80049d0:	40012c00 	.word	0x40012c00
 80049d4:	40013400 	.word	0x40013400
 80049d8:	40014000 	.word	0x40014000
 80049dc:	40014400 	.word	0x40014400
 80049e0:	40014800 	.word	0x40014800
 80049e4:	40000400 	.word	0x40000400
 80049e8:	40000800 	.word	0x40000800
 80049ec:	40000c00 	.word	0x40000c00
 80049f0:	00010007 	.word	0x00010007

080049f4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b082      	sub	sp, #8
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	2200      	movs	r2, #0
 8004a04:	6839      	ldr	r1, [r7, #0]
 8004a06:	4618      	mov	r0, r3
 8004a08:	f000 fe7e 	bl	8005708 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a3e      	ldr	r2, [pc, #248]	@ (8004b0c <HAL_TIM_PWM_Stop+0x118>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d013      	beq.n	8004a3e <HAL_TIM_PWM_Stop+0x4a>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a3d      	ldr	r2, [pc, #244]	@ (8004b10 <HAL_TIM_PWM_Stop+0x11c>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d00e      	beq.n	8004a3e <HAL_TIM_PWM_Stop+0x4a>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a3b      	ldr	r2, [pc, #236]	@ (8004b14 <HAL_TIM_PWM_Stop+0x120>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d009      	beq.n	8004a3e <HAL_TIM_PWM_Stop+0x4a>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a3a      	ldr	r2, [pc, #232]	@ (8004b18 <HAL_TIM_PWM_Stop+0x124>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d004      	beq.n	8004a3e <HAL_TIM_PWM_Stop+0x4a>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a38      	ldr	r2, [pc, #224]	@ (8004b1c <HAL_TIM_PWM_Stop+0x128>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d101      	bne.n	8004a42 <HAL_TIM_PWM_Stop+0x4e>
 8004a3e:	2301      	movs	r3, #1
 8004a40:	e000      	b.n	8004a44 <HAL_TIM_PWM_Stop+0x50>
 8004a42:	2300      	movs	r3, #0
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d017      	beq.n	8004a78 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	6a1a      	ldr	r2, [r3, #32]
 8004a4e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004a52:	4013      	ands	r3, r2
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d10f      	bne.n	8004a78 <HAL_TIM_PWM_Stop+0x84>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	6a1a      	ldr	r2, [r3, #32]
 8004a5e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004a62:	4013      	ands	r3, r2
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d107      	bne.n	8004a78 <HAL_TIM_PWM_Stop+0x84>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004a76:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	6a1a      	ldr	r2, [r3, #32]
 8004a7e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004a82:	4013      	ands	r3, r2
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d10f      	bne.n	8004aa8 <HAL_TIM_PWM_Stop+0xb4>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	6a1a      	ldr	r2, [r3, #32]
 8004a8e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004a92:	4013      	ands	r3, r2
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d107      	bne.n	8004aa8 <HAL_TIM_PWM_Stop+0xb4>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f022 0201 	bic.w	r2, r2, #1
 8004aa6:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d104      	bne.n	8004ab8 <HAL_TIM_PWM_Stop+0xc4>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ab6:	e023      	b.n	8004b00 <HAL_TIM_PWM_Stop+0x10c>
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	2b04      	cmp	r3, #4
 8004abc:	d104      	bne.n	8004ac8 <HAL_TIM_PWM_Stop+0xd4>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ac6:	e01b      	b.n	8004b00 <HAL_TIM_PWM_Stop+0x10c>
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	2b08      	cmp	r3, #8
 8004acc:	d104      	bne.n	8004ad8 <HAL_TIM_PWM_Stop+0xe4>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ad6:	e013      	b.n	8004b00 <HAL_TIM_PWM_Stop+0x10c>
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	2b0c      	cmp	r3, #12
 8004adc:	d104      	bne.n	8004ae8 <HAL_TIM_PWM_Stop+0xf4>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ae6:	e00b      	b.n	8004b00 <HAL_TIM_PWM_Stop+0x10c>
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	2b10      	cmp	r3, #16
 8004aec:	d104      	bne.n	8004af8 <HAL_TIM_PWM_Stop+0x104>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2201      	movs	r2, #1
 8004af2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004af6:	e003      	b.n	8004b00 <HAL_TIM_PWM_Stop+0x10c>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2201      	movs	r2, #1
 8004afc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8004b00:	2300      	movs	r3, #0
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3708      	adds	r7, #8
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	40012c00 	.word	0x40012c00
 8004b10:	40013400 	.word	0x40013400
 8004b14:	40014000 	.word	0x40014000
 8004b18:	40014400 	.word	0x40014400
 8004b1c:	40014800 	.word	0x40014800

08004b20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b086      	sub	sp, #24
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	60f8      	str	r0, [r7, #12]
 8004b28:	60b9      	str	r1, [r7, #8]
 8004b2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d101      	bne.n	8004b3e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004b3a:	2302      	movs	r3, #2
 8004b3c:	e0ff      	b.n	8004d3e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2201      	movs	r2, #1
 8004b42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2b14      	cmp	r3, #20
 8004b4a:	f200 80f0 	bhi.w	8004d2e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004b4e:	a201      	add	r2, pc, #4	@ (adr r2, 8004b54 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b54:	08004ba9 	.word	0x08004ba9
 8004b58:	08004d2f 	.word	0x08004d2f
 8004b5c:	08004d2f 	.word	0x08004d2f
 8004b60:	08004d2f 	.word	0x08004d2f
 8004b64:	08004be9 	.word	0x08004be9
 8004b68:	08004d2f 	.word	0x08004d2f
 8004b6c:	08004d2f 	.word	0x08004d2f
 8004b70:	08004d2f 	.word	0x08004d2f
 8004b74:	08004c2b 	.word	0x08004c2b
 8004b78:	08004d2f 	.word	0x08004d2f
 8004b7c:	08004d2f 	.word	0x08004d2f
 8004b80:	08004d2f 	.word	0x08004d2f
 8004b84:	08004c6b 	.word	0x08004c6b
 8004b88:	08004d2f 	.word	0x08004d2f
 8004b8c:	08004d2f 	.word	0x08004d2f
 8004b90:	08004d2f 	.word	0x08004d2f
 8004b94:	08004cad 	.word	0x08004cad
 8004b98:	08004d2f 	.word	0x08004d2f
 8004b9c:	08004d2f 	.word	0x08004d2f
 8004ba0:	08004d2f 	.word	0x08004d2f
 8004ba4:	08004ced 	.word	0x08004ced
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	68b9      	ldr	r1, [r7, #8]
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f000 fa3a 	bl	8005028 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	699a      	ldr	r2, [r3, #24]
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f042 0208 	orr.w	r2, r2, #8
 8004bc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	699a      	ldr	r2, [r3, #24]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f022 0204 	bic.w	r2, r2, #4
 8004bd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	6999      	ldr	r1, [r3, #24]
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	691a      	ldr	r2, [r3, #16]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	430a      	orrs	r2, r1
 8004be4:	619a      	str	r2, [r3, #24]
      break;
 8004be6:	e0a5      	b.n	8004d34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	68b9      	ldr	r1, [r7, #8]
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f000 faaa 	bl	8005148 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	699a      	ldr	r2, [r3, #24]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	699a      	ldr	r2, [r3, #24]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	6999      	ldr	r1, [r3, #24]
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	691b      	ldr	r3, [r3, #16]
 8004c1e:	021a      	lsls	r2, r3, #8
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	430a      	orrs	r2, r1
 8004c26:	619a      	str	r2, [r3, #24]
      break;
 8004c28:	e084      	b.n	8004d34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	68b9      	ldr	r1, [r7, #8]
 8004c30:	4618      	mov	r0, r3
 8004c32:	f000 fb13 	bl	800525c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	69da      	ldr	r2, [r3, #28]
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f042 0208 	orr.w	r2, r2, #8
 8004c44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	69da      	ldr	r2, [r3, #28]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f022 0204 	bic.w	r2, r2, #4
 8004c54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	69d9      	ldr	r1, [r3, #28]
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	691a      	ldr	r2, [r3, #16]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	430a      	orrs	r2, r1
 8004c66:	61da      	str	r2, [r3, #28]
      break;
 8004c68:	e064      	b.n	8004d34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	68b9      	ldr	r1, [r7, #8]
 8004c70:	4618      	mov	r0, r3
 8004c72:	f000 fb7b 	bl	800536c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	69da      	ldr	r2, [r3, #28]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	69da      	ldr	r2, [r3, #28]
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	69d9      	ldr	r1, [r3, #28]
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	691b      	ldr	r3, [r3, #16]
 8004ca0:	021a      	lsls	r2, r3, #8
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	430a      	orrs	r2, r1
 8004ca8:	61da      	str	r2, [r3, #28]
      break;
 8004caa:	e043      	b.n	8004d34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	68b9      	ldr	r1, [r7, #8]
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f000 fbc4 	bl	8005440 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f042 0208 	orr.w	r2, r2, #8
 8004cc6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f022 0204 	bic.w	r2, r2, #4
 8004cd6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	691a      	ldr	r2, [r3, #16]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	430a      	orrs	r2, r1
 8004ce8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004cea:	e023      	b.n	8004d34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	68b9      	ldr	r1, [r7, #8]
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f000 fc08 	bl	8005508 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d06:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d16:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	691b      	ldr	r3, [r3, #16]
 8004d22:	021a      	lsls	r2, r3, #8
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	430a      	orrs	r2, r1
 8004d2a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004d2c:	e002      	b.n	8004d34 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	75fb      	strb	r3, [r7, #23]
      break;
 8004d32:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2200      	movs	r2, #0
 8004d38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004d3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3718      	adds	r7, #24
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	bf00      	nop

08004d48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b084      	sub	sp, #16
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
 8004d50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d52:	2300      	movs	r3, #0
 8004d54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d101      	bne.n	8004d64 <HAL_TIM_ConfigClockSource+0x1c>
 8004d60:	2302      	movs	r3, #2
 8004d62:	e0b6      	b.n	8004ed2 <HAL_TIM_ConfigClockSource+0x18a>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2202      	movs	r2, #2
 8004d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d82:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004d86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004d8e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	68ba      	ldr	r2, [r7, #8]
 8004d96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004da0:	d03e      	beq.n	8004e20 <HAL_TIM_ConfigClockSource+0xd8>
 8004da2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004da6:	f200 8087 	bhi.w	8004eb8 <HAL_TIM_ConfigClockSource+0x170>
 8004daa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dae:	f000 8086 	beq.w	8004ebe <HAL_TIM_ConfigClockSource+0x176>
 8004db2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004db6:	d87f      	bhi.n	8004eb8 <HAL_TIM_ConfigClockSource+0x170>
 8004db8:	2b70      	cmp	r3, #112	@ 0x70
 8004dba:	d01a      	beq.n	8004df2 <HAL_TIM_ConfigClockSource+0xaa>
 8004dbc:	2b70      	cmp	r3, #112	@ 0x70
 8004dbe:	d87b      	bhi.n	8004eb8 <HAL_TIM_ConfigClockSource+0x170>
 8004dc0:	2b60      	cmp	r3, #96	@ 0x60
 8004dc2:	d050      	beq.n	8004e66 <HAL_TIM_ConfigClockSource+0x11e>
 8004dc4:	2b60      	cmp	r3, #96	@ 0x60
 8004dc6:	d877      	bhi.n	8004eb8 <HAL_TIM_ConfigClockSource+0x170>
 8004dc8:	2b50      	cmp	r3, #80	@ 0x50
 8004dca:	d03c      	beq.n	8004e46 <HAL_TIM_ConfigClockSource+0xfe>
 8004dcc:	2b50      	cmp	r3, #80	@ 0x50
 8004dce:	d873      	bhi.n	8004eb8 <HAL_TIM_ConfigClockSource+0x170>
 8004dd0:	2b40      	cmp	r3, #64	@ 0x40
 8004dd2:	d058      	beq.n	8004e86 <HAL_TIM_ConfigClockSource+0x13e>
 8004dd4:	2b40      	cmp	r3, #64	@ 0x40
 8004dd6:	d86f      	bhi.n	8004eb8 <HAL_TIM_ConfigClockSource+0x170>
 8004dd8:	2b30      	cmp	r3, #48	@ 0x30
 8004dda:	d064      	beq.n	8004ea6 <HAL_TIM_ConfigClockSource+0x15e>
 8004ddc:	2b30      	cmp	r3, #48	@ 0x30
 8004dde:	d86b      	bhi.n	8004eb8 <HAL_TIM_ConfigClockSource+0x170>
 8004de0:	2b20      	cmp	r3, #32
 8004de2:	d060      	beq.n	8004ea6 <HAL_TIM_ConfigClockSource+0x15e>
 8004de4:	2b20      	cmp	r3, #32
 8004de6:	d867      	bhi.n	8004eb8 <HAL_TIM_ConfigClockSource+0x170>
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d05c      	beq.n	8004ea6 <HAL_TIM_ConfigClockSource+0x15e>
 8004dec:	2b10      	cmp	r3, #16
 8004dee:	d05a      	beq.n	8004ea6 <HAL_TIM_ConfigClockSource+0x15e>
 8004df0:	e062      	b.n	8004eb8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e02:	f000 fc61 	bl	80056c8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004e14:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	68ba      	ldr	r2, [r7, #8]
 8004e1c:	609a      	str	r2, [r3, #8]
      break;
 8004e1e:	e04f      	b.n	8004ec0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e30:	f000 fc4a 	bl	80056c8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	689a      	ldr	r2, [r3, #8]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004e42:	609a      	str	r2, [r3, #8]
      break;
 8004e44:	e03c      	b.n	8004ec0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e52:	461a      	mov	r2, r3
 8004e54:	f000 fbbe 	bl	80055d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2150      	movs	r1, #80	@ 0x50
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f000 fc17 	bl	8005692 <TIM_ITRx_SetConfig>
      break;
 8004e64:	e02c      	b.n	8004ec0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e72:	461a      	mov	r2, r3
 8004e74:	f000 fbdd 	bl	8005632 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	2160      	movs	r1, #96	@ 0x60
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f000 fc07 	bl	8005692 <TIM_ITRx_SetConfig>
      break;
 8004e84:	e01c      	b.n	8004ec0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e92:	461a      	mov	r2, r3
 8004e94:	f000 fb9e 	bl	80055d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	2140      	movs	r1, #64	@ 0x40
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f000 fbf7 	bl	8005692 <TIM_ITRx_SetConfig>
      break;
 8004ea4:	e00c      	b.n	8004ec0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4619      	mov	r1, r3
 8004eb0:	4610      	mov	r0, r2
 8004eb2:	f000 fbee 	bl	8005692 <TIM_ITRx_SetConfig>
      break;
 8004eb6:	e003      	b.n	8004ec0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	73fb      	strb	r3, [r7, #15]
      break;
 8004ebc:	e000      	b.n	8004ec0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004ebe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3710      	adds	r7, #16
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
	...

08004edc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b085      	sub	sp, #20
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	4a46      	ldr	r2, [pc, #280]	@ (8005008 <TIM_Base_SetConfig+0x12c>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d013      	beq.n	8004f1c <TIM_Base_SetConfig+0x40>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004efa:	d00f      	beq.n	8004f1c <TIM_Base_SetConfig+0x40>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	4a43      	ldr	r2, [pc, #268]	@ (800500c <TIM_Base_SetConfig+0x130>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d00b      	beq.n	8004f1c <TIM_Base_SetConfig+0x40>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	4a42      	ldr	r2, [pc, #264]	@ (8005010 <TIM_Base_SetConfig+0x134>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d007      	beq.n	8004f1c <TIM_Base_SetConfig+0x40>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	4a41      	ldr	r2, [pc, #260]	@ (8005014 <TIM_Base_SetConfig+0x138>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d003      	beq.n	8004f1c <TIM_Base_SetConfig+0x40>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4a40      	ldr	r2, [pc, #256]	@ (8005018 <TIM_Base_SetConfig+0x13c>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d108      	bne.n	8004f2e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	68fa      	ldr	r2, [r7, #12]
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	4a35      	ldr	r2, [pc, #212]	@ (8005008 <TIM_Base_SetConfig+0x12c>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d01f      	beq.n	8004f76 <TIM_Base_SetConfig+0x9a>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f3c:	d01b      	beq.n	8004f76 <TIM_Base_SetConfig+0x9a>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	4a32      	ldr	r2, [pc, #200]	@ (800500c <TIM_Base_SetConfig+0x130>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d017      	beq.n	8004f76 <TIM_Base_SetConfig+0x9a>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	4a31      	ldr	r2, [pc, #196]	@ (8005010 <TIM_Base_SetConfig+0x134>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d013      	beq.n	8004f76 <TIM_Base_SetConfig+0x9a>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4a30      	ldr	r2, [pc, #192]	@ (8005014 <TIM_Base_SetConfig+0x138>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d00f      	beq.n	8004f76 <TIM_Base_SetConfig+0x9a>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a2f      	ldr	r2, [pc, #188]	@ (8005018 <TIM_Base_SetConfig+0x13c>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d00b      	beq.n	8004f76 <TIM_Base_SetConfig+0x9a>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4a2e      	ldr	r2, [pc, #184]	@ (800501c <TIM_Base_SetConfig+0x140>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d007      	beq.n	8004f76 <TIM_Base_SetConfig+0x9a>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4a2d      	ldr	r2, [pc, #180]	@ (8005020 <TIM_Base_SetConfig+0x144>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d003      	beq.n	8004f76 <TIM_Base_SetConfig+0x9a>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a2c      	ldr	r2, [pc, #176]	@ (8005024 <TIM_Base_SetConfig+0x148>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d108      	bne.n	8004f88 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	68fa      	ldr	r2, [r7, #12]
 8004f84:	4313      	orrs	r3, r2
 8004f86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	695b      	ldr	r3, [r3, #20]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	68fa      	ldr	r2, [r7, #12]
 8004f9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	689a      	ldr	r2, [r3, #8]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	4a16      	ldr	r2, [pc, #88]	@ (8005008 <TIM_Base_SetConfig+0x12c>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d00f      	beq.n	8004fd4 <TIM_Base_SetConfig+0xf8>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	4a18      	ldr	r2, [pc, #96]	@ (8005018 <TIM_Base_SetConfig+0x13c>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d00b      	beq.n	8004fd4 <TIM_Base_SetConfig+0xf8>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4a17      	ldr	r2, [pc, #92]	@ (800501c <TIM_Base_SetConfig+0x140>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d007      	beq.n	8004fd4 <TIM_Base_SetConfig+0xf8>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	4a16      	ldr	r2, [pc, #88]	@ (8005020 <TIM_Base_SetConfig+0x144>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d003      	beq.n	8004fd4 <TIM_Base_SetConfig+0xf8>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	4a15      	ldr	r2, [pc, #84]	@ (8005024 <TIM_Base_SetConfig+0x148>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d103      	bne.n	8004fdc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	691a      	ldr	r2, [r3, #16]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2201      	movs	r2, #1
 8004fe0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	691b      	ldr	r3, [r3, #16]
 8004fe6:	f003 0301 	and.w	r3, r3, #1
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d105      	bne.n	8004ffa <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	691b      	ldr	r3, [r3, #16]
 8004ff2:	f023 0201 	bic.w	r2, r3, #1
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	611a      	str	r2, [r3, #16]
  }
}
 8004ffa:	bf00      	nop
 8004ffc:	3714      	adds	r7, #20
 8004ffe:	46bd      	mov	sp, r7
 8005000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005004:	4770      	bx	lr
 8005006:	bf00      	nop
 8005008:	40012c00 	.word	0x40012c00
 800500c:	40000400 	.word	0x40000400
 8005010:	40000800 	.word	0x40000800
 8005014:	40000c00 	.word	0x40000c00
 8005018:	40013400 	.word	0x40013400
 800501c:	40014000 	.word	0x40014000
 8005020:	40014400 	.word	0x40014400
 8005024:	40014800 	.word	0x40014800

08005028 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005028:	b480      	push	{r7}
 800502a:	b087      	sub	sp, #28
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
 8005030:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6a1b      	ldr	r3, [r3, #32]
 8005036:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6a1b      	ldr	r3, [r3, #32]
 800503c:	f023 0201 	bic.w	r2, r3, #1
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	699b      	ldr	r3, [r3, #24]
 800504e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005056:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800505a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	f023 0303 	bic.w	r3, r3, #3
 8005062:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	68fa      	ldr	r2, [r7, #12]
 800506a:	4313      	orrs	r3, r2
 800506c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	f023 0302 	bic.w	r3, r3, #2
 8005074:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	697a      	ldr	r2, [r7, #20]
 800507c:	4313      	orrs	r3, r2
 800507e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	4a2c      	ldr	r2, [pc, #176]	@ (8005134 <TIM_OC1_SetConfig+0x10c>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d00f      	beq.n	80050a8 <TIM_OC1_SetConfig+0x80>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	4a2b      	ldr	r2, [pc, #172]	@ (8005138 <TIM_OC1_SetConfig+0x110>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d00b      	beq.n	80050a8 <TIM_OC1_SetConfig+0x80>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	4a2a      	ldr	r2, [pc, #168]	@ (800513c <TIM_OC1_SetConfig+0x114>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d007      	beq.n	80050a8 <TIM_OC1_SetConfig+0x80>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4a29      	ldr	r2, [pc, #164]	@ (8005140 <TIM_OC1_SetConfig+0x118>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d003      	beq.n	80050a8 <TIM_OC1_SetConfig+0x80>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	4a28      	ldr	r2, [pc, #160]	@ (8005144 <TIM_OC1_SetConfig+0x11c>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d10c      	bne.n	80050c2 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	f023 0308 	bic.w	r3, r3, #8
 80050ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	68db      	ldr	r3, [r3, #12]
 80050b4:	697a      	ldr	r2, [r7, #20]
 80050b6:	4313      	orrs	r3, r2
 80050b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	f023 0304 	bic.w	r3, r3, #4
 80050c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4a1b      	ldr	r2, [pc, #108]	@ (8005134 <TIM_OC1_SetConfig+0x10c>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d00f      	beq.n	80050ea <TIM_OC1_SetConfig+0xc2>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	4a1a      	ldr	r2, [pc, #104]	@ (8005138 <TIM_OC1_SetConfig+0x110>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d00b      	beq.n	80050ea <TIM_OC1_SetConfig+0xc2>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	4a19      	ldr	r2, [pc, #100]	@ (800513c <TIM_OC1_SetConfig+0x114>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d007      	beq.n	80050ea <TIM_OC1_SetConfig+0xc2>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	4a18      	ldr	r2, [pc, #96]	@ (8005140 <TIM_OC1_SetConfig+0x118>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d003      	beq.n	80050ea <TIM_OC1_SetConfig+0xc2>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	4a17      	ldr	r2, [pc, #92]	@ (8005144 <TIM_OC1_SetConfig+0x11c>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d111      	bne.n	800510e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80050f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80050f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	695b      	ldr	r3, [r3, #20]
 80050fe:	693a      	ldr	r2, [r7, #16]
 8005100:	4313      	orrs	r3, r2
 8005102:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	699b      	ldr	r3, [r3, #24]
 8005108:	693a      	ldr	r2, [r7, #16]
 800510a:	4313      	orrs	r3, r2
 800510c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	693a      	ldr	r2, [r7, #16]
 8005112:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	68fa      	ldr	r2, [r7, #12]
 8005118:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	685a      	ldr	r2, [r3, #4]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	697a      	ldr	r2, [r7, #20]
 8005126:	621a      	str	r2, [r3, #32]
}
 8005128:	bf00      	nop
 800512a:	371c      	adds	r7, #28
 800512c:	46bd      	mov	sp, r7
 800512e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005132:	4770      	bx	lr
 8005134:	40012c00 	.word	0x40012c00
 8005138:	40013400 	.word	0x40013400
 800513c:	40014000 	.word	0x40014000
 8005140:	40014400 	.word	0x40014400
 8005144:	40014800 	.word	0x40014800

08005148 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005148:	b480      	push	{r7}
 800514a:	b087      	sub	sp, #28
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
 8005150:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6a1b      	ldr	r3, [r3, #32]
 8005156:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6a1b      	ldr	r3, [r3, #32]
 800515c:	f023 0210 	bic.w	r2, r3, #16
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	699b      	ldr	r3, [r3, #24]
 800516e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005176:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800517a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005182:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	021b      	lsls	r3, r3, #8
 800518a:	68fa      	ldr	r2, [r7, #12]
 800518c:	4313      	orrs	r3, r2
 800518e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	f023 0320 	bic.w	r3, r3, #32
 8005196:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	689b      	ldr	r3, [r3, #8]
 800519c:	011b      	lsls	r3, r3, #4
 800519e:	697a      	ldr	r2, [r7, #20]
 80051a0:	4313      	orrs	r3, r2
 80051a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	4a28      	ldr	r2, [pc, #160]	@ (8005248 <TIM_OC2_SetConfig+0x100>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d003      	beq.n	80051b4 <TIM_OC2_SetConfig+0x6c>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	4a27      	ldr	r2, [pc, #156]	@ (800524c <TIM_OC2_SetConfig+0x104>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d10d      	bne.n	80051d0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80051ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	68db      	ldr	r3, [r3, #12]
 80051c0:	011b      	lsls	r3, r3, #4
 80051c2:	697a      	ldr	r2, [r7, #20]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80051ce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	4a1d      	ldr	r2, [pc, #116]	@ (8005248 <TIM_OC2_SetConfig+0x100>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d00f      	beq.n	80051f8 <TIM_OC2_SetConfig+0xb0>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	4a1c      	ldr	r2, [pc, #112]	@ (800524c <TIM_OC2_SetConfig+0x104>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d00b      	beq.n	80051f8 <TIM_OC2_SetConfig+0xb0>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	4a1b      	ldr	r2, [pc, #108]	@ (8005250 <TIM_OC2_SetConfig+0x108>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d007      	beq.n	80051f8 <TIM_OC2_SetConfig+0xb0>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	4a1a      	ldr	r2, [pc, #104]	@ (8005254 <TIM_OC2_SetConfig+0x10c>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d003      	beq.n	80051f8 <TIM_OC2_SetConfig+0xb0>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	4a19      	ldr	r2, [pc, #100]	@ (8005258 <TIM_OC2_SetConfig+0x110>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d113      	bne.n	8005220 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80051fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005200:	693b      	ldr	r3, [r7, #16]
 8005202:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005206:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	695b      	ldr	r3, [r3, #20]
 800520c:	009b      	lsls	r3, r3, #2
 800520e:	693a      	ldr	r2, [r7, #16]
 8005210:	4313      	orrs	r3, r2
 8005212:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	699b      	ldr	r3, [r3, #24]
 8005218:	009b      	lsls	r3, r3, #2
 800521a:	693a      	ldr	r2, [r7, #16]
 800521c:	4313      	orrs	r3, r2
 800521e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	693a      	ldr	r2, [r7, #16]
 8005224:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	68fa      	ldr	r2, [r7, #12]
 800522a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	685a      	ldr	r2, [r3, #4]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	697a      	ldr	r2, [r7, #20]
 8005238:	621a      	str	r2, [r3, #32]
}
 800523a:	bf00      	nop
 800523c:	371c      	adds	r7, #28
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr
 8005246:	bf00      	nop
 8005248:	40012c00 	.word	0x40012c00
 800524c:	40013400 	.word	0x40013400
 8005250:	40014000 	.word	0x40014000
 8005254:	40014400 	.word	0x40014400
 8005258:	40014800 	.word	0x40014800

0800525c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800525c:	b480      	push	{r7}
 800525e:	b087      	sub	sp, #28
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
 8005264:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6a1b      	ldr	r3, [r3, #32]
 800526a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6a1b      	ldr	r3, [r3, #32]
 8005270:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	69db      	ldr	r3, [r3, #28]
 8005282:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800528a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800528e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	f023 0303 	bic.w	r3, r3, #3
 8005296:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	68fa      	ldr	r2, [r7, #12]
 800529e:	4313      	orrs	r3, r2
 80052a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80052a2:	697b      	ldr	r3, [r7, #20]
 80052a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80052a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	021b      	lsls	r3, r3, #8
 80052b0:	697a      	ldr	r2, [r7, #20]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	4a27      	ldr	r2, [pc, #156]	@ (8005358 <TIM_OC3_SetConfig+0xfc>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d003      	beq.n	80052c6 <TIM_OC3_SetConfig+0x6a>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	4a26      	ldr	r2, [pc, #152]	@ (800535c <TIM_OC3_SetConfig+0x100>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d10d      	bne.n	80052e2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80052cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	68db      	ldr	r3, [r3, #12]
 80052d2:	021b      	lsls	r3, r3, #8
 80052d4:	697a      	ldr	r2, [r7, #20]
 80052d6:	4313      	orrs	r3, r2
 80052d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80052e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	4a1c      	ldr	r2, [pc, #112]	@ (8005358 <TIM_OC3_SetConfig+0xfc>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d00f      	beq.n	800530a <TIM_OC3_SetConfig+0xae>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	4a1b      	ldr	r2, [pc, #108]	@ (800535c <TIM_OC3_SetConfig+0x100>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d00b      	beq.n	800530a <TIM_OC3_SetConfig+0xae>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	4a1a      	ldr	r2, [pc, #104]	@ (8005360 <TIM_OC3_SetConfig+0x104>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d007      	beq.n	800530a <TIM_OC3_SetConfig+0xae>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	4a19      	ldr	r2, [pc, #100]	@ (8005364 <TIM_OC3_SetConfig+0x108>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d003      	beq.n	800530a <TIM_OC3_SetConfig+0xae>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	4a18      	ldr	r2, [pc, #96]	@ (8005368 <TIM_OC3_SetConfig+0x10c>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d113      	bne.n	8005332 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800530a:	693b      	ldr	r3, [r7, #16]
 800530c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005310:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005318:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	695b      	ldr	r3, [r3, #20]
 800531e:	011b      	lsls	r3, r3, #4
 8005320:	693a      	ldr	r2, [r7, #16]
 8005322:	4313      	orrs	r3, r2
 8005324:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	699b      	ldr	r3, [r3, #24]
 800532a:	011b      	lsls	r3, r3, #4
 800532c:	693a      	ldr	r2, [r7, #16]
 800532e:	4313      	orrs	r3, r2
 8005330:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	693a      	ldr	r2, [r7, #16]
 8005336:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	68fa      	ldr	r2, [r7, #12]
 800533c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	685a      	ldr	r2, [r3, #4]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	697a      	ldr	r2, [r7, #20]
 800534a:	621a      	str	r2, [r3, #32]
}
 800534c:	bf00      	nop
 800534e:	371c      	adds	r7, #28
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr
 8005358:	40012c00 	.word	0x40012c00
 800535c:	40013400 	.word	0x40013400
 8005360:	40014000 	.word	0x40014000
 8005364:	40014400 	.word	0x40014400
 8005368:	40014800 	.word	0x40014800

0800536c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800536c:	b480      	push	{r7}
 800536e:	b087      	sub	sp, #28
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
 8005374:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a1b      	ldr	r3, [r3, #32]
 800537a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6a1b      	ldr	r3, [r3, #32]
 8005380:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	69db      	ldr	r3, [r3, #28]
 8005392:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800539a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800539e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	021b      	lsls	r3, r3, #8
 80053ae:	68fa      	ldr	r2, [r7, #12]
 80053b0:	4313      	orrs	r3, r2
 80053b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80053b4:	693b      	ldr	r3, [r7, #16]
 80053b6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80053ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	689b      	ldr	r3, [r3, #8]
 80053c0:	031b      	lsls	r3, r3, #12
 80053c2:	693a      	ldr	r2, [r7, #16]
 80053c4:	4313      	orrs	r3, r2
 80053c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	4a18      	ldr	r2, [pc, #96]	@ (800542c <TIM_OC4_SetConfig+0xc0>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d00f      	beq.n	80053f0 <TIM_OC4_SetConfig+0x84>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	4a17      	ldr	r2, [pc, #92]	@ (8005430 <TIM_OC4_SetConfig+0xc4>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d00b      	beq.n	80053f0 <TIM_OC4_SetConfig+0x84>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	4a16      	ldr	r2, [pc, #88]	@ (8005434 <TIM_OC4_SetConfig+0xc8>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d007      	beq.n	80053f0 <TIM_OC4_SetConfig+0x84>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	4a15      	ldr	r2, [pc, #84]	@ (8005438 <TIM_OC4_SetConfig+0xcc>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d003      	beq.n	80053f0 <TIM_OC4_SetConfig+0x84>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	4a14      	ldr	r2, [pc, #80]	@ (800543c <TIM_OC4_SetConfig+0xd0>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d109      	bne.n	8005404 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80053f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	695b      	ldr	r3, [r3, #20]
 80053fc:	019b      	lsls	r3, r3, #6
 80053fe:	697a      	ldr	r2, [r7, #20]
 8005400:	4313      	orrs	r3, r2
 8005402:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	697a      	ldr	r2, [r7, #20]
 8005408:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	68fa      	ldr	r2, [r7, #12]
 800540e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	685a      	ldr	r2, [r3, #4]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	693a      	ldr	r2, [r7, #16]
 800541c:	621a      	str	r2, [r3, #32]
}
 800541e:	bf00      	nop
 8005420:	371c      	adds	r7, #28
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr
 800542a:	bf00      	nop
 800542c:	40012c00 	.word	0x40012c00
 8005430:	40013400 	.word	0x40013400
 8005434:	40014000 	.word	0x40014000
 8005438:	40014400 	.word	0x40014400
 800543c:	40014800 	.word	0x40014800

08005440 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005440:	b480      	push	{r7}
 8005442:	b087      	sub	sp, #28
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6a1b      	ldr	r3, [r3, #32]
 800544e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6a1b      	ldr	r3, [r3, #32]
 8005454:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005466:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800546e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005472:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	68fa      	ldr	r2, [r7, #12]
 800547a:	4313      	orrs	r3, r2
 800547c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005484:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	689b      	ldr	r3, [r3, #8]
 800548a:	041b      	lsls	r3, r3, #16
 800548c:	693a      	ldr	r2, [r7, #16]
 800548e:	4313      	orrs	r3, r2
 8005490:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	4a17      	ldr	r2, [pc, #92]	@ (80054f4 <TIM_OC5_SetConfig+0xb4>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d00f      	beq.n	80054ba <TIM_OC5_SetConfig+0x7a>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	4a16      	ldr	r2, [pc, #88]	@ (80054f8 <TIM_OC5_SetConfig+0xb8>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d00b      	beq.n	80054ba <TIM_OC5_SetConfig+0x7a>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	4a15      	ldr	r2, [pc, #84]	@ (80054fc <TIM_OC5_SetConfig+0xbc>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d007      	beq.n	80054ba <TIM_OC5_SetConfig+0x7a>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	4a14      	ldr	r2, [pc, #80]	@ (8005500 <TIM_OC5_SetConfig+0xc0>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d003      	beq.n	80054ba <TIM_OC5_SetConfig+0x7a>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	4a13      	ldr	r2, [pc, #76]	@ (8005504 <TIM_OC5_SetConfig+0xc4>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d109      	bne.n	80054ce <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054c0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	695b      	ldr	r3, [r3, #20]
 80054c6:	021b      	lsls	r3, r3, #8
 80054c8:	697a      	ldr	r2, [r7, #20]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	697a      	ldr	r2, [r7, #20]
 80054d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	68fa      	ldr	r2, [r7, #12]
 80054d8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	685a      	ldr	r2, [r3, #4]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	693a      	ldr	r2, [r7, #16]
 80054e6:	621a      	str	r2, [r3, #32]
}
 80054e8:	bf00      	nop
 80054ea:	371c      	adds	r7, #28
 80054ec:	46bd      	mov	sp, r7
 80054ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f2:	4770      	bx	lr
 80054f4:	40012c00 	.word	0x40012c00
 80054f8:	40013400 	.word	0x40013400
 80054fc:	40014000 	.word	0x40014000
 8005500:	40014400 	.word	0x40014400
 8005504:	40014800 	.word	0x40014800

08005508 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005508:	b480      	push	{r7}
 800550a:	b087      	sub	sp, #28
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
 8005510:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6a1b      	ldr	r3, [r3, #32]
 8005516:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6a1b      	ldr	r3, [r3, #32]
 800551c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800552e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005536:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800553a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	021b      	lsls	r3, r3, #8
 8005542:	68fa      	ldr	r2, [r7, #12]
 8005544:	4313      	orrs	r3, r2
 8005546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005548:	693b      	ldr	r3, [r7, #16]
 800554a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800554e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	051b      	lsls	r3, r3, #20
 8005556:	693a      	ldr	r2, [r7, #16]
 8005558:	4313      	orrs	r3, r2
 800555a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4a18      	ldr	r2, [pc, #96]	@ (80055c0 <TIM_OC6_SetConfig+0xb8>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d00f      	beq.n	8005584 <TIM_OC6_SetConfig+0x7c>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	4a17      	ldr	r2, [pc, #92]	@ (80055c4 <TIM_OC6_SetConfig+0xbc>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d00b      	beq.n	8005584 <TIM_OC6_SetConfig+0x7c>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	4a16      	ldr	r2, [pc, #88]	@ (80055c8 <TIM_OC6_SetConfig+0xc0>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d007      	beq.n	8005584 <TIM_OC6_SetConfig+0x7c>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	4a15      	ldr	r2, [pc, #84]	@ (80055cc <TIM_OC6_SetConfig+0xc4>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d003      	beq.n	8005584 <TIM_OC6_SetConfig+0x7c>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4a14      	ldr	r2, [pc, #80]	@ (80055d0 <TIM_OC6_SetConfig+0xc8>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d109      	bne.n	8005598 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800558a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	695b      	ldr	r3, [r3, #20]
 8005590:	029b      	lsls	r3, r3, #10
 8005592:	697a      	ldr	r2, [r7, #20]
 8005594:	4313      	orrs	r3, r2
 8005596:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	697a      	ldr	r2, [r7, #20]
 800559c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	68fa      	ldr	r2, [r7, #12]
 80055a2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	685a      	ldr	r2, [r3, #4]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	693a      	ldr	r2, [r7, #16]
 80055b0:	621a      	str	r2, [r3, #32]
}
 80055b2:	bf00      	nop
 80055b4:	371c      	adds	r7, #28
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr
 80055be:	bf00      	nop
 80055c0:	40012c00 	.word	0x40012c00
 80055c4:	40013400 	.word	0x40013400
 80055c8:	40014000 	.word	0x40014000
 80055cc:	40014400 	.word	0x40014400
 80055d0:	40014800 	.word	0x40014800

080055d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055d4:	b480      	push	{r7}
 80055d6:	b087      	sub	sp, #28
 80055d8:	af00      	add	r7, sp, #0
 80055da:	60f8      	str	r0, [r7, #12]
 80055dc:	60b9      	str	r1, [r7, #8]
 80055de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	6a1b      	ldr	r3, [r3, #32]
 80055e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6a1b      	ldr	r3, [r3, #32]
 80055ea:	f023 0201 	bic.w	r2, r3, #1
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	699b      	ldr	r3, [r3, #24]
 80055f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80055f8:	693b      	ldr	r3, [r7, #16]
 80055fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80055fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	011b      	lsls	r3, r3, #4
 8005604:	693a      	ldr	r2, [r7, #16]
 8005606:	4313      	orrs	r3, r2
 8005608:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	f023 030a 	bic.w	r3, r3, #10
 8005610:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005612:	697a      	ldr	r2, [r7, #20]
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	4313      	orrs	r3, r2
 8005618:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	693a      	ldr	r2, [r7, #16]
 800561e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	697a      	ldr	r2, [r7, #20]
 8005624:	621a      	str	r2, [r3, #32]
}
 8005626:	bf00      	nop
 8005628:	371c      	adds	r7, #28
 800562a:	46bd      	mov	sp, r7
 800562c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005630:	4770      	bx	lr

08005632 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005632:	b480      	push	{r7}
 8005634:	b087      	sub	sp, #28
 8005636:	af00      	add	r7, sp, #0
 8005638:	60f8      	str	r0, [r7, #12]
 800563a:	60b9      	str	r1, [r7, #8]
 800563c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	6a1b      	ldr	r3, [r3, #32]
 8005642:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6a1b      	ldr	r3, [r3, #32]
 8005648:	f023 0210 	bic.w	r2, r3, #16
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	699b      	ldr	r3, [r3, #24]
 8005654:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800565c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	031b      	lsls	r3, r3, #12
 8005662:	693a      	ldr	r2, [r7, #16]
 8005664:	4313      	orrs	r3, r2
 8005666:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800566e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	011b      	lsls	r3, r3, #4
 8005674:	697a      	ldr	r2, [r7, #20]
 8005676:	4313      	orrs	r3, r2
 8005678:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	693a      	ldr	r2, [r7, #16]
 800567e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	697a      	ldr	r2, [r7, #20]
 8005684:	621a      	str	r2, [r3, #32]
}
 8005686:	bf00      	nop
 8005688:	371c      	adds	r7, #28
 800568a:	46bd      	mov	sp, r7
 800568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005690:	4770      	bx	lr

08005692 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005692:	b480      	push	{r7}
 8005694:	b085      	sub	sp, #20
 8005696:	af00      	add	r7, sp, #0
 8005698:	6078      	str	r0, [r7, #4]
 800569a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	689b      	ldr	r3, [r3, #8]
 80056a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80056aa:	683a      	ldr	r2, [r7, #0]
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	4313      	orrs	r3, r2
 80056b0:	f043 0307 	orr.w	r3, r3, #7
 80056b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	68fa      	ldr	r2, [r7, #12]
 80056ba:	609a      	str	r2, [r3, #8]
}
 80056bc:	bf00      	nop
 80056be:	3714      	adds	r7, #20
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr

080056c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b087      	sub	sp, #28
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	60f8      	str	r0, [r7, #12]
 80056d0:	60b9      	str	r1, [r7, #8]
 80056d2:	607a      	str	r2, [r7, #4]
 80056d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80056e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	021a      	lsls	r2, r3, #8
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	431a      	orrs	r2, r3
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	4313      	orrs	r3, r2
 80056f0:	697a      	ldr	r2, [r7, #20]
 80056f2:	4313      	orrs	r3, r2
 80056f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	697a      	ldr	r2, [r7, #20]
 80056fa:	609a      	str	r2, [r3, #8]
}
 80056fc:	bf00      	nop
 80056fe:	371c      	adds	r7, #28
 8005700:	46bd      	mov	sp, r7
 8005702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005706:	4770      	bx	lr

08005708 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005708:	b480      	push	{r7}
 800570a:	b087      	sub	sp, #28
 800570c:	af00      	add	r7, sp, #0
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	60b9      	str	r1, [r7, #8]
 8005712:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	f003 031f 	and.w	r3, r3, #31
 800571a:	2201      	movs	r2, #1
 800571c:	fa02 f303 	lsl.w	r3, r2, r3
 8005720:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6a1a      	ldr	r2, [r3, #32]
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	43db      	mvns	r3, r3
 800572a:	401a      	ands	r2, r3
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	6a1a      	ldr	r2, [r3, #32]
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	f003 031f 	and.w	r3, r3, #31
 800573a:	6879      	ldr	r1, [r7, #4]
 800573c:	fa01 f303 	lsl.w	r3, r1, r3
 8005740:	431a      	orrs	r2, r3
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	621a      	str	r2, [r3, #32]
}
 8005746:	bf00      	nop
 8005748:	371c      	adds	r7, #28
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr
	...

08005754 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005754:	b480      	push	{r7}
 8005756:	b085      	sub	sp, #20
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005764:	2b01      	cmp	r3, #1
 8005766:	d101      	bne.n	800576c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005768:	2302      	movs	r3, #2
 800576a:	e068      	b.n	800583e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2202      	movs	r2, #2
 8005778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a2e      	ldr	r2, [pc, #184]	@ (800584c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d004      	beq.n	80057a0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a2d      	ldr	r2, [pc, #180]	@ (8005850 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d108      	bne.n	80057b2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80057a6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	68fa      	ldr	r2, [r7, #12]
 80057ae:	4313      	orrs	r3, r2
 80057b0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057b8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	68fa      	ldr	r2, [r7, #12]
 80057c0:	4313      	orrs	r3, r2
 80057c2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	68fa      	ldr	r2, [r7, #12]
 80057ca:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a1e      	ldr	r2, [pc, #120]	@ (800584c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d01d      	beq.n	8005812 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057de:	d018      	beq.n	8005812 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a1b      	ldr	r2, [pc, #108]	@ (8005854 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d013      	beq.n	8005812 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a1a      	ldr	r2, [pc, #104]	@ (8005858 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d00e      	beq.n	8005812 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a18      	ldr	r2, [pc, #96]	@ (800585c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d009      	beq.n	8005812 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a13      	ldr	r2, [pc, #76]	@ (8005850 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d004      	beq.n	8005812 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a14      	ldr	r2, [pc, #80]	@ (8005860 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d10c      	bne.n	800582c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005818:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	68ba      	ldr	r2, [r7, #8]
 8005820:	4313      	orrs	r3, r2
 8005822:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	68ba      	ldr	r2, [r7, #8]
 800582a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2201      	movs	r2, #1
 8005830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2200      	movs	r2, #0
 8005838:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800583c:	2300      	movs	r3, #0
}
 800583e:	4618      	mov	r0, r3
 8005840:	3714      	adds	r7, #20
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr
 800584a:	bf00      	nop
 800584c:	40012c00 	.word	0x40012c00
 8005850:	40013400 	.word	0x40013400
 8005854:	40000400 	.word	0x40000400
 8005858:	40000800 	.word	0x40000800
 800585c:	40000c00 	.word	0x40000c00
 8005860:	40014000 	.word	0x40014000

08005864 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005864:	b480      	push	{r7}
 8005866:	b085      	sub	sp, #20
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800586e:	2300      	movs	r3, #0
 8005870:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005878:	2b01      	cmp	r3, #1
 800587a:	d101      	bne.n	8005880 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800587c:	2302      	movs	r3, #2
 800587e:	e065      	b.n	800594c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	68db      	ldr	r3, [r3, #12]
 8005892:	4313      	orrs	r3, r2
 8005894:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	4313      	orrs	r3, r2
 80058a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	4313      	orrs	r3, r2
 80058b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4313      	orrs	r3, r2
 80058be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	691b      	ldr	r3, [r3, #16]
 80058ca:	4313      	orrs	r3, r2
 80058cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	695b      	ldr	r3, [r3, #20]
 80058d8:	4313      	orrs	r3, r2
 80058da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058e6:	4313      	orrs	r3, r2
 80058e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	699b      	ldr	r3, [r3, #24]
 80058f4:	041b      	lsls	r3, r3, #16
 80058f6:	4313      	orrs	r3, r2
 80058f8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a16      	ldr	r2, [pc, #88]	@ (8005958 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d004      	beq.n	800590e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a14      	ldr	r2, [pc, #80]	@ (800595c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d115      	bne.n	800593a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005918:	051b      	lsls	r3, r3, #20
 800591a:	4313      	orrs	r3, r2
 800591c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	69db      	ldr	r3, [r3, #28]
 8005928:	4313      	orrs	r3, r2
 800592a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	6a1b      	ldr	r3, [r3, #32]
 8005936:	4313      	orrs	r3, r2
 8005938:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	68fa      	ldr	r2, [r7, #12]
 8005940:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2200      	movs	r2, #0
 8005946:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800594a:	2300      	movs	r3, #0
}
 800594c:	4618      	mov	r0, r3
 800594e:	3714      	adds	r7, #20
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr
 8005958:	40012c00 	.word	0x40012c00
 800595c:	40013400 	.word	0x40013400

08005960 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b082      	sub	sp, #8
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d101      	bne.n	8005972 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800596e:	2301      	movs	r3, #1
 8005970:	e040      	b.n	80059f4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005976:	2b00      	cmp	r3, #0
 8005978:	d106      	bne.n	8005988 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2200      	movs	r2, #0
 800597e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f7fb fbc6 	bl	8001114 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2224      	movs	r2, #36	@ 0x24
 800598c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	681a      	ldr	r2, [r3, #0]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f022 0201 	bic.w	r2, r2, #1
 800599c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d002      	beq.n	80059ac <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f000 fae0 	bl	8005f6c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f000 f825 	bl	80059fc <UART_SetConfig>
 80059b2:	4603      	mov	r3, r0
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d101      	bne.n	80059bc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80059b8:	2301      	movs	r3, #1
 80059ba:	e01b      	b.n	80059f4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	685a      	ldr	r2, [r3, #4]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80059ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	689a      	ldr	r2, [r3, #8]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80059da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	681a      	ldr	r2, [r3, #0]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f042 0201 	orr.w	r2, r2, #1
 80059ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	f000 fb5f 	bl	80060b0 <UART_CheckIdleState>
 80059f2:	4603      	mov	r3, r0
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	3708      	adds	r7, #8
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd80      	pop	{r7, pc}

080059fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a00:	b08a      	sub	sp, #40	@ 0x28
 8005a02:	af00      	add	r7, sp, #0
 8005a04:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005a06:	2300      	movs	r3, #0
 8005a08:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	689a      	ldr	r2, [r3, #8]
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	691b      	ldr	r3, [r3, #16]
 8005a14:	431a      	orrs	r2, r3
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	695b      	ldr	r3, [r3, #20]
 8005a1a:	431a      	orrs	r2, r3
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	69db      	ldr	r3, [r3, #28]
 8005a20:	4313      	orrs	r3, r2
 8005a22:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	681a      	ldr	r2, [r3, #0]
 8005a2a:	4ba4      	ldr	r3, [pc, #656]	@ (8005cbc <UART_SetConfig+0x2c0>)
 8005a2c:	4013      	ands	r3, r2
 8005a2e:	68fa      	ldr	r2, [r7, #12]
 8005a30:	6812      	ldr	r2, [r2, #0]
 8005a32:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005a34:	430b      	orrs	r3, r1
 8005a36:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	68da      	ldr	r2, [r3, #12]
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	430a      	orrs	r2, r1
 8005a4c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	699b      	ldr	r3, [r3, #24]
 8005a52:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a99      	ldr	r2, [pc, #612]	@ (8005cc0 <UART_SetConfig+0x2c4>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d004      	beq.n	8005a68 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	6a1b      	ldr	r3, [r3, #32]
 8005a62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a64:	4313      	orrs	r3, r2
 8005a66:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a78:	430a      	orrs	r2, r1
 8005a7a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a90      	ldr	r2, [pc, #576]	@ (8005cc4 <UART_SetConfig+0x2c8>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d126      	bne.n	8005ad4 <UART_SetConfig+0xd8>
 8005a86:	4b90      	ldr	r3, [pc, #576]	@ (8005cc8 <UART_SetConfig+0x2cc>)
 8005a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a8c:	f003 0303 	and.w	r3, r3, #3
 8005a90:	2b03      	cmp	r3, #3
 8005a92:	d81b      	bhi.n	8005acc <UART_SetConfig+0xd0>
 8005a94:	a201      	add	r2, pc, #4	@ (adr r2, 8005a9c <UART_SetConfig+0xa0>)
 8005a96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a9a:	bf00      	nop
 8005a9c:	08005aad 	.word	0x08005aad
 8005aa0:	08005abd 	.word	0x08005abd
 8005aa4:	08005ab5 	.word	0x08005ab5
 8005aa8:	08005ac5 	.word	0x08005ac5
 8005aac:	2301      	movs	r3, #1
 8005aae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ab2:	e116      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005ab4:	2302      	movs	r3, #2
 8005ab6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aba:	e112      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005abc:	2304      	movs	r3, #4
 8005abe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ac2:	e10e      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005ac4:	2308      	movs	r3, #8
 8005ac6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aca:	e10a      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005acc:	2310      	movs	r3, #16
 8005ace:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ad2:	e106      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a7c      	ldr	r2, [pc, #496]	@ (8005ccc <UART_SetConfig+0x2d0>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d138      	bne.n	8005b50 <UART_SetConfig+0x154>
 8005ade:	4b7a      	ldr	r3, [pc, #488]	@ (8005cc8 <UART_SetConfig+0x2cc>)
 8005ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ae4:	f003 030c 	and.w	r3, r3, #12
 8005ae8:	2b0c      	cmp	r3, #12
 8005aea:	d82d      	bhi.n	8005b48 <UART_SetConfig+0x14c>
 8005aec:	a201      	add	r2, pc, #4	@ (adr r2, 8005af4 <UART_SetConfig+0xf8>)
 8005aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005af2:	bf00      	nop
 8005af4:	08005b29 	.word	0x08005b29
 8005af8:	08005b49 	.word	0x08005b49
 8005afc:	08005b49 	.word	0x08005b49
 8005b00:	08005b49 	.word	0x08005b49
 8005b04:	08005b39 	.word	0x08005b39
 8005b08:	08005b49 	.word	0x08005b49
 8005b0c:	08005b49 	.word	0x08005b49
 8005b10:	08005b49 	.word	0x08005b49
 8005b14:	08005b31 	.word	0x08005b31
 8005b18:	08005b49 	.word	0x08005b49
 8005b1c:	08005b49 	.word	0x08005b49
 8005b20:	08005b49 	.word	0x08005b49
 8005b24:	08005b41 	.word	0x08005b41
 8005b28:	2300      	movs	r3, #0
 8005b2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b2e:	e0d8      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005b30:	2302      	movs	r3, #2
 8005b32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b36:	e0d4      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005b38:	2304      	movs	r3, #4
 8005b3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b3e:	e0d0      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005b40:	2308      	movs	r3, #8
 8005b42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b46:	e0cc      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005b48:	2310      	movs	r3, #16
 8005b4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b4e:	e0c8      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a5e      	ldr	r2, [pc, #376]	@ (8005cd0 <UART_SetConfig+0x2d4>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d125      	bne.n	8005ba6 <UART_SetConfig+0x1aa>
 8005b5a:	4b5b      	ldr	r3, [pc, #364]	@ (8005cc8 <UART_SetConfig+0x2cc>)
 8005b5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b60:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005b64:	2b30      	cmp	r3, #48	@ 0x30
 8005b66:	d016      	beq.n	8005b96 <UART_SetConfig+0x19a>
 8005b68:	2b30      	cmp	r3, #48	@ 0x30
 8005b6a:	d818      	bhi.n	8005b9e <UART_SetConfig+0x1a2>
 8005b6c:	2b20      	cmp	r3, #32
 8005b6e:	d00a      	beq.n	8005b86 <UART_SetConfig+0x18a>
 8005b70:	2b20      	cmp	r3, #32
 8005b72:	d814      	bhi.n	8005b9e <UART_SetConfig+0x1a2>
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d002      	beq.n	8005b7e <UART_SetConfig+0x182>
 8005b78:	2b10      	cmp	r3, #16
 8005b7a:	d008      	beq.n	8005b8e <UART_SetConfig+0x192>
 8005b7c:	e00f      	b.n	8005b9e <UART_SetConfig+0x1a2>
 8005b7e:	2300      	movs	r3, #0
 8005b80:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b84:	e0ad      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005b86:	2302      	movs	r3, #2
 8005b88:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b8c:	e0a9      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005b8e:	2304      	movs	r3, #4
 8005b90:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b94:	e0a5      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005b96:	2308      	movs	r3, #8
 8005b98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b9c:	e0a1      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005b9e:	2310      	movs	r3, #16
 8005ba0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ba4:	e09d      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4a4a      	ldr	r2, [pc, #296]	@ (8005cd4 <UART_SetConfig+0x2d8>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d125      	bne.n	8005bfc <UART_SetConfig+0x200>
 8005bb0:	4b45      	ldr	r3, [pc, #276]	@ (8005cc8 <UART_SetConfig+0x2cc>)
 8005bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bb6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005bba:	2bc0      	cmp	r3, #192	@ 0xc0
 8005bbc:	d016      	beq.n	8005bec <UART_SetConfig+0x1f0>
 8005bbe:	2bc0      	cmp	r3, #192	@ 0xc0
 8005bc0:	d818      	bhi.n	8005bf4 <UART_SetConfig+0x1f8>
 8005bc2:	2b80      	cmp	r3, #128	@ 0x80
 8005bc4:	d00a      	beq.n	8005bdc <UART_SetConfig+0x1e0>
 8005bc6:	2b80      	cmp	r3, #128	@ 0x80
 8005bc8:	d814      	bhi.n	8005bf4 <UART_SetConfig+0x1f8>
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d002      	beq.n	8005bd4 <UART_SetConfig+0x1d8>
 8005bce:	2b40      	cmp	r3, #64	@ 0x40
 8005bd0:	d008      	beq.n	8005be4 <UART_SetConfig+0x1e8>
 8005bd2:	e00f      	b.n	8005bf4 <UART_SetConfig+0x1f8>
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bda:	e082      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005bdc:	2302      	movs	r3, #2
 8005bde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005be2:	e07e      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005be4:	2304      	movs	r3, #4
 8005be6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bea:	e07a      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005bec:	2308      	movs	r3, #8
 8005bee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bf2:	e076      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005bf4:	2310      	movs	r3, #16
 8005bf6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bfa:	e072      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a35      	ldr	r2, [pc, #212]	@ (8005cd8 <UART_SetConfig+0x2dc>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d12a      	bne.n	8005c5c <UART_SetConfig+0x260>
 8005c06:	4b30      	ldr	r3, [pc, #192]	@ (8005cc8 <UART_SetConfig+0x2cc>)
 8005c08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c0c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c10:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c14:	d01a      	beq.n	8005c4c <UART_SetConfig+0x250>
 8005c16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c1a:	d81b      	bhi.n	8005c54 <UART_SetConfig+0x258>
 8005c1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c20:	d00c      	beq.n	8005c3c <UART_SetConfig+0x240>
 8005c22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c26:	d815      	bhi.n	8005c54 <UART_SetConfig+0x258>
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d003      	beq.n	8005c34 <UART_SetConfig+0x238>
 8005c2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c30:	d008      	beq.n	8005c44 <UART_SetConfig+0x248>
 8005c32:	e00f      	b.n	8005c54 <UART_SetConfig+0x258>
 8005c34:	2300      	movs	r3, #0
 8005c36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c3a:	e052      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005c3c:	2302      	movs	r3, #2
 8005c3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c42:	e04e      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005c44:	2304      	movs	r3, #4
 8005c46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c4a:	e04a      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005c4c:	2308      	movs	r3, #8
 8005c4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c52:	e046      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005c54:	2310      	movs	r3, #16
 8005c56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c5a:	e042      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a17      	ldr	r2, [pc, #92]	@ (8005cc0 <UART_SetConfig+0x2c4>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d13a      	bne.n	8005cdc <UART_SetConfig+0x2e0>
 8005c66:	4b18      	ldr	r3, [pc, #96]	@ (8005cc8 <UART_SetConfig+0x2cc>)
 8005c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c6c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005c70:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005c74:	d01a      	beq.n	8005cac <UART_SetConfig+0x2b0>
 8005c76:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005c7a:	d81b      	bhi.n	8005cb4 <UART_SetConfig+0x2b8>
 8005c7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c80:	d00c      	beq.n	8005c9c <UART_SetConfig+0x2a0>
 8005c82:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c86:	d815      	bhi.n	8005cb4 <UART_SetConfig+0x2b8>
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d003      	beq.n	8005c94 <UART_SetConfig+0x298>
 8005c8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c90:	d008      	beq.n	8005ca4 <UART_SetConfig+0x2a8>
 8005c92:	e00f      	b.n	8005cb4 <UART_SetConfig+0x2b8>
 8005c94:	2300      	movs	r3, #0
 8005c96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c9a:	e022      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005c9c:	2302      	movs	r3, #2
 8005c9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ca2:	e01e      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005ca4:	2304      	movs	r3, #4
 8005ca6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005caa:	e01a      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005cac:	2308      	movs	r3, #8
 8005cae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005cb2:	e016      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005cb4:	2310      	movs	r3, #16
 8005cb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005cba:	e012      	b.n	8005ce2 <UART_SetConfig+0x2e6>
 8005cbc:	efff69f3 	.word	0xefff69f3
 8005cc0:	40008000 	.word	0x40008000
 8005cc4:	40013800 	.word	0x40013800
 8005cc8:	40021000 	.word	0x40021000
 8005ccc:	40004400 	.word	0x40004400
 8005cd0:	40004800 	.word	0x40004800
 8005cd4:	40004c00 	.word	0x40004c00
 8005cd8:	40005000 	.word	0x40005000
 8005cdc:	2310      	movs	r3, #16
 8005cde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4a9f      	ldr	r2, [pc, #636]	@ (8005f64 <UART_SetConfig+0x568>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d17a      	bne.n	8005de2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005cec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005cf0:	2b08      	cmp	r3, #8
 8005cf2:	d824      	bhi.n	8005d3e <UART_SetConfig+0x342>
 8005cf4:	a201      	add	r2, pc, #4	@ (adr r2, 8005cfc <UART_SetConfig+0x300>)
 8005cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cfa:	bf00      	nop
 8005cfc:	08005d21 	.word	0x08005d21
 8005d00:	08005d3f 	.word	0x08005d3f
 8005d04:	08005d29 	.word	0x08005d29
 8005d08:	08005d3f 	.word	0x08005d3f
 8005d0c:	08005d2f 	.word	0x08005d2f
 8005d10:	08005d3f 	.word	0x08005d3f
 8005d14:	08005d3f 	.word	0x08005d3f
 8005d18:	08005d3f 	.word	0x08005d3f
 8005d1c:	08005d37 	.word	0x08005d37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d20:	f7fd ff62 	bl	8003be8 <HAL_RCC_GetPCLK1Freq>
 8005d24:	61f8      	str	r0, [r7, #28]
        break;
 8005d26:	e010      	b.n	8005d4a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d28:	4b8f      	ldr	r3, [pc, #572]	@ (8005f68 <UART_SetConfig+0x56c>)
 8005d2a:	61fb      	str	r3, [r7, #28]
        break;
 8005d2c:	e00d      	b.n	8005d4a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d2e:	f7fd fec3 	bl	8003ab8 <HAL_RCC_GetSysClockFreq>
 8005d32:	61f8      	str	r0, [r7, #28]
        break;
 8005d34:	e009      	b.n	8005d4a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d3a:	61fb      	str	r3, [r7, #28]
        break;
 8005d3c:	e005      	b.n	8005d4a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005d42:	2301      	movs	r3, #1
 8005d44:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005d48:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005d4a:	69fb      	ldr	r3, [r7, #28]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	f000 80fb 	beq.w	8005f48 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	685a      	ldr	r2, [r3, #4]
 8005d56:	4613      	mov	r3, r2
 8005d58:	005b      	lsls	r3, r3, #1
 8005d5a:	4413      	add	r3, r2
 8005d5c:	69fa      	ldr	r2, [r7, #28]
 8005d5e:	429a      	cmp	r2, r3
 8005d60:	d305      	bcc.n	8005d6e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005d68:	69fa      	ldr	r2, [r7, #28]
 8005d6a:	429a      	cmp	r2, r3
 8005d6c:	d903      	bls.n	8005d76 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005d74:	e0e8      	b.n	8005f48 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005d76:	69fb      	ldr	r3, [r7, #28]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	461c      	mov	r4, r3
 8005d7c:	4615      	mov	r5, r2
 8005d7e:	f04f 0200 	mov.w	r2, #0
 8005d82:	f04f 0300 	mov.w	r3, #0
 8005d86:	022b      	lsls	r3, r5, #8
 8005d88:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005d8c:	0222      	lsls	r2, r4, #8
 8005d8e:	68f9      	ldr	r1, [r7, #12]
 8005d90:	6849      	ldr	r1, [r1, #4]
 8005d92:	0849      	lsrs	r1, r1, #1
 8005d94:	2000      	movs	r0, #0
 8005d96:	4688      	mov	r8, r1
 8005d98:	4681      	mov	r9, r0
 8005d9a:	eb12 0a08 	adds.w	sl, r2, r8
 8005d9e:	eb43 0b09 	adc.w	fp, r3, r9
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	2200      	movs	r2, #0
 8005da8:	603b      	str	r3, [r7, #0]
 8005daa:	607a      	str	r2, [r7, #4]
 8005dac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005db0:	4650      	mov	r0, sl
 8005db2:	4659      	mov	r1, fp
 8005db4:	f7fa fa08 	bl	80001c8 <__aeabi_uldivmod>
 8005db8:	4602      	mov	r2, r0
 8005dba:	460b      	mov	r3, r1
 8005dbc:	4613      	mov	r3, r2
 8005dbe:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005dc0:	69bb      	ldr	r3, [r7, #24]
 8005dc2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005dc6:	d308      	bcc.n	8005dda <UART_SetConfig+0x3de>
 8005dc8:	69bb      	ldr	r3, [r7, #24]
 8005dca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005dce:	d204      	bcs.n	8005dda <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	69ba      	ldr	r2, [r7, #24]
 8005dd6:	60da      	str	r2, [r3, #12]
 8005dd8:	e0b6      	b.n	8005f48 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005de0:	e0b2      	b.n	8005f48 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	69db      	ldr	r3, [r3, #28]
 8005de6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005dea:	d15e      	bne.n	8005eaa <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005dec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005df0:	2b08      	cmp	r3, #8
 8005df2:	d828      	bhi.n	8005e46 <UART_SetConfig+0x44a>
 8005df4:	a201      	add	r2, pc, #4	@ (adr r2, 8005dfc <UART_SetConfig+0x400>)
 8005df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dfa:	bf00      	nop
 8005dfc:	08005e21 	.word	0x08005e21
 8005e00:	08005e29 	.word	0x08005e29
 8005e04:	08005e31 	.word	0x08005e31
 8005e08:	08005e47 	.word	0x08005e47
 8005e0c:	08005e37 	.word	0x08005e37
 8005e10:	08005e47 	.word	0x08005e47
 8005e14:	08005e47 	.word	0x08005e47
 8005e18:	08005e47 	.word	0x08005e47
 8005e1c:	08005e3f 	.word	0x08005e3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e20:	f7fd fee2 	bl	8003be8 <HAL_RCC_GetPCLK1Freq>
 8005e24:	61f8      	str	r0, [r7, #28]
        break;
 8005e26:	e014      	b.n	8005e52 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e28:	f7fd fef4 	bl	8003c14 <HAL_RCC_GetPCLK2Freq>
 8005e2c:	61f8      	str	r0, [r7, #28]
        break;
 8005e2e:	e010      	b.n	8005e52 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e30:	4b4d      	ldr	r3, [pc, #308]	@ (8005f68 <UART_SetConfig+0x56c>)
 8005e32:	61fb      	str	r3, [r7, #28]
        break;
 8005e34:	e00d      	b.n	8005e52 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e36:	f7fd fe3f 	bl	8003ab8 <HAL_RCC_GetSysClockFreq>
 8005e3a:	61f8      	str	r0, [r7, #28]
        break;
 8005e3c:	e009      	b.n	8005e52 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e42:	61fb      	str	r3, [r7, #28]
        break;
 8005e44:	e005      	b.n	8005e52 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005e46:	2300      	movs	r3, #0
 8005e48:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005e50:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005e52:	69fb      	ldr	r3, [r7, #28]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d077      	beq.n	8005f48 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005e58:	69fb      	ldr	r3, [r7, #28]
 8005e5a:	005a      	lsls	r2, r3, #1
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	085b      	lsrs	r3, r3, #1
 8005e62:	441a      	add	r2, r3
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e6c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e6e:	69bb      	ldr	r3, [r7, #24]
 8005e70:	2b0f      	cmp	r3, #15
 8005e72:	d916      	bls.n	8005ea2 <UART_SetConfig+0x4a6>
 8005e74:	69bb      	ldr	r3, [r7, #24]
 8005e76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e7a:	d212      	bcs.n	8005ea2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e7c:	69bb      	ldr	r3, [r7, #24]
 8005e7e:	b29b      	uxth	r3, r3
 8005e80:	f023 030f 	bic.w	r3, r3, #15
 8005e84:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e86:	69bb      	ldr	r3, [r7, #24]
 8005e88:	085b      	lsrs	r3, r3, #1
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	f003 0307 	and.w	r3, r3, #7
 8005e90:	b29a      	uxth	r2, r3
 8005e92:	8afb      	ldrh	r3, [r7, #22]
 8005e94:	4313      	orrs	r3, r2
 8005e96:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	8afa      	ldrh	r2, [r7, #22]
 8005e9e:	60da      	str	r2, [r3, #12]
 8005ea0:	e052      	b.n	8005f48 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005ea8:	e04e      	b.n	8005f48 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005eaa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005eae:	2b08      	cmp	r3, #8
 8005eb0:	d827      	bhi.n	8005f02 <UART_SetConfig+0x506>
 8005eb2:	a201      	add	r2, pc, #4	@ (adr r2, 8005eb8 <UART_SetConfig+0x4bc>)
 8005eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eb8:	08005edd 	.word	0x08005edd
 8005ebc:	08005ee5 	.word	0x08005ee5
 8005ec0:	08005eed 	.word	0x08005eed
 8005ec4:	08005f03 	.word	0x08005f03
 8005ec8:	08005ef3 	.word	0x08005ef3
 8005ecc:	08005f03 	.word	0x08005f03
 8005ed0:	08005f03 	.word	0x08005f03
 8005ed4:	08005f03 	.word	0x08005f03
 8005ed8:	08005efb 	.word	0x08005efb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005edc:	f7fd fe84 	bl	8003be8 <HAL_RCC_GetPCLK1Freq>
 8005ee0:	61f8      	str	r0, [r7, #28]
        break;
 8005ee2:	e014      	b.n	8005f0e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ee4:	f7fd fe96 	bl	8003c14 <HAL_RCC_GetPCLK2Freq>
 8005ee8:	61f8      	str	r0, [r7, #28]
        break;
 8005eea:	e010      	b.n	8005f0e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005eec:	4b1e      	ldr	r3, [pc, #120]	@ (8005f68 <UART_SetConfig+0x56c>)
 8005eee:	61fb      	str	r3, [r7, #28]
        break;
 8005ef0:	e00d      	b.n	8005f0e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ef2:	f7fd fde1 	bl	8003ab8 <HAL_RCC_GetSysClockFreq>
 8005ef6:	61f8      	str	r0, [r7, #28]
        break;
 8005ef8:	e009      	b.n	8005f0e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005efa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005efe:	61fb      	str	r3, [r7, #28]
        break;
 8005f00:	e005      	b.n	8005f0e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005f02:	2300      	movs	r3, #0
 8005f04:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005f0c:	bf00      	nop
    }

    if (pclk != 0U)
 8005f0e:	69fb      	ldr	r3, [r7, #28]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d019      	beq.n	8005f48 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	085a      	lsrs	r2, r3, #1
 8005f1a:	69fb      	ldr	r3, [r7, #28]
 8005f1c:	441a      	add	r2, r3
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f26:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f28:	69bb      	ldr	r3, [r7, #24]
 8005f2a:	2b0f      	cmp	r3, #15
 8005f2c:	d909      	bls.n	8005f42 <UART_SetConfig+0x546>
 8005f2e:	69bb      	ldr	r3, [r7, #24]
 8005f30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f34:	d205      	bcs.n	8005f42 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005f36:	69bb      	ldr	r3, [r7, #24]
 8005f38:	b29a      	uxth	r2, r3
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	60da      	str	r2, [r3, #12]
 8005f40:	e002      	b.n	8005f48 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005f42:	2301      	movs	r3, #1
 8005f44:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	2200      	movs	r2, #0
 8005f52:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005f54:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	3728      	adds	r7, #40	@ 0x28
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f62:	bf00      	nop
 8005f64:	40008000 	.word	0x40008000
 8005f68:	00f42400 	.word	0x00f42400

08005f6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b083      	sub	sp, #12
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f78:	f003 0308 	and.w	r3, r3, #8
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d00a      	beq.n	8005f96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	430a      	orrs	r2, r1
 8005f94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f9a:	f003 0301 	and.w	r3, r3, #1
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d00a      	beq.n	8005fb8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	430a      	orrs	r2, r1
 8005fb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fbc:	f003 0302 	and.w	r3, r3, #2
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d00a      	beq.n	8005fda <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	430a      	orrs	r2, r1
 8005fd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fde:	f003 0304 	and.w	r3, r3, #4
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d00a      	beq.n	8005ffc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	430a      	orrs	r2, r1
 8005ffa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006000:	f003 0310 	and.w	r3, r3, #16
 8006004:	2b00      	cmp	r3, #0
 8006006:	d00a      	beq.n	800601e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	430a      	orrs	r2, r1
 800601c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006022:	f003 0320 	and.w	r3, r3, #32
 8006026:	2b00      	cmp	r3, #0
 8006028:	d00a      	beq.n	8006040 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	430a      	orrs	r2, r1
 800603e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006044:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006048:	2b00      	cmp	r3, #0
 800604a:	d01a      	beq.n	8006082 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	430a      	orrs	r2, r1
 8006060:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006066:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800606a:	d10a      	bne.n	8006082 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	430a      	orrs	r2, r1
 8006080:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006086:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800608a:	2b00      	cmp	r3, #0
 800608c:	d00a      	beq.n	80060a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	430a      	orrs	r2, r1
 80060a2:	605a      	str	r2, [r3, #4]
  }
}
 80060a4:	bf00      	nop
 80060a6:	370c      	adds	r7, #12
 80060a8:	46bd      	mov	sp, r7
 80060aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ae:	4770      	bx	lr

080060b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b098      	sub	sp, #96	@ 0x60
 80060b4:	af02      	add	r7, sp, #8
 80060b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2200      	movs	r2, #0
 80060bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80060c0:	f7fb f9b2 	bl	8001428 <HAL_GetTick>
 80060c4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f003 0308 	and.w	r3, r3, #8
 80060d0:	2b08      	cmp	r3, #8
 80060d2:	d12e      	bne.n	8006132 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80060d8:	9300      	str	r3, [sp, #0]
 80060da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80060dc:	2200      	movs	r2, #0
 80060de:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f000 f88c 	bl	8006200 <UART_WaitOnFlagUntilTimeout>
 80060e8:	4603      	mov	r3, r0
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d021      	beq.n	8006132 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060f6:	e853 3f00 	ldrex	r3, [r3]
 80060fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80060fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006102:	653b      	str	r3, [r7, #80]	@ 0x50
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	461a      	mov	r2, r3
 800610a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800610c:	647b      	str	r3, [r7, #68]	@ 0x44
 800610e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006110:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006112:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006114:	e841 2300 	strex	r3, r2, [r1]
 8006118:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800611a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800611c:	2b00      	cmp	r3, #0
 800611e:	d1e6      	bne.n	80060ee <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2220      	movs	r2, #32
 8006124:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2200      	movs	r2, #0
 800612a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800612e:	2303      	movs	r3, #3
 8006130:	e062      	b.n	80061f8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f003 0304 	and.w	r3, r3, #4
 800613c:	2b04      	cmp	r3, #4
 800613e:	d149      	bne.n	80061d4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006140:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006144:	9300      	str	r3, [sp, #0]
 8006146:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006148:	2200      	movs	r2, #0
 800614a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f000 f856 	bl	8006200 <UART_WaitOnFlagUntilTimeout>
 8006154:	4603      	mov	r3, r0
 8006156:	2b00      	cmp	r3, #0
 8006158:	d03c      	beq.n	80061d4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006162:	e853 3f00 	ldrex	r3, [r3]
 8006166:	623b      	str	r3, [r7, #32]
   return(result);
 8006168:	6a3b      	ldr	r3, [r7, #32]
 800616a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800616e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	461a      	mov	r2, r3
 8006176:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006178:	633b      	str	r3, [r7, #48]	@ 0x30
 800617a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800617c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800617e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006180:	e841 2300 	strex	r3, r2, [r1]
 8006184:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006188:	2b00      	cmp	r3, #0
 800618a:	d1e6      	bne.n	800615a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	3308      	adds	r3, #8
 8006192:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006194:	693b      	ldr	r3, [r7, #16]
 8006196:	e853 3f00 	ldrex	r3, [r3]
 800619a:	60fb      	str	r3, [r7, #12]
   return(result);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	f023 0301 	bic.w	r3, r3, #1
 80061a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	3308      	adds	r3, #8
 80061aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80061ac:	61fa      	str	r2, [r7, #28]
 80061ae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061b0:	69b9      	ldr	r1, [r7, #24]
 80061b2:	69fa      	ldr	r2, [r7, #28]
 80061b4:	e841 2300 	strex	r3, r2, [r1]
 80061b8:	617b      	str	r3, [r7, #20]
   return(result);
 80061ba:	697b      	ldr	r3, [r7, #20]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d1e5      	bne.n	800618c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2220      	movs	r2, #32
 80061c4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2200      	movs	r2, #0
 80061cc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061d0:	2303      	movs	r3, #3
 80061d2:	e011      	b.n	80061f8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2220      	movs	r2, #32
 80061d8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2220      	movs	r2, #32
 80061de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2200      	movs	r2, #0
 80061e6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2200      	movs	r2, #0
 80061ec:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2200      	movs	r2, #0
 80061f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80061f6:	2300      	movs	r3, #0
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	3758      	adds	r7, #88	@ 0x58
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}

08006200 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b084      	sub	sp, #16
 8006204:	af00      	add	r7, sp, #0
 8006206:	60f8      	str	r0, [r7, #12]
 8006208:	60b9      	str	r1, [r7, #8]
 800620a:	603b      	str	r3, [r7, #0]
 800620c:	4613      	mov	r3, r2
 800620e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006210:	e04f      	b.n	80062b2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006212:	69bb      	ldr	r3, [r7, #24]
 8006214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006218:	d04b      	beq.n	80062b2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800621a:	f7fb f905 	bl	8001428 <HAL_GetTick>
 800621e:	4602      	mov	r2, r0
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	1ad3      	subs	r3, r2, r3
 8006224:	69ba      	ldr	r2, [r7, #24]
 8006226:	429a      	cmp	r2, r3
 8006228:	d302      	bcc.n	8006230 <UART_WaitOnFlagUntilTimeout+0x30>
 800622a:	69bb      	ldr	r3, [r7, #24]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d101      	bne.n	8006234 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006230:	2303      	movs	r3, #3
 8006232:	e04e      	b.n	80062d2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f003 0304 	and.w	r3, r3, #4
 800623e:	2b00      	cmp	r3, #0
 8006240:	d037      	beq.n	80062b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	2b80      	cmp	r3, #128	@ 0x80
 8006246:	d034      	beq.n	80062b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	2b40      	cmp	r3, #64	@ 0x40
 800624c:	d031      	beq.n	80062b2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	69db      	ldr	r3, [r3, #28]
 8006254:	f003 0308 	and.w	r3, r3, #8
 8006258:	2b08      	cmp	r3, #8
 800625a:	d110      	bne.n	800627e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	2208      	movs	r2, #8
 8006262:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006264:	68f8      	ldr	r0, [r7, #12]
 8006266:	f000 f838 	bl	80062da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2208      	movs	r2, #8
 800626e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2200      	movs	r2, #0
 8006276:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	e029      	b.n	80062d2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	69db      	ldr	r3, [r3, #28]
 8006284:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006288:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800628c:	d111      	bne.n	80062b2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006296:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006298:	68f8      	ldr	r0, [r7, #12]
 800629a:	f000 f81e 	bl	80062da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2220      	movs	r2, #32
 80062a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	2200      	movs	r2, #0
 80062aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80062ae:	2303      	movs	r3, #3
 80062b0:	e00f      	b.n	80062d2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	69da      	ldr	r2, [r3, #28]
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	4013      	ands	r3, r2
 80062bc:	68ba      	ldr	r2, [r7, #8]
 80062be:	429a      	cmp	r2, r3
 80062c0:	bf0c      	ite	eq
 80062c2:	2301      	moveq	r3, #1
 80062c4:	2300      	movne	r3, #0
 80062c6:	b2db      	uxtb	r3, r3
 80062c8:	461a      	mov	r2, r3
 80062ca:	79fb      	ldrb	r3, [r7, #7]
 80062cc:	429a      	cmp	r2, r3
 80062ce:	d0a0      	beq.n	8006212 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062d0:	2300      	movs	r3, #0
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3710      	adds	r7, #16
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}

080062da <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80062da:	b480      	push	{r7}
 80062dc:	b095      	sub	sp, #84	@ 0x54
 80062de:	af00      	add	r7, sp, #0
 80062e0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062ea:	e853 3f00 	ldrex	r3, [r3]
 80062ee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80062f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80062f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	461a      	mov	r2, r3
 80062fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006300:	643b      	str	r3, [r7, #64]	@ 0x40
 8006302:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006304:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006306:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006308:	e841 2300 	strex	r3, r2, [r1]
 800630c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800630e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006310:	2b00      	cmp	r3, #0
 8006312:	d1e6      	bne.n	80062e2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	3308      	adds	r3, #8
 800631a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800631c:	6a3b      	ldr	r3, [r7, #32]
 800631e:	e853 3f00 	ldrex	r3, [r3]
 8006322:	61fb      	str	r3, [r7, #28]
   return(result);
 8006324:	69fb      	ldr	r3, [r7, #28]
 8006326:	f023 0301 	bic.w	r3, r3, #1
 800632a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	3308      	adds	r3, #8
 8006332:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006334:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006336:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006338:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800633a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800633c:	e841 2300 	strex	r3, r2, [r1]
 8006340:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006344:	2b00      	cmp	r3, #0
 8006346:	d1e5      	bne.n	8006314 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800634c:	2b01      	cmp	r3, #1
 800634e:	d118      	bne.n	8006382 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	e853 3f00 	ldrex	r3, [r3]
 800635c:	60bb      	str	r3, [r7, #8]
   return(result);
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	f023 0310 	bic.w	r3, r3, #16
 8006364:	647b      	str	r3, [r7, #68]	@ 0x44
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	461a      	mov	r2, r3
 800636c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800636e:	61bb      	str	r3, [r7, #24]
 8006370:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006372:	6979      	ldr	r1, [r7, #20]
 8006374:	69ba      	ldr	r2, [r7, #24]
 8006376:	e841 2300 	strex	r3, r2, [r1]
 800637a:	613b      	str	r3, [r7, #16]
   return(result);
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d1e6      	bne.n	8006350 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2220      	movs	r2, #32
 8006386:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2200      	movs	r2, #0
 800638e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2200      	movs	r2, #0
 8006394:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006396:	bf00      	nop
 8006398:	3754      	adds	r7, #84	@ 0x54
 800639a:	46bd      	mov	sp, r7
 800639c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a0:	4770      	bx	lr

080063a2 <memset>:
 80063a2:	4402      	add	r2, r0
 80063a4:	4603      	mov	r3, r0
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d100      	bne.n	80063ac <memset+0xa>
 80063aa:	4770      	bx	lr
 80063ac:	f803 1b01 	strb.w	r1, [r3], #1
 80063b0:	e7f9      	b.n	80063a6 <memset+0x4>
	...

080063b4 <__libc_init_array>:
 80063b4:	b570      	push	{r4, r5, r6, lr}
 80063b6:	4d0d      	ldr	r5, [pc, #52]	@ (80063ec <__libc_init_array+0x38>)
 80063b8:	4c0d      	ldr	r4, [pc, #52]	@ (80063f0 <__libc_init_array+0x3c>)
 80063ba:	1b64      	subs	r4, r4, r5
 80063bc:	10a4      	asrs	r4, r4, #2
 80063be:	2600      	movs	r6, #0
 80063c0:	42a6      	cmp	r6, r4
 80063c2:	d109      	bne.n	80063d8 <__libc_init_array+0x24>
 80063c4:	4d0b      	ldr	r5, [pc, #44]	@ (80063f4 <__libc_init_array+0x40>)
 80063c6:	4c0c      	ldr	r4, [pc, #48]	@ (80063f8 <__libc_init_array+0x44>)
 80063c8:	f000 f818 	bl	80063fc <_init>
 80063cc:	1b64      	subs	r4, r4, r5
 80063ce:	10a4      	asrs	r4, r4, #2
 80063d0:	2600      	movs	r6, #0
 80063d2:	42a6      	cmp	r6, r4
 80063d4:	d105      	bne.n	80063e2 <__libc_init_array+0x2e>
 80063d6:	bd70      	pop	{r4, r5, r6, pc}
 80063d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80063dc:	4798      	blx	r3
 80063de:	3601      	adds	r6, #1
 80063e0:	e7ee      	b.n	80063c0 <__libc_init_array+0xc>
 80063e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80063e6:	4798      	blx	r3
 80063e8:	3601      	adds	r6, #1
 80063ea:	e7f2      	b.n	80063d2 <__libc_init_array+0x1e>
 80063ec:	08006464 	.word	0x08006464
 80063f0:	08006464 	.word	0x08006464
 80063f4:	08006464 	.word	0x08006464
 80063f8:	08006468 	.word	0x08006468

080063fc <_init>:
 80063fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063fe:	bf00      	nop
 8006400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006402:	bc08      	pop	{r3}
 8006404:	469e      	mov	lr, r3
 8006406:	4770      	bx	lr

08006408 <_fini>:
 8006408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800640a:	bf00      	nop
 800640c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800640e:	bc08      	pop	{r3}
 8006410:	469e      	mov	lr, r3
 8006412:	4770      	bx	lr
