// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_557_3 (
        ap_clk,
        ap_rst,
        ctrl1_reg,
        c_fft_col_op_st_V_dout,
        c_fft_col_op_st_V_empty_n,
        c_fft_col_op_st_V_read,
        fft_out,
        ctrl1_reg_ap_vld,
        ap_start,
        fft_out_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input   ap_clk;
input   ap_rst;
input  [31:0] ctrl1_reg;
input  [31:0] c_fft_col_op_st_V_dout;
input   c_fft_col_op_st_V_empty_n;
output   c_fft_col_op_st_V_read;
output  [127:0] fft_out;
input   ctrl1_reg_ap_vld;
input   ap_start;
output   fft_out_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire   [1023:0] ifmap_CF_M_real_i_q0;
wire   [127:0] ifmap_CF_M_real_t_we0;
wire   [1023:0] ifmap_CF_M_real_t_q0;
wire   [1023:0] ifmap_CF_M_imag_i_q0;
wire   [127:0] ifmap_CF_M_imag_t_we0;
wire   [1023:0] ifmap_CF_M_imag_t_q0;
wire    VITIS_LOOP_561_4_proc_U0_ap_start;
wire    VITIS_LOOP_561_4_proc_U0_ap_done;
wire    VITIS_LOOP_561_4_proc_U0_ap_continue;
wire    VITIS_LOOP_561_4_proc_U0_ap_idle;
wire    VITIS_LOOP_561_4_proc_U0_ap_ready;
wire   [5:0] VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_real1_address0;
wire    VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_real1_ce0;
wire   [127:0] VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_real1_we0;
wire   [1023:0] VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_real1_d0;
wire   [5:0] VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_imag2_address0;
wire    VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_imag2_ce0;
wire   [127:0] VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_imag2_we0;
wire   [1023:0] VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_imag2_d0;
wire    VITIS_LOOP_561_4_proc_U0_c_fft_col_op_st_V_read;
wire   [7:0] VITIS_LOOP_561_4_proc_U0_ap_return;
wire    ap_channel_done_ctrl1_reg_c_channel;
wire    ctrl1_reg_c_channel_full_n;
reg    ap_sync_reg_channel_write_ctrl1_reg_c_channel;
wire    ap_sync_channel_write_ctrl1_reg_c_channel;
wire    ap_channel_done_ifmap_CF_M_imag;
wire    VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_imag2_full_n;
reg    ap_sync_reg_channel_write_ifmap_CF_M_imag;
wire    ap_sync_channel_write_ifmap_CF_M_imag;
wire    ap_channel_done_ifmap_CF_M_real;
wire    VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_real1_full_n;
reg    ap_sync_reg_channel_write_ifmap_CF_M_real;
wire    ap_sync_channel_write_ifmap_CF_M_real;
wire    VITIS_LOOP_570_6_proc_U0_ap_start;
wire    VITIS_LOOP_570_6_proc_U0_ap_done;
wire    VITIS_LOOP_570_6_proc_U0_ap_continue;
wire    VITIS_LOOP_570_6_proc_U0_ap_idle;
wire    VITIS_LOOP_570_6_proc_U0_ap_ready;
wire   [5:0] VITIS_LOOP_570_6_proc_U0_ifmap_CF_M_real1_address0;
wire    VITIS_LOOP_570_6_proc_U0_ifmap_CF_M_real1_ce0;
wire   [5:0] VITIS_LOOP_570_6_proc_U0_ifmap_CF_M_imag2_address0;
wire    VITIS_LOOP_570_6_proc_U0_ifmap_CF_M_imag2_ce0;
wire   [127:0] VITIS_LOOP_570_6_proc_U0_fft_out;
wire    VITIS_LOOP_570_6_proc_U0_fft_out_ap_vld;
wire    ifmap_CF_M_real_i_full_n;
wire    ifmap_CF_M_real_t_empty_n;
wire    ifmap_CF_M_imag_i_full_n;
wire    ifmap_CF_M_imag_t_empty_n;
wire   [7:0] ctrl1_reg_c_channel_dout;
wire    ctrl1_reg_c_channel_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_ctrl1_reg_c_channel = 1'b0;
#0 ap_sync_reg_channel_write_ifmap_CF_M_imag = 1'b0;
#0 ap_sync_reg_channel_write_ifmap_CF_M_real = 1'b0;
end

Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_557_3_ifmap_CF_M_real #(
    .DataWidth( 1024 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
ifmap_CF_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_real1_address0),
    .i_ce0(VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_real1_ce0),
    .i_we0(VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_real1_we0),
    .i_d0(VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_real1_d0),
    .i_q0(ifmap_CF_M_real_i_q0),
    .t_address0(VITIS_LOOP_570_6_proc_U0_ifmap_CF_M_real1_address0),
    .t_ce0(VITIS_LOOP_570_6_proc_U0_ifmap_CF_M_real1_ce0),
    .t_we0(ifmap_CF_M_real_t_we0),
    .t_d0(1024'd0),
    .t_q0(ifmap_CF_M_real_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ifmap_CF_M_real_i_full_n),
    .i_write(ap_channel_done_ifmap_CF_M_real),
    .t_empty_n(ifmap_CF_M_real_t_empty_n),
    .t_read(VITIS_LOOP_570_6_proc_U0_ap_ready)
);

Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_557_3_ifmap_CF_M_real #(
    .DataWidth( 1024 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
ifmap_CF_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_imag2_address0),
    .i_ce0(VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_imag2_ce0),
    .i_we0(VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_imag2_we0),
    .i_d0(VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_imag2_d0),
    .i_q0(ifmap_CF_M_imag_i_q0),
    .t_address0(VITIS_LOOP_570_6_proc_U0_ifmap_CF_M_imag2_address0),
    .t_ce0(VITIS_LOOP_570_6_proc_U0_ifmap_CF_M_imag2_ce0),
    .t_we0(ifmap_CF_M_imag_t_we0),
    .t_d0(1024'd0),
    .t_q0(ifmap_CF_M_imag_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ifmap_CF_M_imag_i_full_n),
    .i_write(ap_channel_done_ifmap_CF_M_imag),
    .t_empty_n(ifmap_CF_M_imag_t_empty_n),
    .t_read(VITIS_LOOP_570_6_proc_U0_ap_ready)
);

Mem_patch_Wr_VITIS_LOOP_561_4_proc VITIS_LOOP_561_4_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_561_4_proc_U0_ap_start),
    .ap_done(VITIS_LOOP_561_4_proc_U0_ap_done),
    .ap_continue(VITIS_LOOP_561_4_proc_U0_ap_continue),
    .ap_idle(VITIS_LOOP_561_4_proc_U0_ap_idle),
    .ap_ready(VITIS_LOOP_561_4_proc_U0_ap_ready),
    .ctrl1_reg(ctrl1_reg),
    .ifmap_CF_M_real1_address0(VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_real1_address0),
    .ifmap_CF_M_real1_ce0(VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_real1_ce0),
    .ifmap_CF_M_real1_we0(VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_real1_we0),
    .ifmap_CF_M_real1_d0(VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_real1_d0),
    .ifmap_CF_M_imag2_address0(VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_imag2_address0),
    .ifmap_CF_M_imag2_ce0(VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_imag2_ce0),
    .ifmap_CF_M_imag2_we0(VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_imag2_we0),
    .ifmap_CF_M_imag2_d0(VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_imag2_d0),
    .c_fft_col_op_st_V_dout(c_fft_col_op_st_V_dout),
    .c_fft_col_op_st_V_empty_n(c_fft_col_op_st_V_empty_n),
    .c_fft_col_op_st_V_read(VITIS_LOOP_561_4_proc_U0_c_fft_col_op_st_V_read),
    .ap_return(VITIS_LOOP_561_4_proc_U0_ap_return)
);

Mem_patch_Wr_VITIS_LOOP_570_6_proc VITIS_LOOP_570_6_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_570_6_proc_U0_ap_start),
    .ap_done(VITIS_LOOP_570_6_proc_U0_ap_done),
    .ap_continue(VITIS_LOOP_570_6_proc_U0_ap_continue),
    .ap_idle(VITIS_LOOP_570_6_proc_U0_ap_idle),
    .ap_ready(VITIS_LOOP_570_6_proc_U0_ap_ready),
    .p_read(ctrl1_reg_c_channel_dout),
    .ifmap_CF_M_real1_address0(VITIS_LOOP_570_6_proc_U0_ifmap_CF_M_real1_address0),
    .ifmap_CF_M_real1_ce0(VITIS_LOOP_570_6_proc_U0_ifmap_CF_M_real1_ce0),
    .ifmap_CF_M_real1_q0(ifmap_CF_M_real_t_q0),
    .ifmap_CF_M_imag2_address0(VITIS_LOOP_570_6_proc_U0_ifmap_CF_M_imag2_address0),
    .ifmap_CF_M_imag2_ce0(VITIS_LOOP_570_6_proc_U0_ifmap_CF_M_imag2_ce0),
    .ifmap_CF_M_imag2_q0(ifmap_CF_M_imag_t_q0),
    .fft_out(VITIS_LOOP_570_6_proc_U0_fft_out),
    .fft_out_ap_vld(VITIS_LOOP_570_6_proc_U0_fft_out_ap_vld)
);

Mem_patch_Wr_fifo_w8_d2_S ctrl1_reg_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(VITIS_LOOP_561_4_proc_U0_ap_return),
    .if_full_n(ctrl1_reg_c_channel_full_n),
    .if_write(ap_channel_done_ctrl1_reg_c_channel),
    .if_dout(ctrl1_reg_c_channel_dout),
    .if_empty_n(ctrl1_reg_c_channel_empty_n),
    .if_read(VITIS_LOOP_570_6_proc_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ctrl1_reg_c_channel <= 1'b0;
    end else begin
        if (((VITIS_LOOP_561_4_proc_U0_ap_done & VITIS_LOOP_561_4_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ctrl1_reg_c_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ctrl1_reg_c_channel <= ap_sync_channel_write_ctrl1_reg_c_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ifmap_CF_M_imag <= 1'b0;
    end else begin
        if (((VITIS_LOOP_561_4_proc_U0_ap_done & VITIS_LOOP_561_4_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ifmap_CF_M_imag <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ifmap_CF_M_imag <= ap_sync_channel_write_ifmap_CF_M_imag;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ifmap_CF_M_real <= 1'b0;
    end else begin
        if (((VITIS_LOOP_561_4_proc_U0_ap_done & VITIS_LOOP_561_4_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ifmap_CF_M_real <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ifmap_CF_M_real <= ap_sync_channel_write_ifmap_CF_M_real;
        end
    end
end

assign VITIS_LOOP_561_4_proc_U0_ap_continue = (ap_sync_channel_write_ifmap_CF_M_real & ap_sync_channel_write_ifmap_CF_M_imag & ap_sync_channel_write_ctrl1_reg_c_channel);

assign VITIS_LOOP_561_4_proc_U0_ap_start = ap_start;

assign VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_imag2_full_n = ifmap_CF_M_imag_i_full_n;

assign VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_real1_full_n = ifmap_CF_M_real_i_full_n;

assign VITIS_LOOP_570_6_proc_U0_ap_continue = ap_continue;

assign VITIS_LOOP_570_6_proc_U0_ap_start = (ifmap_CF_M_real_t_empty_n & ifmap_CF_M_imag_t_empty_n & ctrl1_reg_c_channel_empty_n);

assign ap_channel_done_ctrl1_reg_c_channel = ((ap_sync_reg_channel_write_ctrl1_reg_c_channel ^ 1'b1) & VITIS_LOOP_561_4_proc_U0_ap_done);

assign ap_channel_done_ifmap_CF_M_imag = ((ap_sync_reg_channel_write_ifmap_CF_M_imag ^ 1'b1) & VITIS_LOOP_561_4_proc_U0_ap_done);

assign ap_channel_done_ifmap_CF_M_real = ((ap_sync_reg_channel_write_ifmap_CF_M_real ^ 1'b1) & VITIS_LOOP_561_4_proc_U0_ap_done);

assign ap_done = VITIS_LOOP_570_6_proc_U0_ap_done;

assign ap_idle = ((ctrl1_reg_c_channel_empty_n ^ 1'b1) & (ifmap_CF_M_imag_t_empty_n ^ 1'b1) & (ifmap_CF_M_real_t_empty_n ^ 1'b1) & VITIS_LOOP_570_6_proc_U0_ap_idle & VITIS_LOOP_561_4_proc_U0_ap_idle);

assign ap_ready = VITIS_LOOP_561_4_proc_U0_ap_ready;

assign ap_sync_channel_write_ctrl1_reg_c_channel = ((ctrl1_reg_c_channel_full_n & ap_channel_done_ctrl1_reg_c_channel) | ap_sync_reg_channel_write_ctrl1_reg_c_channel);

assign ap_sync_channel_write_ifmap_CF_M_imag = ((ap_channel_done_ifmap_CF_M_imag & VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_imag2_full_n) | ap_sync_reg_channel_write_ifmap_CF_M_imag);

assign ap_sync_channel_write_ifmap_CF_M_real = ((ap_channel_done_ifmap_CF_M_real & VITIS_LOOP_561_4_proc_U0_ifmap_CF_M_real1_full_n) | ap_sync_reg_channel_write_ifmap_CF_M_real);

assign c_fft_col_op_st_V_read = VITIS_LOOP_561_4_proc_U0_c_fft_col_op_st_V_read;

assign fft_out = VITIS_LOOP_570_6_proc_U0_fft_out;

assign fft_out_ap_vld = VITIS_LOOP_570_6_proc_U0_fft_out_ap_vld;

assign ifmap_CF_M_imag_t_we0 = 1'b0;

assign ifmap_CF_M_real_t_we0 = 1'b0;

endmodule //Mem_patch_Wr_dataflow_in_loop_VITIS_LOOP_557_3
