$date
	Wed Nov 25 18:41:38 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module jkff_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & reset $end
$scope module init $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 ! qbar $end
$var wire 1 & reset $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
0%
0$
1#
0"
1!
$end
#10
0#
#20
0!
1"
1#
0&
1$
#30
0#
#40
1!
0"
1#
1%
0$
#50
0#
#60
0!
1"
1#
1$
#70
0#
#80
1!
0"
1#
1&
#90
0#
#100
1#
0&
0%
0$
#110
0#
#120
1#
#130
0#
#140
1#
